
STM32H723VET_DUAL_AMP_14bitADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016988  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  08016c58  08016c58  00026c58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017164  08017164  00027164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801716c  0801716c  0002716c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08017170  08017170  00027170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000032c  24000000  08017174  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0004df78  2400032c  080174a0  0003032c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2404e2a4  080174a0  0003e2a4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0003032c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00031505  00000000  00000000  0003035a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004527  00000000  00000000  0006185f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b00  00000000  00000000  00065d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000019b8  00000000  00000000  00067888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037a04  00000000  00000000  00069240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002266c  00000000  00000000  000a0c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016bc3d  00000000  00000000  000c32b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0022eeed  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000089d4  00000000  00000000  0022ef40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400032c 	.word	0x2400032c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08016c40 	.word	0x08016c40

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000330 	.word	0x24000330
 800030c:	08016c40 	.word	0x08016c40

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	; 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000748:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800074c:	f000 b9a6 	b.w	8000a9c <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	4604      	mov	r4, r0
 80007e0:	468c      	mov	ip, r1
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	f040 8083 	bne.w	80008ee <__udivmoddi4+0x116>
 80007e8:	428a      	cmp	r2, r1
 80007ea:	4617      	mov	r7, r2
 80007ec:	d947      	bls.n	800087e <__udivmoddi4+0xa6>
 80007ee:	fab2 f282 	clz	r2, r2
 80007f2:	b142      	cbz	r2, 8000806 <__udivmoddi4+0x2e>
 80007f4:	f1c2 0020 	rsb	r0, r2, #32
 80007f8:	fa24 f000 	lsr.w	r0, r4, r0
 80007fc:	4091      	lsls	r1, r2
 80007fe:	4097      	lsls	r7, r2
 8000800:	ea40 0c01 	orr.w	ip, r0, r1
 8000804:	4094      	lsls	r4, r2
 8000806:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800080a:	0c23      	lsrs	r3, r4, #16
 800080c:	fbbc f6f8 	udiv	r6, ip, r8
 8000810:	fa1f fe87 	uxth.w	lr, r7
 8000814:	fb08 c116 	mls	r1, r8, r6, ip
 8000818:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800081c:	fb06 f10e 	mul.w	r1, r6, lr
 8000820:	4299      	cmp	r1, r3
 8000822:	d909      	bls.n	8000838 <__udivmoddi4+0x60>
 8000824:	18fb      	adds	r3, r7, r3
 8000826:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800082a:	f080 8119 	bcs.w	8000a60 <__udivmoddi4+0x288>
 800082e:	4299      	cmp	r1, r3
 8000830:	f240 8116 	bls.w	8000a60 <__udivmoddi4+0x288>
 8000834:	3e02      	subs	r6, #2
 8000836:	443b      	add	r3, r7
 8000838:	1a5b      	subs	r3, r3, r1
 800083a:	b2a4      	uxth	r4, r4
 800083c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000840:	fb08 3310 	mls	r3, r8, r0, r3
 8000844:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000848:	fb00 fe0e 	mul.w	lr, r0, lr
 800084c:	45a6      	cmp	lr, r4
 800084e:	d909      	bls.n	8000864 <__udivmoddi4+0x8c>
 8000850:	193c      	adds	r4, r7, r4
 8000852:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000856:	f080 8105 	bcs.w	8000a64 <__udivmoddi4+0x28c>
 800085a:	45a6      	cmp	lr, r4
 800085c:	f240 8102 	bls.w	8000a64 <__udivmoddi4+0x28c>
 8000860:	3802      	subs	r0, #2
 8000862:	443c      	add	r4, r7
 8000864:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000868:	eba4 040e 	sub.w	r4, r4, lr
 800086c:	2600      	movs	r6, #0
 800086e:	b11d      	cbz	r5, 8000878 <__udivmoddi4+0xa0>
 8000870:	40d4      	lsrs	r4, r2
 8000872:	2300      	movs	r3, #0
 8000874:	e9c5 4300 	strd	r4, r3, [r5]
 8000878:	4631      	mov	r1, r6
 800087a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800087e:	b902      	cbnz	r2, 8000882 <__udivmoddi4+0xaa>
 8000880:	deff      	udf	#255	; 0xff
 8000882:	fab2 f282 	clz	r2, r2
 8000886:	2a00      	cmp	r2, #0
 8000888:	d150      	bne.n	800092c <__udivmoddi4+0x154>
 800088a:	1bcb      	subs	r3, r1, r7
 800088c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000890:	fa1f f887 	uxth.w	r8, r7
 8000894:	2601      	movs	r6, #1
 8000896:	fbb3 fcfe 	udiv	ip, r3, lr
 800089a:	0c21      	lsrs	r1, r4, #16
 800089c:	fb0e 331c 	mls	r3, lr, ip, r3
 80008a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008a4:	fb08 f30c 	mul.w	r3, r8, ip
 80008a8:	428b      	cmp	r3, r1
 80008aa:	d907      	bls.n	80008bc <__udivmoddi4+0xe4>
 80008ac:	1879      	adds	r1, r7, r1
 80008ae:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80008b2:	d202      	bcs.n	80008ba <__udivmoddi4+0xe2>
 80008b4:	428b      	cmp	r3, r1
 80008b6:	f200 80e9 	bhi.w	8000a8c <__udivmoddi4+0x2b4>
 80008ba:	4684      	mov	ip, r0
 80008bc:	1ac9      	subs	r1, r1, r3
 80008be:	b2a3      	uxth	r3, r4
 80008c0:	fbb1 f0fe 	udiv	r0, r1, lr
 80008c4:	fb0e 1110 	mls	r1, lr, r0, r1
 80008c8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80008cc:	fb08 f800 	mul.w	r8, r8, r0
 80008d0:	45a0      	cmp	r8, r4
 80008d2:	d907      	bls.n	80008e4 <__udivmoddi4+0x10c>
 80008d4:	193c      	adds	r4, r7, r4
 80008d6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80008da:	d202      	bcs.n	80008e2 <__udivmoddi4+0x10a>
 80008dc:	45a0      	cmp	r8, r4
 80008de:	f200 80d9 	bhi.w	8000a94 <__udivmoddi4+0x2bc>
 80008e2:	4618      	mov	r0, r3
 80008e4:	eba4 0408 	sub.w	r4, r4, r8
 80008e8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80008ec:	e7bf      	b.n	800086e <__udivmoddi4+0x96>
 80008ee:	428b      	cmp	r3, r1
 80008f0:	d909      	bls.n	8000906 <__udivmoddi4+0x12e>
 80008f2:	2d00      	cmp	r5, #0
 80008f4:	f000 80b1 	beq.w	8000a5a <__udivmoddi4+0x282>
 80008f8:	2600      	movs	r6, #0
 80008fa:	e9c5 0100 	strd	r0, r1, [r5]
 80008fe:	4630      	mov	r0, r6
 8000900:	4631      	mov	r1, r6
 8000902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000906:	fab3 f683 	clz	r6, r3
 800090a:	2e00      	cmp	r6, #0
 800090c:	d14a      	bne.n	80009a4 <__udivmoddi4+0x1cc>
 800090e:	428b      	cmp	r3, r1
 8000910:	d302      	bcc.n	8000918 <__udivmoddi4+0x140>
 8000912:	4282      	cmp	r2, r0
 8000914:	f200 80b8 	bhi.w	8000a88 <__udivmoddi4+0x2b0>
 8000918:	1a84      	subs	r4, r0, r2
 800091a:	eb61 0103 	sbc.w	r1, r1, r3
 800091e:	2001      	movs	r0, #1
 8000920:	468c      	mov	ip, r1
 8000922:	2d00      	cmp	r5, #0
 8000924:	d0a8      	beq.n	8000878 <__udivmoddi4+0xa0>
 8000926:	e9c5 4c00 	strd	r4, ip, [r5]
 800092a:	e7a5      	b.n	8000878 <__udivmoddi4+0xa0>
 800092c:	f1c2 0320 	rsb	r3, r2, #32
 8000930:	fa20 f603 	lsr.w	r6, r0, r3
 8000934:	4097      	lsls	r7, r2
 8000936:	fa01 f002 	lsl.w	r0, r1, r2
 800093a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800093e:	40d9      	lsrs	r1, r3
 8000940:	4330      	orrs	r0, r6
 8000942:	0c03      	lsrs	r3, r0, #16
 8000944:	fbb1 f6fe 	udiv	r6, r1, lr
 8000948:	fa1f f887 	uxth.w	r8, r7
 800094c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000950:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000954:	fb06 f108 	mul.w	r1, r6, r8
 8000958:	4299      	cmp	r1, r3
 800095a:	fa04 f402 	lsl.w	r4, r4, r2
 800095e:	d909      	bls.n	8000974 <__udivmoddi4+0x19c>
 8000960:	18fb      	adds	r3, r7, r3
 8000962:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000966:	f080 808d 	bcs.w	8000a84 <__udivmoddi4+0x2ac>
 800096a:	4299      	cmp	r1, r3
 800096c:	f240 808a 	bls.w	8000a84 <__udivmoddi4+0x2ac>
 8000970:	3e02      	subs	r6, #2
 8000972:	443b      	add	r3, r7
 8000974:	1a5b      	subs	r3, r3, r1
 8000976:	b281      	uxth	r1, r0
 8000978:	fbb3 f0fe 	udiv	r0, r3, lr
 800097c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000980:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000984:	fb00 f308 	mul.w	r3, r0, r8
 8000988:	428b      	cmp	r3, r1
 800098a:	d907      	bls.n	800099c <__udivmoddi4+0x1c4>
 800098c:	1879      	adds	r1, r7, r1
 800098e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000992:	d273      	bcs.n	8000a7c <__udivmoddi4+0x2a4>
 8000994:	428b      	cmp	r3, r1
 8000996:	d971      	bls.n	8000a7c <__udivmoddi4+0x2a4>
 8000998:	3802      	subs	r0, #2
 800099a:	4439      	add	r1, r7
 800099c:	1acb      	subs	r3, r1, r3
 800099e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80009a2:	e778      	b.n	8000896 <__udivmoddi4+0xbe>
 80009a4:	f1c6 0c20 	rsb	ip, r6, #32
 80009a8:	fa03 f406 	lsl.w	r4, r3, r6
 80009ac:	fa22 f30c 	lsr.w	r3, r2, ip
 80009b0:	431c      	orrs	r4, r3
 80009b2:	fa20 f70c 	lsr.w	r7, r0, ip
 80009b6:	fa01 f306 	lsl.w	r3, r1, r6
 80009ba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80009be:	fa21 f10c 	lsr.w	r1, r1, ip
 80009c2:	431f      	orrs	r7, r3
 80009c4:	0c3b      	lsrs	r3, r7, #16
 80009c6:	fbb1 f9fe 	udiv	r9, r1, lr
 80009ca:	fa1f f884 	uxth.w	r8, r4
 80009ce:	fb0e 1119 	mls	r1, lr, r9, r1
 80009d2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80009d6:	fb09 fa08 	mul.w	sl, r9, r8
 80009da:	458a      	cmp	sl, r1
 80009dc:	fa02 f206 	lsl.w	r2, r2, r6
 80009e0:	fa00 f306 	lsl.w	r3, r0, r6
 80009e4:	d908      	bls.n	80009f8 <__udivmoddi4+0x220>
 80009e6:	1861      	adds	r1, r4, r1
 80009e8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80009ec:	d248      	bcs.n	8000a80 <__udivmoddi4+0x2a8>
 80009ee:	458a      	cmp	sl, r1
 80009f0:	d946      	bls.n	8000a80 <__udivmoddi4+0x2a8>
 80009f2:	f1a9 0902 	sub.w	r9, r9, #2
 80009f6:	4421      	add	r1, r4
 80009f8:	eba1 010a 	sub.w	r1, r1, sl
 80009fc:	b2bf      	uxth	r7, r7
 80009fe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000a0a:	fb00 f808 	mul.w	r8, r0, r8
 8000a0e:	45b8      	cmp	r8, r7
 8000a10:	d907      	bls.n	8000a22 <__udivmoddi4+0x24a>
 8000a12:	19e7      	adds	r7, r4, r7
 8000a14:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000a18:	d22e      	bcs.n	8000a78 <__udivmoddi4+0x2a0>
 8000a1a:	45b8      	cmp	r8, r7
 8000a1c:	d92c      	bls.n	8000a78 <__udivmoddi4+0x2a0>
 8000a1e:	3802      	subs	r0, #2
 8000a20:	4427      	add	r7, r4
 8000a22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000a26:	eba7 0708 	sub.w	r7, r7, r8
 8000a2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000a2e:	454f      	cmp	r7, r9
 8000a30:	46c6      	mov	lr, r8
 8000a32:	4649      	mov	r1, r9
 8000a34:	d31a      	bcc.n	8000a6c <__udivmoddi4+0x294>
 8000a36:	d017      	beq.n	8000a68 <__udivmoddi4+0x290>
 8000a38:	b15d      	cbz	r5, 8000a52 <__udivmoddi4+0x27a>
 8000a3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000a3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000a42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000a46:	40f2      	lsrs	r2, r6
 8000a48:	ea4c 0202 	orr.w	r2, ip, r2
 8000a4c:	40f7      	lsrs	r7, r6
 8000a4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000a52:	2600      	movs	r6, #0
 8000a54:	4631      	mov	r1, r6
 8000a56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a5a:	462e      	mov	r6, r5
 8000a5c:	4628      	mov	r0, r5
 8000a5e:	e70b      	b.n	8000878 <__udivmoddi4+0xa0>
 8000a60:	4606      	mov	r6, r0
 8000a62:	e6e9      	b.n	8000838 <__udivmoddi4+0x60>
 8000a64:	4618      	mov	r0, r3
 8000a66:	e6fd      	b.n	8000864 <__udivmoddi4+0x8c>
 8000a68:	4543      	cmp	r3, r8
 8000a6a:	d2e5      	bcs.n	8000a38 <__udivmoddi4+0x260>
 8000a6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000a70:	eb69 0104 	sbc.w	r1, r9, r4
 8000a74:	3801      	subs	r0, #1
 8000a76:	e7df      	b.n	8000a38 <__udivmoddi4+0x260>
 8000a78:	4608      	mov	r0, r1
 8000a7a:	e7d2      	b.n	8000a22 <__udivmoddi4+0x24a>
 8000a7c:	4660      	mov	r0, ip
 8000a7e:	e78d      	b.n	800099c <__udivmoddi4+0x1c4>
 8000a80:	4681      	mov	r9, r0
 8000a82:	e7b9      	b.n	80009f8 <__udivmoddi4+0x220>
 8000a84:	4666      	mov	r6, ip
 8000a86:	e775      	b.n	8000974 <__udivmoddi4+0x19c>
 8000a88:	4630      	mov	r0, r6
 8000a8a:	e74a      	b.n	8000922 <__udivmoddi4+0x14a>
 8000a8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a90:	4439      	add	r1, r7
 8000a92:	e713      	b.n	80008bc <__udivmoddi4+0xe4>
 8000a94:	3802      	subs	r0, #2
 8000a96:	443c      	add	r4, r7
 8000a98:	e724      	b.n	80008e4 <__udivmoddi4+0x10c>
 8000a9a:	bf00      	nop

08000a9c <__aeabi_idiv0>:
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000aa4:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <DWT_Delay_Init+0x58>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	4a13      	ldr	r2, [pc, #76]	; (8000af8 <DWT_Delay_Init+0x58>)
 8000aaa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000aae:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000ab0:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <DWT_Delay_Init+0x58>)
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	4a10      	ldr	r2, [pc, #64]	; (8000af8 <DWT_Delay_Init+0x58>)
 8000ab6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000aba:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	; (8000afc <DWT_Delay_Init+0x5c>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a0e      	ldr	r2, [pc, #56]	; (8000afc <DWT_Delay_Init+0x5c>)
 8000ac2:	f023 0301 	bic.w	r3, r3, #1
 8000ac6:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ac8:	4b0c      	ldr	r3, [pc, #48]	; (8000afc <DWT_Delay_Init+0x5c>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a0b      	ldr	r2, [pc, #44]	; (8000afc <DWT_Delay_Init+0x5c>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000ad4:	4b09      	ldr	r3, [pc, #36]	; (8000afc <DWT_Delay_Init+0x5c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000ada:	bf00      	nop
     __ASM volatile ("NOP");
 8000adc:	bf00      	nop
  __ASM volatile ("NOP");
 8000ade:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <DWT_Delay_Init+0x5c>)
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000ae8:	2300      	movs	r3, #0
 8000aea:	e000      	b.n	8000aee <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000aec:	2301      	movs	r3, #1
  }
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000edf0 	.word	0xe000edf0
 8000afc:	e0001000 	.word	0xe0001000

08000b00 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b08:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b0c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000b10:	f003 0301 	and.w	r3, r3, #1
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d013      	beq.n	8000b40 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b18:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b1c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000b20:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d00b      	beq.n	8000b40 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b28:	e000      	b.n	8000b2c <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b2a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b2c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d0f9      	beq.n	8000b2a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b36:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	b2d2      	uxtb	r2, r2
 8000b3e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000b40:	687b      	ldr	r3, [r7, #4]
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
	...

08000b50 <DWT_Delay_us>:
    /**
     * @brief  This function provides a delay (in microseconds)
     * @param  microseconds: delay in microseconds
     */
    __STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
    {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
      uint32_t clk_cycle_start = DWT->CYCCNT;
 8000b58:	4b0d      	ldr	r3, [pc, #52]	; (8000b90 <DWT_Delay_us+0x40>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	60fb      	str	r3, [r7, #12]
     
      /* Go to number of cycles for system */
      microseconds *= (HAL_RCC_GetHCLKFreq() / 500000);
 8000b5e:	f00b f913 	bl	800bd88 <HAL_RCC_GetHCLKFreq>
 8000b62:	4603      	mov	r3, r0
 8000b64:	4a0b      	ldr	r2, [pc, #44]	; (8000b94 <DWT_Delay_us+0x44>)
 8000b66:	fba2 2303 	umull	r2, r3, r2, r3
 8000b6a:	0c5b      	lsrs	r3, r3, #17
 8000b6c:	687a      	ldr	r2, [r7, #4]
 8000b6e:	fb02 f303 	mul.w	r3, r2, r3
 8000b72:	607b      	str	r3, [r7, #4]
     
      /* Delay till end */
      while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000b74:	bf00      	nop
 8000b76:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <DWT_Delay_us+0x40>)
 8000b78:	685a      	ldr	r2, [r3, #4]
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	1ad2      	subs	r2, r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	d3f8      	bcc.n	8000b76 <DWT_Delay_us+0x26>
    }
 8000b84:	bf00      	nop
 8000b86:	bf00      	nop
 8000b88:	3710      	adds	r7, #16
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	e0001000 	.word	0xe0001000
 8000b94:	431bde83 	.word	0x431bde83

08000b98 <HMC832_readReg3U8>:
      	unsigned int readRegValue = (readResultShifted >> 8);
      	unsigned int readRegNum = ((readResultShifted & 0xFF) >> 3);
      	return readRegValue;
}

unsigned int HMC832_readReg3U8(unsigned char reg_num, unsigned int value, U8 *pGet) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08e      	sub	sp, #56	; 0x38
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
 8000ba4:	73fb      	strb	r3, [r7, #15]
	unsigned char buffer[5];
	unsigned int * cmdstart = (unsigned int *) (&buffer[0]);
 8000ba6:	f107 0314 	add.w	r3, r7, #20
 8000baa:	62bb      	str	r3, [r7, #40]	; 0x28
  	*cmdstart = ntohl((value << 8) | ((reg_num & 0x1F) << 3)); // << 3 for device address
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	021a      	lsls	r2, r3, #8
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	00db      	lsls	r3, r3, #3
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	061a      	lsls	r2, r3, #24
 8000bba:	68bb      	ldr	r3, [r7, #8]
 8000bbc:	0219      	lsls	r1, r3, #8
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	b2db      	uxtb	r3, r3
 8000bc4:	430b      	orrs	r3, r1
 8000bc6:	021b      	lsls	r3, r3, #8
 8000bc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000bcc:	431a      	orrs	r2, r3
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	0219      	lsls	r1, r3, #8
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	00db      	lsls	r3, r3, #3
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	430b      	orrs	r3, r1
 8000bda:	0a1b      	lsrs	r3, r3, #8
 8000bdc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000be0:	431a      	orrs	r2, r3
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	0219      	lsls	r1, r3, #8
 8000be6:	7bfb      	ldrb	r3, [r7, #15]
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	430b      	orrs	r3, r1
 8000bee:	0e1b      	lsrs	r3, r3, #24
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf4:	601a      	str	r2, [r3, #0]
  	/*
  	HMC832_SEN_Clr();
  	DWT_Delay_us(10);
  	*/

  	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer, 1, 100);
 8000bf6:	f107 0114 	add.w	r1, r7, #20
 8000bfa:	2364      	movs	r3, #100	; 0x64
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	483b      	ldr	r0, [pc, #236]	; (8000cec <HMC832_readReg3U8+0x154>)
 8000c00:	f00d fab6 	bl	800e170 <HAL_SPI_Transmit>
  	DWT_Delay_us(1);
 8000c04:	2001      	movs	r0, #1
 8000c06:	f7ff ffa3 	bl	8000b50 <DWT_Delay_us>
  	HMC832_SEN_Clr();
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2108      	movs	r1, #8
 8000c0e:	4838      	ldr	r0, [pc, #224]	; (8000cf0 <HMC832_readReg3U8+0x158>)
 8000c10:	f00a f98a 	bl	800af28 <HAL_GPIO_WritePin>
  	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer+1, 3, 100);
 8000c14:	f107 0114 	add.w	r1, r7, #20
 8000c18:	3101      	adds	r1, #1
 8000c1a:	2364      	movs	r3, #100	; 0x64
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	4833      	ldr	r0, [pc, #204]	; (8000cec <HMC832_readReg3U8+0x154>)
 8000c20:	f00d faa6 	bl	800e170 <HAL_SPI_Transmit>
  	DWT_Delay_us(1);
 8000c24:	2001      	movs	r0, #1
 8000c26:	f7ff ff93 	bl	8000b50 <DWT_Delay_us>
  	HMC832_SEN_Set();
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	4830      	ldr	r0, [pc, #192]	; (8000cf0 <HMC832_readReg3U8+0x158>)
 8000c30:	f00a f97a 	bl	800af28 <HAL_GPIO_WritePin>
  	DWT_Delay_us(1);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f7ff ff8b 	bl	8000b50 <DWT_Delay_us>
  	HMC832_SEN_Set();
  	DWT_Delay_us(10);
  	*/

	//HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer, 4, 100);
      	uint16_t NumByteToRead = 0x04;
 8000c3a:	2304      	movs	r3, #4
 8000c3c:	86fb      	strh	r3, [r7, #54]	; 0x36
    	uint8_t *pBuffer=buffer;
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	633b      	str	r3, [r7, #48]	; 0x30
    	uint8_t counter=0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    	while(NumByteToRead > 0x00){
 8000c4a:	e01c      	b.n	8000c86 <HMC832_readReg3U8+0xee>
    		// send dummy byte (0x00) to generate SPI clock to GYROSCOPE slave device
    		HAL_SPI_Receive(&HMC832_SPI_PORT, pBuffer, 1, 100);
 8000c4c:	2364      	movs	r3, #100	; 0x64
 8000c4e:	2201      	movs	r2, #1
 8000c50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000c52:	4826      	ldr	r0, [pc, #152]	; (8000cec <HMC832_readReg3U8+0x154>)
 8000c54:	f00d fc7e 	bl	800e554 <HAL_SPI_Receive>
    		if(counter == 0)
 8000c58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d107      	bne.n	8000c70 <HMC832_readReg3U8+0xd8>
    		{
    		  	HMC832_SEN_Clr();
 8000c60:	2200      	movs	r2, #0
 8000c62:	2108      	movs	r1, #8
 8000c64:	4822      	ldr	r0, [pc, #136]	; (8000cf0 <HMC832_readReg3U8+0x158>)
 8000c66:	f00a f95f 	bl	800af28 <HAL_GPIO_WritePin>
    		  	DWT_Delay_us(1);
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	f7ff ff70 	bl	8000b50 <DWT_Delay_us>
    		}


    		NumByteToRead--;
 8000c70:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000c72:	3b01      	subs	r3, #1
 8000c74:	86fb      	strh	r3, [r7, #54]	; 0x36
    		pBuffer++; // MSB first
 8000c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c78:	3301      	adds	r3, #1
 8000c7a:	633b      	str	r3, [r7, #48]	; 0x30
    		counter++;
 8000c7c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c80:	3301      	adds	r3, #1
 8000c82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    	while(NumByteToRead > 0x00){
 8000c86:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d1df      	bne.n	8000c4c <HMC832_readReg3U8+0xb4>
    	/*
      	HAL_SPI_Init(&HMC832_SPI_PORT);
      	DWT_Delay_us(1);
      	*/

    	DWT_Delay_us(1);
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	f7ff ff5f 	bl	8000b50 <DWT_Delay_us>
      	HMC832_SEN_Set();
 8000c92:	2201      	movs	r2, #1
 8000c94:	2108      	movs	r1, #8
 8000c96:	4816      	ldr	r0, [pc, #88]	; (8000cf0 <HMC832_readReg3U8+0x158>)
 8000c98:	f00a f946 	bl	800af28 <HAL_GPIO_WritePin>

	// MSB first to LSB fist 
	*pGet = buffer[3]; // anaCal[ch][iter][0] LSB
 8000c9c:	7dfa      	ldrb	r2, [r7, #23]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	701a      	strb	r2, [r3, #0]
	pGet++; 
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	607b      	str	r3, [r7, #4]
	*pGet = buffer[2]; // anaCal[ch][iter][1]
 8000ca8:	7dba      	ldrb	r2, [r7, #22]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	701a      	strb	r2, [r3, #0]
	pGet++;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	607b      	str	r3, [r7, #4]
	*pGet = buffer[1]; // anaCal[ch][iter][2] MSB, MSB:0
 8000cb4:	7d7a      	ldrb	r2, [r7, #21]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	701a      	strb	r2, [r3, #0]

	// LSB first
      	unsigned int readResultShifted = (buffer[0] << 24) + (buffer[1] << 16) + (buffer[2] << 8) + (buffer[3] << 0);
 8000cba:	7d3b      	ldrb	r3, [r7, #20]
 8000cbc:	061a      	lsls	r2, r3, #24
 8000cbe:	7d7b      	ldrb	r3, [r7, #21]
 8000cc0:	041b      	lsls	r3, r3, #16
 8000cc2:	441a      	add	r2, r3
 8000cc4:	7dbb      	ldrb	r3, [r7, #22]
 8000cc6:	021b      	lsls	r3, r3, #8
 8000cc8:	4413      	add	r3, r2
 8000cca:	7dfa      	ldrb	r2, [r7, #23]
 8000ccc:	4413      	add	r3, r2
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
      	unsigned int readRegValue = (readResultShifted >> 8);
 8000cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd2:	0a1b      	lsrs	r3, r3, #8
 8000cd4:	623b      	str	r3, [r7, #32]
      	unsigned int readRegNum = ((readResultShifted & 0xFF) >> 3);
 8000cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd8:	08db      	lsrs	r3, r3, #3
 8000cda:	f003 031f 	and.w	r3, r3, #31
 8000cde:	61fb      	str	r3, [r7, #28]
      	return readRegValue;
 8000ce0:	6a3b      	ldr	r3, [r7, #32]
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3738      	adds	r7, #56	; 0x38
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	24037834 	.word	0x24037834
 8000cf0:	58020000 	.word	0x58020000

08000cf4 <HMC832_writeReg>:
}
*/



void HMC832_writeReg(unsigned char reg_num, unsigned int value) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	6039      	str	r1, [r7, #0]
 8000cfe:	71fb      	strb	r3, [r7, #7]
      	unsigned char buffer[5];
      	unsigned int * cmdstart = (unsigned int *) (&buffer[0]);
 8000d00:	f107 030c 	add.w	r3, r7, #12
 8000d04:	617b      	str	r3, [r7, #20]
      	*cmdstart = ntohl((value << 8) | ((reg_num & 0x1F) << 3)); // << 3 for device address
 8000d06:	683b      	ldr	r3, [r7, #0]
 8000d08:	021a      	lsls	r2, r3, #8
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	00db      	lsls	r3, r3, #3
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	4313      	orrs	r3, r2
 8000d12:	061a      	lsls	r2, r3, #24
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	0219      	lsls	r1, r3, #8
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	430b      	orrs	r3, r1
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000d26:	431a      	orrs	r2, r3
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	0219      	lsls	r1, r3, #8
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	00db      	lsls	r3, r3, #3
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	430b      	orrs	r3, r1
 8000d34:	0a1b      	lsrs	r3, r3, #8
 8000d36:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000d3a:	431a      	orrs	r2, r3
 8000d3c:	683b      	ldr	r3, [r7, #0]
 8000d3e:	0219      	lsls	r1, r3, #8
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	b2db      	uxtb	r3, r3
 8000d46:	430b      	orrs	r3, r1
 8000d48:	0e1b      	lsrs	r3, r3, #24
 8000d4a:	431a      	orrs	r2, r3
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	601a      	str	r2, [r3, #0]
      		HMC832_SEN_Clr();
      	}

      	DWT_Delay_us(1);
      	*/
      	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer, 1, 100);
 8000d50:	f107 010c 	add.w	r1, r7, #12
 8000d54:	2364      	movs	r3, #100	; 0x64
 8000d56:	2201      	movs	r2, #1
 8000d58:	480c      	ldr	r0, [pc, #48]	; (8000d8c <HMC832_writeReg+0x98>)
 8000d5a:	f00d fa09 	bl	800e170 <HAL_SPI_Transmit>

      	HMC832_SEN_Clr();
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2108      	movs	r1, #8
 8000d62:	480b      	ldr	r0, [pc, #44]	; (8000d90 <HMC832_writeReg+0x9c>)
 8000d64:	f00a f8e0 	bl	800af28 <HAL_GPIO_WritePin>
      	HAL_SPI_Transmit(&HMC832_SPI_PORT, buffer+1, 3, 100);
 8000d68:	f107 010c 	add.w	r1, r7, #12
 8000d6c:	3101      	adds	r1, #1
 8000d6e:	2364      	movs	r3, #100	; 0x64
 8000d70:	2203      	movs	r2, #3
 8000d72:	4806      	ldr	r0, [pc, #24]	; (8000d8c <HMC832_writeReg+0x98>)
 8000d74:	f00d f9fc 	bl	800e170 <HAL_SPI_Transmit>
      	//HAL_Delay(1);

      	//HAL_Delay(10);
    	__NOP();
 8000d78:	bf00      	nop
      	//HAL_SPI_Init(&HMC832_SPI_PORT);
      	//DWT_Delay_us(110);
      	//DWT_Delay_us(1);
      	HMC832_SEN_Set();
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	2108      	movs	r1, #8
 8000d7e:	4804      	ldr	r0, [pc, #16]	; (8000d90 <HMC832_writeReg+0x9c>)
 8000d80:	f00a f8d2 	bl	800af28 <HAL_GPIO_WritePin>
      	//DWT_Delay_us(10);
      	//HAL_SPI_Init(&HMC832_SPI_PORT);

}
 8000d84:	bf00      	nop
 8000d86:	3718      	adds	r7, #24
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	24037834 	.word	0x24037834
 8000d90:	58020000 	.word	0x58020000

08000d94 <PE43712_writeReg>:





void PE43712_writeReg(unsigned char reg_num, unsigned int value) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b084      	sub	sp, #16
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	6039      	str	r1, [r7, #0]
 8000d9e:	71fb      	strb	r3, [r7, #7]
      	unsigned char buffer[3];
      	unsigned int * cmdstart = (unsigned int *) (&buffer[0]);
 8000da0:	f107 0308 	add.w	r3, r7, #8
 8000da4:	60fb      	str	r3, [r7, #12]
	// 0xF8 is ignoring area
	// address 
      	//*cmdstart = ntonl2(((reg_num & 0x07) << 8) | ( value & 0x7F )); // << 3 for device address
      	*cmdstart = (((reg_num & 0x07) << 8) | ( value & 0x7F )); // << 3 for device address
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	021b      	lsls	r3, r3, #8
 8000daa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000db4:	431a      	orrs	r2, r3
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	601a      	str	r2, [r3, #0]

      	PE43712_SEN_Clr();
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2120      	movs	r1, #32
 8000dbe:	480c      	ldr	r0, [pc, #48]	; (8000df0 <PE43712_writeReg+0x5c>)
 8000dc0:	f00a f8b2 	bl	800af28 <HAL_GPIO_WritePin>
      	DWT_Delay_us(1);
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	f7ff fec3 	bl	8000b50 <DWT_Delay_us>
      	HAL_SPI_Transmit(&PE43712_SPI_PORT, buffer, 2, 100);
 8000dca:	f107 0108 	add.w	r1, r7, #8
 8000dce:	2364      	movs	r3, #100	; 0x64
 8000dd0:	2202      	movs	r2, #2
 8000dd2:	4808      	ldr	r0, [pc, #32]	; (8000df4 <PE43712_writeReg+0x60>)
 8000dd4:	f00d f9cc 	bl	800e170 <HAL_SPI_Transmit>

      	DWT_Delay_us(1);
 8000dd8:	2001      	movs	r0, #1
 8000dda:	f7ff feb9 	bl	8000b50 <DWT_Delay_us>
      	PE43712_SEN_Set();
 8000dde:	2201      	movs	r2, #1
 8000de0:	2120      	movs	r1, #32
 8000de2:	4803      	ldr	r0, [pc, #12]	; (8000df0 <PE43712_writeReg+0x5c>)
 8000de4:	f00a f8a0 	bl	800af28 <HAL_GPIO_WritePin>
      	//DWT_Delay_us(10);

}
 8000de8:	bf00      	nop
 8000dea:	3710      	adds	r7, #16
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	58020c00 	.word	0x58020c00
 8000df4:	24000650 	.word	0x24000650

08000df8 <addLast>:
    	newNode->spFreq = sp;
    	target->next = newNode;
}

void addLast(NODE *target, U8 ch, float st, float sp)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b086      	sub	sp, #24
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	60f8      	str	r0, [r7, #12]
 8000e00:	460b      	mov	r3, r1
 8000e02:	ed87 0a01 	vstr	s0, [r7, #4]
 8000e06:	edc7 0a00 	vstr	s1, [r7]
 8000e0a:	72fb      	strb	r3, [r7, #11]
	NODE *curr= target;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	617b      	str	r3, [r7, #20]
	while(curr->next != NULL)
 8000e10:	e002      	b.n	8000e18 <addLast+0x20>
	{
		curr = curr->next;
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	617b      	str	r3, [r7, #20]
	while(curr->next != NULL)
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1f8      	bne.n	8000e12 <addLast+0x1a>
	}
    	NODE *newNode = malloc(sizeof(NODE));
 8000e20:	2010      	movs	r0, #16
 8000e22:	f011 fb01 	bl	8012428 <malloc>
 8000e26:	4603      	mov	r3, r0
 8000e28:	613b      	str	r3, [r7, #16]
    	curr->next = newNode;
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	693a      	ldr	r2, [r7, #16]
 8000e2e:	60da      	str	r2, [r3, #12]

    	newNode->next = NULL;
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	2200      	movs	r2, #0
 8000e34:	60da      	str	r2, [r3, #12]
    	newNode->ch = ch;
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	7afa      	ldrb	r2, [r7, #11]
 8000e3a:	701a      	strb	r2, [r3, #0]
    	newNode->stFreq = st;
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	687a      	ldr	r2, [r7, #4]
 8000e40:	605a      	str	r2, [r3, #4]
    	newNode->spFreq = sp;
 8000e42:	693b      	ldr	r3, [r7, #16]
 8000e44:	683a      	ldr	r2, [r7, #0]
 8000e46:	609a      	str	r2, [r3, #8]
}
 8000e48:	bf00      	nop
 8000e4a:	3718      	adds	r7, #24
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <delete>:

void delete(NODE *target)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	NODE *curr = target->next;      //         
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	60fb      	str	r3, [r7, #12]
	while (curr != NULL)    //  NULL    
 8000e5e:	e007      	b.n	8000e70 <delete+0x20>
	{
		NODE *next = curr->next;    //       
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	60bb      	str	r3, [r7, #8]
		free(curr);                        //    
 8000e66:	68f8      	ldr	r0, [r7, #12]
 8000e68:	f011 fae6 	bl	8012438 <free>
		curr = next;                       //     
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	60fb      	str	r3, [r7, #12]
	while (curr != NULL)    //  NULL    
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d1f4      	bne.n	8000e60 <delete+0x10>
	}
	free(target);    //    
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f011 fade 	bl	8012438 <free>
	target->next = NULL;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2200      	movs	r2, #0
 8000e80:	60da      	str	r2, [r3, #12]
	target = NULL;
 8000e82:	2300      	movs	r3, #0
 8000e84:	607b      	str	r3, [r7, #4]

}
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <level2Power>:
uint8_t powerMeasOn;


// get POWER(dBm) from voltage level
float level2Power (float volt)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b089      	sub	sp, #36	; 0x24
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	ed87 0a01 	vstr	s0, [r7, #4]
	float maxdbm = 0.0;
 8000e9a:	f04f 0300 	mov.w	r3, #0
 8000e9e:	61bb      	str	r3, [r7, #24]
	float mindbm = -52.5;
 8000ea0:	4b1b      	ldr	r3, [pc, #108]	; (8000f10 <level2Power+0x80>)
 8000ea2:	617b      	str	r3, [r7, #20]

	float maxlvl = 2.5;
 8000ea4:	4b1b      	ldr	r3, [pc, #108]	; (8000f14 <level2Power+0x84>)
 8000ea6:	613b      	str	r3, [r7, #16]
	float minlvl = 1.0;
 8000ea8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000eac:	60fb      	str	r3, [r7, #12]

	float dbm;


	if(volt > 0.0) {
 8000eae:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eba:	dd1c      	ble.n	8000ef6 <level2Power+0x66>
		dbm = ((maxdbm-mindbm)/(maxlvl-minlvl))*(volt-minlvl)+mindbm;
 8000ebc:	ed97 7a06 	vldr	s14, [r7, #24]
 8000ec0:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ec4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000ec8:	ed97 7a04 	vldr	s14, [r7, #16]
 8000ecc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ed0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ed4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000ed8:	edd7 6a01 	vldr	s13, [r7, #4]
 8000edc:	edd7 7a03 	vldr	s15, [r7, #12]
 8000ee0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000ee4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ee8:	ed97 7a05 	vldr	s14, [r7, #20]
 8000eec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ef0:	edc7 7a07 	vstr	s15, [r7, #28]
 8000ef4:	e001      	b.n	8000efa <level2Power+0x6a>
	} else {
		dbm = mindbm;
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	61fb      	str	r3, [r7, #28]
	}
	return dbm;
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	ee07 3a90 	vmov	s15, r3
}
 8000f00:	eeb0 0a67 	vmov.f32	s0, s15
 8000f04:	3724      	adds	r7, #36	; 0x24
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	c2520000 	.word	0xc2520000
 8000f14:	40200000 	.word	0x40200000

08000f18 <contBinSearch>:


//////////////////////////////////////////////////////////
//
// volt is code level
uint8_t contBinSearch(int volt, int ch) {
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
	// under search process
	premidcode[ch] = midcode[ch];
 8000f22:	4a5c      	ldr	r2, [pc, #368]	; (8001094 <contBinSearch+0x17c>)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	4413      	add	r3, r2
 8000f28:	7819      	ldrb	r1, [r3, #0]
 8000f2a:	4a5b      	ldr	r2, [pc, #364]	; (8001098 <contBinSearch+0x180>)
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	4413      	add	r3, r2
 8000f30:	460a      	mov	r2, r1
 8000f32:	701a      	strb	r2, [r3, #0]

	// 
	if (MIDMAX < volt || MIDMIN > volt) {
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f242 2262 	movw	r2, #8802	; 0x2262
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	dc05      	bgt.n	8000f4a <contBinSearch+0x32>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f641 52b1 	movw	r2, #7601	; 0x1db1
 8000f44:	4293      	cmp	r3, r2
 8000f46:	f300 809b 	bgt.w	8001080 <contBinSearch+0x168>

		//  
		if( lowcode[ch] <= highcode[ch]) {
 8000f4a:	4a54      	ldr	r2, [pc, #336]	; (800109c <contBinSearch+0x184>)
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	781a      	ldrb	r2, [r3, #0]
 8000f52:	4953      	ldr	r1, [pc, #332]	; (80010a0 <contBinSearch+0x188>)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	440b      	add	r3, r1
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	d871      	bhi.n	8001042 <contBinSearch+0x12a>
			midcode[ch] = (lowcode[ch] + highcode[ch]) / 2;
 8000f5e:	4a4f      	ldr	r2, [pc, #316]	; (800109c <contBinSearch+0x184>)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	4619      	mov	r1, r3
 8000f68:	4a4d      	ldr	r2, [pc, #308]	; (80010a0 <contBinSearch+0x188>)
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	440b      	add	r3, r1
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	da00      	bge.n	8000f78 <contBinSearch+0x60>
 8000f76:	3301      	adds	r3, #1
 8000f78:	105b      	asrs	r3, r3, #1
 8000f7a:	b2d9      	uxtb	r1, r3
 8000f7c:	4a45      	ldr	r2, [pc, #276]	; (8001094 <contBinSearch+0x17c>)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	4413      	add	r3, r2
 8000f82:	460a      	mov	r2, r1
 8000f84:	701a      	strb	r2, [r3, #0]
			if (MIDMAX >= volt && MIDMIN <= volt) { // 
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f242 2262 	movw	r2, #8802	; 0x2262
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	dc1c      	bgt.n	8000fca <contBinSearch+0xb2>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f641 52b1 	movw	r2, #7601	; 0x1db1
 8000f96:	4293      	cmp	r3, r2
 8000f98:	dd17      	ble.n	8000fca <contBinSearch+0xb2>
				// do nothing
				midcode[ch] = premidcode[ch];
 8000f9a:	4a3f      	ldr	r2, [pc, #252]	; (8001098 <contBinSearch+0x180>)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	7819      	ldrb	r1, [r3, #0]
 8000fa2:	4a3c      	ldr	r2, [pc, #240]	; (8001094 <contBinSearch+0x17c>)
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	460a      	mov	r2, r1
 8000faa:	701a      	strb	r2, [r3, #0]
				lowcode[ch] = 0x00;   // restart
 8000fac:	4a3b      	ldr	r2, [pc, #236]	; (800109c <contBinSearch+0x184>)
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	701a      	strb	r2, [r3, #0]
				highcode[ch] = 0x7F;
 8000fb6:	4a3a      	ldr	r2, [pc, #232]	; (80010a0 <contBinSearch+0x188>)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	4413      	add	r3, r2
 8000fbc:	227f      	movs	r2, #127	; 0x7f
 8000fbe:	701a      	strb	r2, [r3, #0]

				return midcode[ch];
 8000fc0:	4a34      	ldr	r2, [pc, #208]	; (8001094 <contBinSearch+0x17c>)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	4413      	add	r3, r2
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	e05e      	b.n	8001088 <contBinSearch+0x170>
			}
			else if (volt < MIDMIN) {        //   ATTN level .
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	f641 52b1 	movw	r2, #7601	; 0x1db1
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	dc18      	bgt.n	8001006 <contBinSearch+0xee>
				highcode[ch] = midcode[ch] - 1;
 8000fd4:	4a2f      	ldr	r2, [pc, #188]	; (8001094 <contBinSearch+0x17c>)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	4413      	add	r3, r2
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	b2d9      	uxtb	r1, r3
 8000fe0:	4a2f      	ldr	r2, [pc, #188]	; (80010a0 <contBinSearch+0x188>)
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	460a      	mov	r2, r1
 8000fe8:	701a      	strb	r2, [r3, #0]
				midcode[ch] = lowcode[ch];
 8000fea:	4a2c      	ldr	r2, [pc, #176]	; (800109c <contBinSearch+0x184>)
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	4413      	add	r3, r2
 8000ff0:	7819      	ldrb	r1, [r3, #0]
 8000ff2:	4a28      	ldr	r2, [pc, #160]	; (8001094 <contBinSearch+0x17c>)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	460a      	mov	r2, r1
 8000ffa:	701a      	strb	r2, [r3, #0]
				return midcode[ch];
 8000ffc:	4a25      	ldr	r2, [pc, #148]	; (8001094 <contBinSearch+0x17c>)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	4413      	add	r3, r2
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	e040      	b.n	8001088 <contBinSearch+0x170>
			}
			else if (volt > MIDMAX) {        //  , ATTN level .
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f242 2262 	movw	r2, #8802	; 0x2262
 800100c:	4293      	cmp	r3, r2
 800100e:	dd37      	ble.n	8001080 <contBinSearch+0x168>
				lowcode[ch] = midcode[ch] + 1;
 8001010:	4a20      	ldr	r2, [pc, #128]	; (8001094 <contBinSearch+0x17c>)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	4413      	add	r3, r2
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	3301      	adds	r3, #1
 800101a:	b2d9      	uxtb	r1, r3
 800101c:	4a1f      	ldr	r2, [pc, #124]	; (800109c <contBinSearch+0x184>)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	4413      	add	r3, r2
 8001022:	460a      	mov	r2, r1
 8001024:	701a      	strb	r2, [r3, #0]
				midcode[ch] = highcode[ch];
 8001026:	4a1e      	ldr	r2, [pc, #120]	; (80010a0 <contBinSearch+0x188>)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	4413      	add	r3, r2
 800102c:	7819      	ldrb	r1, [r3, #0]
 800102e:	4a19      	ldr	r2, [pc, #100]	; (8001094 <contBinSearch+0x17c>)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	4413      	add	r3, r2
 8001034:	460a      	mov	r2, r1
 8001036:	701a      	strb	r2, [r3, #0]
				return midcode[ch];
 8001038:	4a16      	ldr	r2, [pc, #88]	; (8001094 <contBinSearch+0x17c>)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	4413      	add	r3, r2
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	e022      	b.n	8001088 <contBinSearch+0x170>
			}
		} else {  // ,   
			if( MIDMAX < volt )
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f242 2262 	movw	r2, #8802	; 0x2262
 8001048:	4293      	cmp	r3, r2
 800104a:	dd0a      	ble.n	8001062 <contBinSearch+0x14a>
			{
				lowcode[ch] = 0x00;
 800104c:	4a13      	ldr	r2, [pc, #76]	; (800109c <contBinSearch+0x184>)
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	4413      	add	r3, r2
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]
				highcode[ch] = 0x7F;
 8001056:	4a12      	ldr	r2, [pc, #72]	; (80010a0 <contBinSearch+0x188>)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	4413      	add	r3, r2
 800105c:	227f      	movs	r2, #127	; 0x7f
 800105e:	701a      	strb	r2, [r3, #0]
 8001060:	e00e      	b.n	8001080 <contBinSearch+0x168>
			} else if ( MIDMIN > volt  )
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f641 52b1 	movw	r2, #7601	; 0x1db1
 8001068:	4293      	cmp	r3, r2
 800106a:	dc09      	bgt.n	8001080 <contBinSearch+0x168>
			{
			   lowcode[ch] = 0x00;
 800106c:	4a0b      	ldr	r2, [pc, #44]	; (800109c <contBinSearch+0x184>)
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	4413      	add	r3, r2
 8001072:	2200      	movs	r2, #0
 8001074:	701a      	strb	r2, [r3, #0]
			   highcode[ch] = 0x7F;
 8001076:	4a0a      	ldr	r2, [pc, #40]	; (80010a0 <contBinSearch+0x188>)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	4413      	add	r3, r2
 800107c:	227f      	movs	r2, #127	; 0x7f
 800107e:	701a      	strb	r2, [r3, #0]
			}
		}

	} // end of 

	return midcode[ch];
 8001080:	4a04      	ldr	r2, [pc, #16]	; (8001094 <contBinSearch+0x17c>)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	4413      	add	r3, r2
 8001086:	781b      	ldrb	r3, [r3, #0]
}
 8001088:	4618      	mov	r0, r3
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	240005d4 	.word	0x240005d4
 8001098:	240005e0 	.word	0x240005e0
 800109c:	240005c8 	.word	0x240005c8
 80010a0:	240005bc 	.word	0x240005bc
 80010a4:	00000000 	.word	0x00000000

080010a8 <calPowerRSSI>:

// calPowerRSSI(midcode[curr->ch], maxSensVal[curr->ch]);

float calPowerRSSI(uint8_t attncode, int adccode )
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b086      	sub	sp, #24
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	6039      	str	r1, [r7, #0]
 80010b2:	71fb      	strb	r3, [r7, #7]
	float powerlevel = 0.0;
 80010b4:	f04f 0300 	mov.w	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]
	float adcvalue = 0.0;
 80010ba:	f04f 0300 	mov.w	r3, #0
 80010be:	613b      	str	r3, [r7, #16]
	float attnlevel = attncode/4.0;
 80010c0:	79fb      	ldrb	r3, [r7, #7]
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010ca:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 80010ce:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010d2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010d6:	edc7 7a03 	vstr	s15, [r7, #12]


	adcvalue = (adccode/65535.0)*3.3;
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010e4:	ed9f 5b12 	vldr	d5, [pc, #72]	; 8001130 <calPowerRSSI+0x88>
 80010e8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010ec:	ed9f 6b12 	vldr	d6, [pc, #72]	; 8001138 <calPowerRSSI+0x90>
 80010f0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80010f4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010f8:	edc7 7a04 	vstr	s15, [r7, #16]
	powerlevel = level2Power(adcvalue)+attnlevel;
 80010fc:	ed97 0a04 	vldr	s0, [r7, #16]
 8001100:	f7ff fec6 	bl	8000e90 <level2Power>
 8001104:	eeb0 7a40 	vmov.f32	s14, s0
 8001108:	edd7 7a03 	vldr	s15, [r7, #12]
 800110c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001110:	edc7 7a05 	vstr	s15, [r7, #20]


	return (powerlevel-55.0); // -55 for 4 LNA gain + 5 for other loss
 8001114:	edd7 7a05 	vldr	s15, [r7, #20]
 8001118:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001140 <calPowerRSSI+0x98>
 800111c:	ee77 7ac7 	vsub.f32	s15, s15, s14

	// return (float)(adccode/100.0);

	// return adcvalue;

}
 8001120:	eeb0 0a67 	vmov.f32	s0, s15
 8001124:	3718      	adds	r7, #24
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	f3af 8000 	nop.w
 8001130:	00000000 	.word	0x00000000
 8001134:	40efffe0 	.word	0x40efffe0
 8001138:	66666666 	.word	0x66666666
 800113c:	400a6666 	.word	0x400a6666
 8001140:	425c0000 	.word	0x425c0000

08001144 <hcf>:




unsigned int hcf(unsigned int n1, unsigned int n2) {
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
	if (n2 != 0)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d00d      	beq.n	8001170 <hcf+0x2c>
		return hcf(n2, n1 % n2);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	683a      	ldr	r2, [r7, #0]
 8001158:	fbb3 f2f2 	udiv	r2, r3, r2
 800115c:	6839      	ldr	r1, [r7, #0]
 800115e:	fb01 f202 	mul.w	r2, r1, r2
 8001162:	1a9b      	subs	r3, r3, r2
 8001164:	4619      	mov	r1, r3
 8001166:	6838      	ldr	r0, [r7, #0]
 8001168:	f7ff ffec 	bl	8001144 <hcf>
 800116c:	4603      	mov	r3, r0
 800116e:	e000      	b.n	8001172 <hcf+0x2e>
	else
		return n1;
 8001170:	687b      	ldr	r3, [r7, #4]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
	...

0800117c <valTestInit>:

void valTestInit() {
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
	for (U8 dd = 0; dd < REG_SIZE; dd++)
 8001182:	2300      	movs	r3, #0
 8001184:	71fb      	strb	r3, [r7, #7]
 8001186:	e006      	b.n	8001196 <valTestInit+0x1a>
		valInAddr[dd] = 0x00;
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4a17      	ldr	r2, [pc, #92]	; (80011e8 <valTestInit+0x6c>)
 800118c:	2100      	movs	r1, #0
 800118e:	54d1      	strb	r1, [r2, r3]
	for (U8 dd = 0; dd < REG_SIZE; dd++)
 8001190:	79fb      	ldrb	r3, [r7, #7]
 8001192:	3301      	adds	r3, #1
 8001194:	71fb      	strb	r3, [r7, #7]
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	2b3b      	cmp	r3, #59	; 0x3b
 800119a:	d9f5      	bls.n	8001188 <valTestInit+0xc>

	for(U8 dd=0; dd<MAXCH; dd++)
 800119c:	2300      	movs	r3, #0
 800119e:	71bb      	strb	r3, [r7, #6]
 80011a0:	e017      	b.n	80011d2 <valTestInit+0x56>
	{
		currAttnVal[dd]=0;
 80011a2:	79bb      	ldrb	r3, [r7, #6]
 80011a4:	4a11      	ldr	r2, [pc, #68]	; (80011ec <valTestInit+0x70>)
 80011a6:	2100      	movs	r1, #0
 80011a8:	54d1      	strb	r1, [r2, r3]
		maxSensVal[dd]=0;
 80011aa:	79bb      	ldrb	r3, [r7, #6]
 80011ac:	4a10      	ldr	r2, [pc, #64]	; (80011f0 <valTestInit+0x74>)
 80011ae:	2100      	movs	r1, #0
 80011b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		highcode[dd] = 0x7E;
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	4a0f      	ldr	r2, [pc, #60]	; (80011f4 <valTestInit+0x78>)
 80011b8:	217e      	movs	r1, #126	; 0x7e
 80011ba:	54d1      	strb	r1, [r2, r3]
		lowcode[dd] = 0x00;
 80011bc:	79bb      	ldrb	r3, [r7, #6]
 80011be:	4a0e      	ldr	r2, [pc, #56]	; (80011f8 <valTestInit+0x7c>)
 80011c0:	2100      	movs	r1, #0
 80011c2:	54d1      	strb	r1, [r2, r3]
		midcode[dd]=0x00;
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	4a0d      	ldr	r2, [pc, #52]	; (80011fc <valTestInit+0x80>)
 80011c8:	2100      	movs	r1, #0
 80011ca:	54d1      	strb	r1, [r2, r3]
	for(U8 dd=0; dd<MAXCH; dd++)
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	3301      	adds	r3, #1
 80011d0:	71bb      	strb	r3, [r7, #6]
 80011d2:	79bb      	ldrb	r3, [r7, #6]
 80011d4:	2b0a      	cmp	r3, #10
 80011d6:	d9e4      	bls.n	80011a2 <valTestInit+0x26>
	}

}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	24000614 	.word	0x24000614
 80011ec:	240005b0 	.word	0x240005b0
 80011f0:	24000584 	.word	0x24000584
 80011f4:	240005bc 	.word	0x240005bc
 80011f8:	240005c8 	.word	0x240005c8
 80011fc:	240005d4 	.word	0x240005d4

08001200 <softfilterWBW>:
	}

	return crc;
}

void softfilterWBW(uint32_t *pre, uint32_t *post) {
 8001200:	b480      	push	{r7}
 8001202:	b087      	sub	sp, #28
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]

	int i = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]
	float val=0;
 800120e:	f04f 0300 	mov.w	r3, #0
 8001212:	613b      	str	r3, [r7, #16]
	double val1=0;
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	e9c7 2302 	strd	r2, r3, [r7, #8]



	for (i = 0; i < MAXINDX; i++) {
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	e1ad      	b.n	8001582 <softfilterWBW+0x382>
		if (i > 14 && MAXINDX - 15 > i) {
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	2b0e      	cmp	r3, #14
 800122a:	f340 81a1 	ble.w	8001570 <softfilterWBW+0x370>
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	f640 12b4 	movw	r2, #2484	; 0x9b4
 8001234:	4293      	cmp	r3, r2
 8001236:	f300 819b 	bgt.w	8001570 <softfilterWBW+0x370>



			val1 = (pre[i - 15] * 1  + pre[i - 14] * 2  + pre[i - 13] * 3
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	4bbe      	ldr	r3, [pc, #760]	; (8001538 <softfilterWBW+0x338>)
 800123e:	4413      	add	r3, r2
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	687a      	ldr	r2, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	6819      	ldr	r1, [r3, #0]
 8001248:	697a      	ldr	r2, [r7, #20]
 800124a:	4bbc      	ldr	r3, [pc, #752]	; (800153c <softfilterWBW+0x33c>)
 800124c:	4413      	add	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	4413      	add	r3, r2
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	4613      	mov	r3, r2
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	441a      	add	r2, r3
 800125c:	6978      	ldr	r0, [r7, #20]
 800125e:	4bb8      	ldr	r3, [pc, #736]	; (8001540 <softfilterWBW+0x340>)
 8001260:	4403      	add	r3, r0
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	4403      	add	r3, r0
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	4413      	add	r3, r2
 800126e:	4419      	add	r1, r3
					+ pre[i - 12] * 4  + pre[i - 11] * 5  + pre[i - 10] * 6
 8001270:	697a      	ldr	r2, [r7, #20]
 8001272:	4bb4      	ldr	r3, [pc, #720]	; (8001544 <softfilterWBW+0x344>)
 8001274:	4413      	add	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	4413      	add	r3, r2
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	4613      	mov	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	441a      	add	r2, r3
 8001284:	6978      	ldr	r0, [r7, #20]
 8001286:	4bb0      	ldr	r3, [pc, #704]	; (8001548 <softfilterWBW+0x348>)
 8001288:	4403      	add	r3, r0
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	4403      	add	r3, r0
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	009b      	lsls	r3, r3, #2
 8001294:	4413      	add	r3, r2
 8001296:	4419      	add	r1, r3
					+ pre[i - 9] * 7  + pre[i - 8] * 8  + pre[i - 7] * 9
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	4bac      	ldr	r3, [pc, #688]	; (800154c <softfilterWBW+0x34c>)
 800129c:	4413      	add	r3, r2
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	4413      	add	r3, r2
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4613      	mov	r3, r2
 80012a8:	00db      	lsls	r3, r3, #3
 80012aa:	1a98      	subs	r0, r3, r2
					+ pre[i - 12] * 4  + pre[i - 11] * 5  + pre[i - 10] * 6
 80012ac:	697a      	ldr	r2, [r7, #20]
 80012ae:	4ba8      	ldr	r3, [pc, #672]	; (8001550 <softfilterWBW+0x350>)
 80012b0:	4413      	add	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	4413      	add	r3, r2
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4613      	mov	r3, r2
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	4413      	add	r3, r2
 80012c0:	005b      	lsls	r3, r3, #1
					+ pre[i - 9] * 7  + pre[i - 8] * 8  + pre[i - 7] * 9
 80012c2:	4403      	add	r3, r0
 80012c4:	4419      	add	r1, r3
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	4ba2      	ldr	r3, [pc, #648]	; (8001554 <softfilterWBW+0x354>)
 80012ca:	4413      	add	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	4413      	add	r3, r2
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4613      	mov	r3, r2
 80012d6:	00db      	lsls	r3, r3, #3
 80012d8:	441a      	add	r2, r3
 80012da:	6978      	ldr	r0, [r7, #20]
 80012dc:	4b9e      	ldr	r3, [pc, #632]	; (8001558 <softfilterWBW+0x358>)
 80012de:	4403      	add	r3, r0
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	4403      	add	r3, r0
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	00db      	lsls	r3, r3, #3
 80012ea:	4413      	add	r3, r2
 80012ec:	4419      	add	r1, r3
					+ pre[i - 6] * 10  + pre[i - 5] * 11  + pre[i - 4] * 12
 80012ee:	697a      	ldr	r2, [r7, #20]
 80012f0:	4b9a      	ldr	r3, [pc, #616]	; (800155c <softfilterWBW+0x35c>)
 80012f2:	4413      	add	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	4613      	mov	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	1898      	adds	r0, r3, r2
 8001306:	697a      	ldr	r2, [r7, #20]
 8001308:	4b95      	ldr	r3, [pc, #596]	; (8001560 <softfilterWBW+0x360>)
 800130a:	4413      	add	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	687a      	ldr	r2, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4613      	mov	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4413      	add	r3, r2
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	4403      	add	r3, r0
 800131e:	4419      	add	r1, r3
					+ pre[i - 3] * 13  + pre[i - 2] * 14  + pre[i - 1] * 15
 8001320:	697a      	ldr	r2, [r7, #20]
 8001322:	4b90      	ldr	r3, [pc, #576]	; (8001564 <softfilterWBW+0x364>)
 8001324:	4413      	add	r3, r2
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	4413      	add	r3, r2
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	4613      	mov	r3, r2
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	4413      	add	r3, r2
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	1898      	adds	r0, r3, r2
					+ pre[i - 6] * 10  + pre[i - 5] * 11  + pre[i - 4] * 12
 8001338:	697a      	ldr	r2, [r7, #20]
 800133a:	4b8b      	ldr	r3, [pc, #556]	; (8001568 <softfilterWBW+0x368>)
 800133c:	4413      	add	r3, r2
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	687a      	ldr	r2, [r7, #4]
 8001342:	4413      	add	r3, r2
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4613      	mov	r3, r2
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	4413      	add	r3, r2
 800134c:	009b      	lsls	r3, r3, #2
					+ pre[i - 3] * 13  + pre[i - 2] * 14  + pre[i - 1] * 15
 800134e:	4403      	add	r3, r0
 8001350:	4419      	add	r1, r3
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001358:	4413      	add	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	4413      	add	r3, r2
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	4613      	mov	r3, r2
 8001364:	011b      	lsls	r3, r3, #4
 8001366:	1a98      	subs	r0, r3, r2
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	4b80      	ldr	r3, [pc, #512]	; (800156c <softfilterWBW+0x36c>)
 800136c:	4413      	add	r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	4413      	add	r3, r2
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	4613      	mov	r3, r2
 8001378:	00db      	lsls	r3, r3, #3
 800137a:	1a9b      	subs	r3, r3, r2
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	4403      	add	r3, r0
 8001380:	18ca      	adds	r2, r1, r3
					+ pre[i + 15] * 1  + pre[i + 14] * 2  + pre[i + 13] * 3
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	330f      	adds	r3, #15
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	6879      	ldr	r1, [r7, #4]
 800138a:	440b      	add	r3, r1
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	18d1      	adds	r1, r2, r3
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	330d      	adds	r3, #13
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	4413      	add	r3, r2
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	4613      	mov	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	441a      	add	r2, r3
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	330e      	adds	r3, #14
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	4403      	add	r3, r0
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4413      	add	r3, r2
 80013b2:	4419      	add	r1, r3
					+ pre[i + 12] * 4  + pre[i + 11] * 5  + pre[i + 10] * 6
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	330b      	adds	r3, #11
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	4613      	mov	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	441a      	add	r2, r3
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	330c      	adds	r3, #12
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	4403      	add	r3, r0
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	4413      	add	r3, r2
 80013d6:	4419      	add	r1, r3
					+ pre[i + 9] * 7  + pre[i + 8] * 8  + pre[i + 7] * 9
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	3309      	adds	r3, #9
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	4413      	add	r3, r2
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4613      	mov	r3, r2
 80013e6:	00db      	lsls	r3, r3, #3
 80013e8:	1a98      	subs	r0, r3, r2
					+ pre[i + 12] * 4  + pre[i + 11] * 5  + pre[i + 10] * 6
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	330a      	adds	r3, #10
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	4413      	add	r3, r2
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	4613      	mov	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4413      	add	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
					+ pre[i + 9] * 7  + pre[i + 8] * 8  + pre[i + 7] * 9
 80013fe:	4403      	add	r3, r0
 8001400:	4419      	add	r1, r3
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	3307      	adds	r3, #7
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	4413      	add	r3, r2
 800140c:	681a      	ldr	r2, [r3, #0]
 800140e:	4613      	mov	r3, r2
 8001410:	00db      	lsls	r3, r3, #3
 8001412:	441a      	add	r2, r3
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	3308      	adds	r3, #8
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	4403      	add	r3, r0
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	4413      	add	r3, r2
 8001424:	4419      	add	r1, r3
					+ pre[i + 6] * 10  + pre[i + 5] * 11  + pre[i + 4] * 12
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	3305      	adds	r3, #5
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	4413      	add	r3, r2
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	4613      	mov	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	1898      	adds	r0, r3, r2
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	3306      	adds	r3, #6
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4613      	mov	r3, r2
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	4413      	add	r3, r2
 800144e:	005b      	lsls	r3, r3, #1
 8001450:	4403      	add	r3, r0
 8001452:	4419      	add	r1, r3
					+ pre[i + 3] * 13  + pre[i + 2] * 14  + pre[i + 1] * 15
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	3303      	adds	r3, #3
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	4613      	mov	r3, r2
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	4413      	add	r3, r2
 8001466:	009b      	lsls	r3, r3, #2
 8001468:	1898      	adds	r0, r3, r2
					+ pre[i + 6] * 10  + pre[i + 5] * 11  + pre[i + 4] * 12
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	3304      	adds	r3, #4
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	687a      	ldr	r2, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4613      	mov	r3, r2
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	4413      	add	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
					+ pre[i + 3] * 13  + pre[i + 2] * 14  + pre[i + 1] * 15
 800147e:	4403      	add	r3, r0
 8001480:	4419      	add	r1, r3
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	3301      	adds	r3, #1
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	4413      	add	r3, r2
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	4613      	mov	r3, r2
 8001490:	011b      	lsls	r3, r3, #4
 8001492:	1a98      	subs	r0, r3, r2
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	3302      	adds	r3, #2
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	4413      	add	r3, r2
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	4613      	mov	r3, r2
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	1a9b      	subs	r3, r3, r2
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	4403      	add	r3, r0
 80014aa:	18ca      	adds	r2, r1, r3
					+ pre[i] * 16  );
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	440b      	add	r3, r1
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	011b      	lsls	r3, r3, #4
 80014b8:	4413      	add	r3, r2
			val1 = (pre[i - 15] * 1  + pre[i - 14] * 2  + pre[i - 13] * 3
 80014ba:	ee07 3a90 	vmov	s15, r3
 80014be:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80014c2:	ed87 7b02 	vstr	d7, [r7, #8]

			if( val1 > 4294967295.0)
 80014c6:	ed97 7b02 	vldr	d7, [r7, #8]
 80014ca:	ed9f 6b15 	vldr	d6, [pc, #84]	; 8001520 <softfilterWBW+0x320>
 80014ce:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	dd10      	ble.n	80014fa <softfilterWBW+0x2fa>
			{
				val1 = 4294967295/256.0;
 80014d8:	a313      	add	r3, pc, #76	; (adr r3, 8001528 <softfilterWBW+0x328>)
 80014da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014de:	e9c7 2302 	strd	r2, r3, [r7, #8]
				post[i] = val1;
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	4413      	add	r3, r2
 80014ea:	ed97 7b02 	vldr	d7, [r7, #8]
 80014ee:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80014f2:	ee17 2a90 	vmov	r2, s15
 80014f6:	601a      	str	r2, [r3, #0]
			if( val1 > 4294967295.0)
 80014f8:	e040      	b.n	800157c <softfilterWBW+0x37c>
			} else {
				post[i] = val1 / 256;
 80014fa:	ed97 6b02 	vldr	d6, [r7, #8]
 80014fe:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 8001530 <softfilterWBW+0x330>
 8001502:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	683a      	ldr	r2, [r7, #0]
 800150c:	4413      	add	r3, r2
 800150e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001512:	ee17 2a90 	vmov	r2, s15
 8001516:	601a      	str	r2, [r3, #0]
			if( val1 > 4294967295.0)
 8001518:	e030      	b.n	800157c <softfilterWBW+0x37c>
 800151a:	bf00      	nop
 800151c:	f3af 8000 	nop.w
 8001520:	ffe00000 	.word	0xffe00000
 8001524:	41efffff 	.word	0x41efffff
 8001528:	ffe00000 	.word	0xffe00000
 800152c:	416fffff 	.word	0x416fffff
 8001530:	00000000 	.word	0x00000000
 8001534:	40700000 	.word	0x40700000
 8001538:	3ffffff1 	.word	0x3ffffff1
 800153c:	3ffffff3 	.word	0x3ffffff3
 8001540:	3ffffff2 	.word	0x3ffffff2
 8001544:	3ffffff5 	.word	0x3ffffff5
 8001548:	3ffffff4 	.word	0x3ffffff4
 800154c:	3ffffff7 	.word	0x3ffffff7
 8001550:	3ffffff6 	.word	0x3ffffff6
 8001554:	3ffffff9 	.word	0x3ffffff9
 8001558:	3ffffff8 	.word	0x3ffffff8
 800155c:	3ffffffb 	.word	0x3ffffffb
 8001560:	3ffffffa 	.word	0x3ffffffa
 8001564:	3ffffffd 	.word	0x3ffffffd
 8001568:	3ffffffc 	.word	0x3ffffffc
 800156c:	3ffffffe 	.word	0x3ffffffe

			//post[i] = pre[i];


		} else {
			post[i] = 0;
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	683a      	ldr	r2, [r7, #0]
 8001576:	4413      	add	r3, r2
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < MAXINDX; i++) {
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	3301      	adds	r3, #1
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001588:	4293      	cmp	r3, r2
 800158a:	f77f ae4c 	ble.w	8001226 <softfilterWBW+0x26>
	   post[i] = 0;
	   }

   	   } */

}
 800158e:	bf00      	nop
 8001590:	bf00      	nop
 8001592:	371c      	adds	r7, #28
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <softfilterNBW>:

void softfilterNBW(uint32_t *pre, uint32_t *post) {
 800159c:	b480      	push	{r7}
 800159e:	b085      	sub	sp, #20
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
	int i = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < MAXINDX; i++) {
 80015aa:	2300      	movs	r3, #0
 80015ac:	60fb      	str	r3, [r7, #12]
 80015ae:	e370      	b.n	8001c92 <softfilterNBW+0x6f6>
		if (i > 3 && MAXINDX - 4 > i) {
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2b03      	cmp	r3, #3
 80015b4:	f340 80c2 	ble.w	800173c <softfilterNBW+0x1a0>
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f5b3 6f1c 	cmp.w	r3, #2496	; 0x9c0
 80015be:	f280 80bd 	bge.w	800173c <softfilterNBW+0x1a0>

			if( (pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 80015c2:	68fa      	ldr	r2, [r7, #12]
 80015c4:	4b8c      	ldr	r3, [pc, #560]	; (80017f8 <softfilterNBW+0x25c>)
 80015c6:	4413      	add	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	4413      	add	r3, r2
 80015ce:	6819      	ldr	r1, [r3, #0]
 80015d0:	68fa      	ldr	r2, [r7, #12]
 80015d2:	4b8a      	ldr	r3, [pc, #552]	; (80017fc <softfilterNBW+0x260>)
 80015d4:	4413      	add	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	4413      	add	r3, r2
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	441a      	add	r2, r3
 80015e4:	68f8      	ldr	r0, [r7, #12]
 80015e6:	4b86      	ldr	r3, [pc, #536]	; (8001800 <softfilterNBW+0x264>)
 80015e8:	4403      	add	r3, r0
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	4403      	add	r3, r0
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	4419      	add	r1, r3
						+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	4413      	add	r3, r2
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	441a      	add	r2, r3
 8001608:	68f8      	ldr	r0, [r7, #12]
 800160a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800160e:	4403      	add	r3, r0
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	4403      	add	r3, r0
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	4413      	add	r3, r2
 800161c:	4419      	add	r1, r3
						+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1) >= 4294967290)
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	3302      	adds	r3, #2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	687a      	ldr	r2, [r7, #4]
 8001626:	4413      	add	r3, r2
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	4613      	mov	r3, r2
 800162c:	005b      	lsls	r3, r3, #1
 800162e:	441a      	add	r2, r3
						+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	3301      	adds	r3, #1
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	4403      	add	r3, r0
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	009b      	lsls	r3, r3, #2
						+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1) >= 4294967290)
 800163e:	4413      	add	r3, r2
 8001640:	18ca      	adds	r2, r1, r3
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	3303      	adds	r3, #3
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	440b      	add	r3, r1
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	441a      	add	r2, r3
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	3304      	adds	r3, #4
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	6879      	ldr	r1, [r7, #4]
 800165a:	440b      	add	r3, r1
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4413      	add	r3, r2
			if( (pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001660:	f113 0f07 	cmn.w	r3, #7
 8001664:	d907      	bls.n	8001676 <softfilterNBW+0xda>
			{
				post[i] = 4294967295;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	4413      	add	r3, r2
 800166e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	e053      	b.n	800171e <softfilterNBW+0x182>
			} else {

				post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	4b5f      	ldr	r3, [pc, #380]	; (80017f8 <softfilterNBW+0x25c>)
 800167a:	4413      	add	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	6819      	ldr	r1, [r3, #0]
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	4b5d      	ldr	r3, [pc, #372]	; (80017fc <softfilterNBW+0x260>)
 8001688:	4413      	add	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	687a      	ldr	r2, [r7, #4]
 800168e:	4413      	add	r3, r2
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	441a      	add	r2, r3
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	4b59      	ldr	r3, [pc, #356]	; (8001800 <softfilterNBW+0x264>)
 800169c:	4403      	add	r3, r0
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	4403      	add	r3, r0
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	4413      	add	r3, r2
 80016aa:	4419      	add	r1, r3
					+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	4413      	add	r3, r2
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	4613      	mov	r3, r2
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	441a      	add	r2, r3
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80016c2:	4403      	add	r3, r0
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	4403      	add	r3, r0
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	4419      	add	r1, r3
					+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	3302      	adds	r3, #2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	4413      	add	r3, r2
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	4613      	mov	r3, r2
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	441a      	add	r2, r3
					+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	3301      	adds	r3, #1
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	4403      	add	r3, r0
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	009b      	lsls	r3, r3, #2
					+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 80016f2:	4413      	add	r3, r2
 80016f4:	18ca      	adds	r2, r1, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	3303      	adds	r3, #3
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	6879      	ldr	r1, [r7, #4]
 80016fe:	440b      	add	r3, r1
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	18d1      	adds	r1, r2, r3
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	3304      	adds	r3, #4
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	681a      	ldr	r2, [r3, #0]
				post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	6838      	ldr	r0, [r7, #0]
 8001718:	4403      	add	r3, r0
					+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 800171a:	440a      	add	r2, r1
				post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 800171c:	601a      	str	r2, [r3, #0]
			}
			post[i] = post[i] / 25;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	4413      	add	r3, r2
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	6839      	ldr	r1, [r7, #0]
 800172e:	440b      	add	r3, r1
 8001730:	4934      	ldr	r1, [pc, #208]	; (8001804 <softfilterNBW+0x268>)
 8001732:	fba1 1202 	umull	r1, r2, r1, r2
 8001736:	08d2      	lsrs	r2, r2, #3
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	e2a7      	b.n	8001c8c <softfilterNBW+0x6f0>
		} else if (i == 3) {
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	2b03      	cmp	r3, #3
 8001740:	d164      	bne.n	800180c <softfilterNBW+0x270>
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 8001742:	68fa      	ldr	r2, [r7, #12]
 8001744:	4b2e      	ldr	r3, [pc, #184]	; (8001800 <softfilterNBW+0x264>)
 8001746:	4413      	add	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	0059      	lsls	r1, r3, #1
 8001752:	68fa      	ldr	r2, [r7, #12]
 8001754:	4b29      	ldr	r3, [pc, #164]	; (80017fc <softfilterNBW+0x260>)
 8001756:	4413      	add	r3, r2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	4413      	add	r3, r2
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4613      	mov	r3, r2
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	4413      	add	r3, r2
 8001766:	4419      	add	r1, r3
				+ pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	441a      	add	r2, r3
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 8001778:	68f8      	ldr	r0, [r7, #12]
 800177a:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800177e:	4403      	add	r3, r0
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	4403      	add	r3, r0
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	009b      	lsls	r3, r3, #2
				+ pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 800178a:	4413      	add	r3, r2
 800178c:	4419      	add	r1, r3
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	3302      	adds	r3, #2
 8001792:	009b      	lsls	r3, r3, #2
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	4413      	add	r3, r2
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	4613      	mov	r3, r2
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	441a      	add	r2, r3
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	3301      	adds	r3, #1
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	4403      	add	r3, r0
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	18ca      	adds	r2, r1, r3
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	3303      	adds	r3, #3
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	440b      	add	r3, r1
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	18d1      	adds	r1, r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	3304      	adds	r3, #4
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	4413      	add	r3, r2
 80017cc:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	6838      	ldr	r0, [r7, #0]
 80017d4:	4403      	add	r3, r0
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 80017d6:	440a      	add	r2, r1
			post[i] = pre[i - 3] * 2 + pre[i - 2] * 3 + pre[i - 1] * 4
 80017d8:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 24;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	683a      	ldr	r2, [r7, #0]
 80017e0:	4413      	add	r3, r2
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	6839      	ldr	r1, [r7, #0]
 80017ea:	440b      	add	r3, r1
 80017ec:	4906      	ldr	r1, [pc, #24]	; (8001808 <softfilterNBW+0x26c>)
 80017ee:	fba1 1202 	umull	r1, r2, r1, r2
 80017f2:	0912      	lsrs	r2, r2, #4
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	e249      	b.n	8001c8c <softfilterNBW+0x6f0>
 80017f8:	3ffffffc 	.word	0x3ffffffc
 80017fc:	3ffffffe 	.word	0x3ffffffe
 8001800:	3ffffffd 	.word	0x3ffffffd
 8001804:	51eb851f 	.word	0x51eb851f
 8001808:	aaaaaaab 	.word	0xaaaaaaab

		} else if (i == 2) {
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2b02      	cmp	r3, #2
 8001810:	d151      	bne.n	80018b6 <softfilterNBW+0x31a>
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	4b92      	ldr	r3, [pc, #584]	; (8001a60 <softfilterNBW+0x4c4>)
 8001816:	4413      	add	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	4413      	add	r3, r2
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4613      	mov	r3, r2
 8001822:	005b      	lsls	r3, r3, #1
 8001824:	441a      	add	r2, r3
 8001826:	68f9      	ldr	r1, [r7, #12]
 8001828:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800182c:	440b      	add	r3, r1
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	440b      	add	r3, r1
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	18d1      	adds	r1, r2, r3
				+ pre[i + 1] * 4 + pre[i + 2] * 3 + pre[i + 3] * 2
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	3301      	adds	r3, #1
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	4413      	add	r3, r2
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	0098      	lsls	r0, r3, #2
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	4413      	add	r3, r2
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
				+ pre[i + 1] * 4 + pre[i + 2] * 3 + pre[i + 3] * 2
 8001858:	4403      	add	r3, r0
 800185a:	4419      	add	r1, r3
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	3303      	adds	r3, #3
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	0058      	lsls	r0, r3, #1
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	3302      	adds	r3, #2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	4413      	add	r3, r2
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4613      	mov	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	4413      	add	r3, r2
 800187c:	4403      	add	r3, r0
 800187e:	4419      	add	r1, r3
				+ pre[i + 4] * 1;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	3304      	adds	r3, #4
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	6838      	ldr	r0, [r7, #0]
 8001892:	4403      	add	r3, r0
				+ pre[i + 4] * 1;
 8001894:	440a      	add	r2, r1
			post[i] = pre[i - 2] * 3 + pre[i - 1] * 4 + pre[i] * 5
 8001896:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 22;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	4413      	add	r3, r2
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	6839      	ldr	r1, [r7, #0]
 80018a8:	440b      	add	r3, r1
 80018aa:	496e      	ldr	r1, [pc, #440]	; (8001a64 <softfilterNBW+0x4c8>)
 80018ac:	fba1 1202 	umull	r1, r2, r1, r2
 80018b0:	0912      	lsrs	r2, r2, #4
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	e1ea      	b.n	8001c8c <softfilterNBW+0x6f0>
		} else if (i == 1) {
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d149      	bne.n	8001950 <softfilterNBW+0x3b4>
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 80018bc:	68fa      	ldr	r2, [r7, #12]
 80018be:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80018c2:	4413      	add	r3, r2
 80018c4:	009b      	lsls	r3, r3, #2
 80018c6:	687a      	ldr	r2, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	0099      	lsls	r1, r3, #2
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4613      	mov	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	4419      	add	r1, r3
				+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	3302      	adds	r3, #2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	4413      	add	r3, r2
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	4613      	mov	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	441a      	add	r2, r3
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	3301      	adds	r3, #1
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	4403      	add	r3, r0
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	009b      	lsls	r3, r3, #2
				+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 8001900:	4413      	add	r3, r2
 8001902:	18ca      	adds	r2, r1, r3
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	3303      	adds	r3, #3
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	6879      	ldr	r1, [r7, #4]
 800190c:	440b      	add	r3, r1
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	18d1      	adds	r1, r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	3304      	adds	r3, #4
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	4413      	add	r3, r2
 800191e:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	6838      	ldr	r0, [r7, #0]
 8001926:	4403      	add	r3, r0
				+ pre[i + 2] * 3 + pre[i + 3] * 2 + pre[i + 4] * 1;
 8001928:	440a      	add	r2, r1
			post[i] = pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 800192a:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 19;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	683a      	ldr	r2, [r7, #0]
 8001932:	4413      	add	r3, r2
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	6839      	ldr	r1, [r7, #0]
 800193c:	4419      	add	r1, r3
 800193e:	4b4a      	ldr	r3, [pc, #296]	; (8001a68 <softfilterNBW+0x4cc>)
 8001940:	fba3 0302 	umull	r0, r3, r3, r2
 8001944:	1ad2      	subs	r2, r2, r3
 8001946:	0852      	lsrs	r2, r2, #1
 8001948:	4413      	add	r3, r2
 800194a:	091b      	lsrs	r3, r3, #4
 800194c:	600b      	str	r3, [r1, #0]
 800194e:	e19d      	b.n	8001c8c <softfilterNBW+0x6f0>
		} else if (i == 0) {
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d13c      	bne.n	80019d0 <softfilterNBW+0x434>
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	441a      	add	r2, r3
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	3301      	adds	r3, #1
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	6879      	ldr	r1, [r7, #4]
 800196e:	440b      	add	r3, r1
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	18d1      	adds	r1, r2, r3
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	3303      	adds	r3, #3
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	4413      	add	r3, r2
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	0058      	lsls	r0, r3, #1
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	3302      	adds	r3, #2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	4413      	add	r3, r2
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	4613      	mov	r3, r2
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	4413      	add	r3, r2
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 8001996:	4403      	add	r3, r0
 8001998:	4419      	add	r1, r3
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	3304      	adds	r3, #4
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	681a      	ldr	r2, [r3, #0]
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	6838      	ldr	r0, [r7, #0]
 80019ac:	4403      	add	r3, r0
				+ pre[i + 3] * 2 + pre[i + 4] * 1;
 80019ae:	440a      	add	r2, r1
			post[i] = pre[i] * 5 + pre[i + 1] * 4 + pre[i + 2] * 3
 80019b0:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 15;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	4413      	add	r3, r2
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	6839      	ldr	r1, [r7, #0]
 80019c2:	440b      	add	r3, r1
 80019c4:	4929      	ldr	r1, [pc, #164]	; (8001a6c <softfilterNBW+0x4d0>)
 80019c6:	fba1 1202 	umull	r1, r2, r1, r2
 80019ca:	08d2      	lsrs	r2, r2, #3
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	e15d      	b.n	8001c8c <softfilterNBW+0x6f0>
		} else if (i == MAXINDX - 1) {
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d14e      	bne.n	8001a78 <softfilterNBW+0x4dc>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	4b24      	ldr	r3, [pc, #144]	; (8001a70 <softfilterNBW+0x4d4>)
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	6819      	ldr	r1, [r3, #0]
 80019e8:	68fa      	ldr	r2, [r7, #12]
 80019ea:	4b1d      	ldr	r3, [pc, #116]	; (8001a60 <softfilterNBW+0x4c4>)
 80019ec:	4413      	add	r3, r2
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	4613      	mov	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	441a      	add	r2, r3
 80019fc:	68f8      	ldr	r0, [r7, #12]
 80019fe:	4b1d      	ldr	r3, [pc, #116]	; (8001a74 <softfilterNBW+0x4d8>)
 8001a00:	4403      	add	r3, r0
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	4403      	add	r3, r0
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	4413      	add	r3, r2
 8001a0e:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	681a      	ldr	r2, [r3, #0]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	441a      	add	r2, r3
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001a26:	4403      	add	r3, r0
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	4403      	add	r3, r0
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	441a      	add	r2, r3
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	6838      	ldr	r0, [r7, #0]
 8001a3a:	4403      	add	r3, r0
				+ pre[i - 1] * 4 + pre[i] * 5;
 8001a3c:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001a3e:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 15;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	4413      	add	r3, r2
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	6839      	ldr	r1, [r7, #0]
 8001a50:	440b      	add	r3, r1
 8001a52:	4906      	ldr	r1, [pc, #24]	; (8001a6c <softfilterNBW+0x4d0>)
 8001a54:	fba1 1202 	umull	r1, r2, r1, r2
 8001a58:	08d2      	lsrs	r2, r2, #3
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	e116      	b.n	8001c8c <softfilterNBW+0x6f0>
 8001a5e:	bf00      	nop
 8001a60:	3ffffffe 	.word	0x3ffffffe
 8001a64:	ba2e8ba3 	.word	0xba2e8ba3
 8001a68:	af286bcb 	.word	0xaf286bcb
 8001a6c:	88888889 	.word	0x88888889
 8001a70:	3ffffffc 	.word	0x3ffffffc
 8001a74:	3ffffffd 	.word	0x3ffffffd
		} else if (i == MAXINDX - 2) {
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f640 12c2 	movw	r2, #2498	; 0x9c2
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d14c      	bne.n	8001b1c <softfilterNBW+0x580>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	4b89      	ldr	r3, [pc, #548]	; (8001cac <softfilterNBW+0x710>)
 8001a86:	4413      	add	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	6819      	ldr	r1, [r3, #0]
 8001a90:	68fa      	ldr	r2, [r7, #12]
 8001a92:	4b87      	ldr	r3, [pc, #540]	; (8001cb0 <softfilterNBW+0x714>)
 8001a94:	4413      	add	r3, r2
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	687a      	ldr	r2, [r7, #4]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	441a      	add	r2, r3
 8001aa4:	68f8      	ldr	r0, [r7, #12]
 8001aa6:	4b83      	ldr	r3, [pc, #524]	; (8001cb4 <softfilterNBW+0x718>)
 8001aa8:	4403      	add	r3, r0
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	4403      	add	r3, r0
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	4413      	add	r3, r2
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	441a      	add	r2, r3
 8001ac8:	68f8      	ldr	r0, [r7, #12]
 8001aca:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001ace:	4403      	add	r3, r0
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	4403      	add	r3, r0
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	4413      	add	r3, r2
 8001adc:	4419      	add	r1, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	009a      	lsls	r2, r3, #2
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	6838      	ldr	r0, [r7, #0]
 8001af2:	4403      	add	r3, r0
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4;
 8001af4:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001af6:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 19;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	683a      	ldr	r2, [r7, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	6839      	ldr	r1, [r7, #0]
 8001b08:	4419      	add	r1, r3
 8001b0a:	4b6b      	ldr	r3, [pc, #428]	; (8001cb8 <softfilterNBW+0x71c>)
 8001b0c:	fba3 0302 	umull	r0, r3, r3, r2
 8001b10:	1ad2      	subs	r2, r2, r3
 8001b12:	0852      	lsrs	r2, r2, #1
 8001b14:	4413      	add	r3, r2
 8001b16:	091b      	lsrs	r3, r3, #4
 8001b18:	600b      	str	r3, [r1, #0]
 8001b1a:	e0b7      	b.n	8001c8c <softfilterNBW+0x6f0>

		} else if (i == MAXINDX - 3) {
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f640 12c1 	movw	r2, #2497	; 0x9c1
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d153      	bne.n	8001bce <softfilterNBW+0x632>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	4b60      	ldr	r3, [pc, #384]	; (8001cac <softfilterNBW+0x710>)
 8001b2a:	4413      	add	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	4413      	add	r3, r2
 8001b32:	6819      	ldr	r1, [r3, #0]
 8001b34:	68fa      	ldr	r2, [r7, #12]
 8001b36:	4b5e      	ldr	r3, [pc, #376]	; (8001cb0 <softfilterNBW+0x714>)
 8001b38:	4413      	add	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	4413      	add	r3, r2
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	4613      	mov	r3, r2
 8001b44:	005b      	lsls	r3, r3, #1
 8001b46:	441a      	add	r2, r3
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	4b5a      	ldr	r3, [pc, #360]	; (8001cb4 <softfilterNBW+0x718>)
 8001b4c:	4403      	add	r3, r0
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	4403      	add	r3, r0
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	005b      	lsls	r3, r3, #1
 8001b58:	4413      	add	r3, r2
 8001b5a:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	4413      	add	r3, r2
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	4613      	mov	r3, r2
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	441a      	add	r2, r3
 8001b6c:	68f8      	ldr	r0, [r7, #12]
 8001b6e:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001b72:	4403      	add	r3, r0
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	4403      	add	r3, r0
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	4419      	add	r1, r3
				+ pre[i + 2] * 3;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	3302      	adds	r3, #2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	441a      	add	r2, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	3301      	adds	r3, #1
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	4403      	add	r3, r0
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	009b      	lsls	r3, r3, #2
				+ pre[i + 2] * 3;
 8001ba2:	441a      	add	r2, r3
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	6838      	ldr	r0, [r7, #0]
 8001baa:	4403      	add	r3, r0
				+ pre[i + 2] * 3;
 8001bac:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001bae:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 22;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	6839      	ldr	r1, [r7, #0]
 8001bc0:	440b      	add	r3, r1
 8001bc2:	493e      	ldr	r1, [pc, #248]	; (8001cbc <softfilterNBW+0x720>)
 8001bc4:	fba1 1202 	umull	r1, r2, r1, r2
 8001bc8:	0912      	lsrs	r2, r2, #4
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	e05e      	b.n	8001c8c <softfilterNBW+0x6f0>
		} else if (i == MAXINDX - 4) {
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	f5b3 6f1c 	cmp.w	r3, #2496	; 0x9c0
 8001bd4:	d15a      	bne.n	8001c8c <softfilterNBW+0x6f0>
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	4b34      	ldr	r3, [pc, #208]	; (8001cac <softfilterNBW+0x710>)
 8001bda:	4413      	add	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	4413      	add	r3, r2
 8001be2:	6819      	ldr	r1, [r3, #0]
 8001be4:	68fa      	ldr	r2, [r7, #12]
 8001be6:	4b32      	ldr	r3, [pc, #200]	; (8001cb0 <softfilterNBW+0x714>)
 8001be8:	4413      	add	r3, r2
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	4413      	add	r3, r2
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	441a      	add	r2, r3
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	4b2e      	ldr	r3, [pc, #184]	; (8001cb4 <softfilterNBW+0x718>)
 8001bfc:	4403      	add	r3, r0
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	4403      	add	r3, r0
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	4419      	add	r1, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	4413      	add	r3, r2
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	4613      	mov	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	441a      	add	r2, r3
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8001c22:	4403      	add	r3, r0
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	4403      	add	r3, r0
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	4419      	add	r1, r3
				+ pre[i + 2] * 3 + pre[i + 3] * 2;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	3302      	adds	r3, #2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	005b      	lsls	r3, r3, #1
 8001c42:	441a      	add	r2, r3
				+ pre[i - 1] * 4 + pre[i] * 5 + pre[i + 1] * 4
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	3301      	adds	r3, #1
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	4403      	add	r3, r0
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	009b      	lsls	r3, r3, #2
				+ pre[i + 2] * 3 + pre[i + 3] * 2;
 8001c52:	4413      	add	r3, r2
 8001c54:	4419      	add	r1, r3
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	3303      	adds	r3, #3
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	687a      	ldr	r2, [r7, #4]
 8001c5e:	4413      	add	r3, r2
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	005a      	lsls	r2, r3, #1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	6838      	ldr	r0, [r7, #0]
 8001c6a:	4403      	add	r3, r0
				+ pre[i + 2] * 3 + pre[i + 3] * 2;
 8001c6c:	440a      	add	r2, r1
			post[i] = pre[i - 4] * 1 + pre[i - 3] * 2 + pre[i - 2] * 3
 8001c6e:	601a      	str	r2, [r3, #0]
			post[i] = post[i] / 24;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	6839      	ldr	r1, [r7, #0]
 8001c80:	440b      	add	r3, r1
 8001c82:	490f      	ldr	r1, [pc, #60]	; (8001cc0 <softfilterNBW+0x724>)
 8001c84:	fba1 1202 	umull	r1, r2, r1, r2
 8001c88:	0912      	lsrs	r2, r2, #4
 8001c8a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < MAXINDX; i++) {
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	f77f ac89 	ble.w	80015b0 <softfilterNBW+0x14>
		}

	}

}
 8001c9e:	bf00      	nop
 8001ca0:	bf00      	nop
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr
 8001cac:	3ffffffc 	.word	0x3ffffffc
 8001cb0:	3ffffffe 	.word	0x3ffffffe
 8001cb4:	3ffffffd 	.word	0x3ffffffd
 8001cb8:	af286bcb 	.word	0xaf286bcb
 8001cbc:	ba2e8ba3 	.word	0xba2e8ba3
 8001cc0:	aaaaaaab 	.word	0xaaaaaaab
 8001cc4:	00000000 	.word	0x00000000

08001cc8 <hexatofloat>:

// char val[] size is 3; 0x000000, fracdigit 0 or 2
float hexatofloat(char *val, int fractdigit) {
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
	float k;
	if (fractdigit == 2) {
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d14c      	bne.n	8001d72 <hexatofloat+0xaa>
		k = (val[0] >> 4 & 0x0F) * 1000 + (val[0] & 0x0F) * 100
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	091b      	lsrs	r3, r3, #4
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	f003 030f 	and.w	r3, r3, #15
 8001ce4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ce8:	fb02 f203 	mul.w	r2, r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	f003 030f 	and.w	r3, r3, #15
 8001cf4:	2164      	movs	r1, #100	; 0x64
 8001cf6:	fb01 f303 	mul.w	r3, r1, r3
 8001cfa:	18d1      	adds	r1, r2, r3
			+ (val[1] >> 4 & 0x0F) * 10 + (val[1] & 0x0F) * 1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	091b      	lsrs	r3, r3, #4
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	f003 020f 	and.w	r2, r3, #15
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	18ca      	adds	r2, r1, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3301      	adds	r3, #1
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	f003 030f 	and.w	r3, r3, #15
 8001d1e:	4413      	add	r3, r2
			+ (val[2] >> 4 & 0x0F) / 10.0 + (val[2] & 0x0F) / 100.0;
 8001d20:	ee07 3a90 	vmov	s15, r3
 8001d24:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3302      	adds	r3, #2
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	091b      	lsrs	r3, r3, #4
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	f003 030f 	and.w	r3, r3, #15
 8001d36:	ee07 3a90 	vmov	s15, r3
 8001d3a:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001d3e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8001d42:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001d46:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	f003 030f 	and.w	r3, r3, #15
 8001d54:	ee07 3a90 	vmov	s15, r3
 8001d58:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001d5c:	ed9f 4b32 	vldr	d4, [pc, #200]	; 8001e28 <hexatofloat+0x160>
 8001d60:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8001d64:	ee36 7b07 	vadd.f64	d7, d6, d7
		k = (val[0] >> 4 & 0x0F) * 1000 + (val[0] & 0x0F) * 100
 8001d68:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d6c:	edc7 7a03 	vstr	s15, [r7, #12]
 8001d70:	e04d      	b.n	8001e0e <hexatofloat+0x146>
	} else if (fractdigit == 0) {
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d14a      	bne.n	8001e0e <hexatofloat+0x146>
		k = (val[0] >> 4 & 0x0F) * 100000 + (val[0] & 0x0F) * 10000
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	091b      	lsrs	r3, r3, #4
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	f003 030f 	and.w	r3, r3, #15
 8001d84:	4a2a      	ldr	r2, [pc, #168]	; (8001e30 <hexatofloat+0x168>)
 8001d86:	fb02 f203 	mul.w	r2, r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	f003 030f 	and.w	r3, r3, #15
 8001d92:	f242 7110 	movw	r1, #10000	; 0x2710
 8001d96:	fb01 f303 	mul.w	r3, r1, r3
 8001d9a:	441a      	add	r2, r3
			+ (val[1] >> 4 & 0x0F) * 1000 + (val[1] & 0x0F) * 100
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	091b      	lsrs	r3, r3, #4
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	f003 030f 	and.w	r3, r3, #15
 8001daa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001dae:	fb01 f303 	mul.w	r3, r1, r3
 8001db2:	441a      	add	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	3301      	adds	r3, #1
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	f003 030f 	and.w	r3, r3, #15
 8001dbe:	2164      	movs	r1, #100	; 0x64
 8001dc0:	fb01 f303 	mul.w	r3, r1, r3
 8001dc4:	4413      	add	r3, r2
			+ (val[2] >> 4 & 0x0F) * 10.0 + (val[2] & 0x0F) * 1.0;
 8001dc6:	ee07 3a90 	vmov	s15, r3
 8001dca:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3302      	adds	r3, #2
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	091b      	lsrs	r3, r3, #4
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	f003 030f 	and.w	r3, r3, #15
 8001ddc:	ee07 3a90 	vmov	s15, r3
 8001de0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001de4:	eeb2 5b04 	vmov.f64	d5, #36	; 0x41200000  10.0
 8001de8:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001dec:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3302      	adds	r3, #2
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	ee07 3a90 	vmov	s15, r3
 8001dfe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001e02:	ee36 7b07 	vadd.f64	d7, d6, d7
		k = (val[0] >> 4 & 0x0F) * 100000 + (val[0] & 0x0F) * 10000
 8001e06:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001e0a:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return k;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	ee07 3a90 	vmov	s15, r3
}
 8001e14:	eeb0 0a67 	vmov.f32	s0, s15
 8001e18:	3714      	adds	r7, #20
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	f3af 8000 	nop.w
 8001e28:	00000000 	.word	0x00000000
 8001e2c:	40590000 	.word	0x40590000
 8001e30:	000186a0 	.word	0x000186a0

08001e34 <crc8>:

unsigned char crc8(unsigned char *data, unsigned char length) {
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	70fb      	strb	r3, [r7, #3]
	unsigned char count;
	unsigned int sum = 0;
 8001e40:	2300      	movs	r3, #0
 8001e42:	60bb      	str	r3, [r7, #8]

	for (count = 0; count < length; count++)
 8001e44:	2300      	movs	r3, #0
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	e00b      	b.n	8001e62 <crc8+0x2e>
		sum = (sum + data[count]) & 0xFF;
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	461a      	mov	r2, r3
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	4413      	add	r3, r2
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	60bb      	str	r3, [r7, #8]
	for (count = 0; count < length; count++)
 8001e5c:	7bfb      	ldrb	r3, [r7, #15]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	73fb      	strb	r3, [r7, #15]
 8001e62:	7bfa      	ldrb	r2, [r7, #15]
 8001e64:	78fb      	ldrb	r3, [r7, #3]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d3ef      	bcc.n	8001e4a <crc8+0x16>

	return sum;
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	b2db      	uxtb	r3, r3
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3714      	adds	r7, #20
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
	...

08001e7c <waitExecCtl>:
///// RS422 TX enable
#define TXENABLE_PORT GPIOA
#define TXENABLE_PIN GPIO_PIN_8

int waitExecCtl(int logicSel )
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
	int ctlChecker = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60bb      	str	r3, [r7, #8]
	int w=0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	60fb      	str	r3, [r7, #12]
	if( logicSel )
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d023      	beq.n	8001eda <waitExecCtl+0x5e>
	{
		w=0;
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
		while(!HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001e96:	e017      	b.n	8001ec8 <waitExecCtl+0x4c>
		{
			if( w > 60000 || (blockCtrl == NO_MEAS_BLOCK)) // for 60 secs
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	dc04      	bgt.n	8001eac <waitExecCtl+0x30>
 8001ea2:	4b23      	ldr	r3, [pc, #140]	; (8001f30 <waitExecCtl+0xb4>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b0a      	cmp	r3, #10
 8001eaa:	d103      	bne.n	8001eb4 <waitExecCtl+0x38>
			{
				// pause block
				ctlChecker = 0;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60bb      	str	r3, [r7, #8]
				return ctlChecker;
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	e038      	b.n	8001f26 <waitExecCtl+0xaa>
			}
			if(firstLoop)
 8001eb4:	4b1f      	ldr	r3, [pc, #124]	; (8001f34 <waitExecCtl+0xb8>)
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d002      	beq.n	8001ec2 <waitExecCtl+0x46>
			{
				DWT_Delay_us(1);
 8001ebc:	2001      	movs	r0, #1
 8001ebe:	f7fe fe47 	bl	8000b50 <DWT_Delay_us>
			}
			// iteration
			w++;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	60fb      	str	r3, [r7, #12]
		while(!HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001ec8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ecc:	481a      	ldr	r0, [pc, #104]	; (8001f38 <waitExecCtl+0xbc>)
 8001ece:	f009 f813 	bl	800aef8 <HAL_GPIO_ReadPin>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0df      	beq.n	8001e98 <waitExecCtl+0x1c>
 8001ed8:	e022      	b.n	8001f20 <waitExecCtl+0xa4>
		}
	} else {
		w=0;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
		while(HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001ede:	e017      	b.n	8001f10 <waitExecCtl+0x94>
		{
			if( w > 60000 || (blockCtrl == NO_MEAS_BLOCK)) // for 60 secs
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	dc04      	bgt.n	8001ef4 <waitExecCtl+0x78>
 8001eea:	4b11      	ldr	r3, [pc, #68]	; (8001f30 <waitExecCtl+0xb4>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b0a      	cmp	r3, #10
 8001ef2:	d103      	bne.n	8001efc <waitExecCtl+0x80>
			{
				// pause block
				ctlChecker = 0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60bb      	str	r3, [r7, #8]
				return ctlChecker;
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	e014      	b.n	8001f26 <waitExecCtl+0xaa>
			}
			if(firstLoop)
 8001efc:	4b0d      	ldr	r3, [pc, #52]	; (8001f34 <waitExecCtl+0xb8>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <waitExecCtl+0x8e>
			{
				DWT_Delay_us(1);
 8001f04:	2001      	movs	r0, #1
 8001f06:	f7fe fe23 	bl	8000b50 <DWT_Delay_us>
			}
			// iteration
			w++;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	60fb      	str	r3, [r7, #12]
		while(HAL_GPIO_ReadPin(CTLIN_PORT, CTLIN_PIN))
 8001f10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f14:	4808      	ldr	r0, [pc, #32]	; (8001f38 <waitExecCtl+0xbc>)
 8001f16:	f008 ffef 	bl	800aef8 <HAL_GPIO_ReadPin>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d1df      	bne.n	8001ee0 <waitExecCtl+0x64>
		}

	}

	ctlChecker = 1;
 8001f20:	2301      	movs	r3, #1
 8001f22:	60bb      	str	r3, [r7, #8]
	return ctlChecker;
 8001f24:	68bb      	ldr	r3, [r7, #8]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3710      	adds	r7, #16
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	24000146 	.word	0x24000146
 8001f34:	24000143 	.word	0x24000143
 8001f38:	58020c00 	.word	0x58020c00

08001f3c <setExecCtl>:
	}
}


void setExecCtl(int id, int onoff)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	6039      	str	r1, [r7, #0]
	if(id == 1)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d112      	bne.n	8001f72 <setExecCtl+0x36>
	{
		if(onoff == 1)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d105      	bne.n	8001f5e <setExecCtl+0x22>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_SET);
 8001f52:	2201      	movs	r2, #1
 8001f54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f58:	4822      	ldr	r0, [pc, #136]	; (8001fe4 <setExecCtl+0xa8>)
 8001f5a:	f008 ffe5 	bl	800af28 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d13a      	bne.n	8001fda <setExecCtl+0x9e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_RESET);
 8001f64:	2200      	movs	r2, #0
 8001f66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f6a:	481e      	ldr	r0, [pc, #120]	; (8001fe4 <setExecCtl+0xa8>)
 8001f6c:	f008 ffdc 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_RESET);
		}
	}

}
 8001f70:	e033      	b.n	8001fda <setExecCtl+0x9e>
	} else if( id == 2 )
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d112      	bne.n	8001f9e <setExecCtl+0x62>
		if(onoff == 1)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d105      	bne.n	8001f8a <setExecCtl+0x4e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_SET);
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f84:	4817      	ldr	r0, [pc, #92]	; (8001fe4 <setExecCtl+0xa8>)
 8001f86:	f008 ffcf 	bl	800af28 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d124      	bne.n	8001fda <setExecCtl+0x9e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_RESET);
 8001f90:	2200      	movs	r2, #0
 8001f92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f96:	4813      	ldr	r0, [pc, #76]	; (8001fe4 <setExecCtl+0xa8>)
 8001f98:	f008 ffc6 	bl	800af28 <HAL_GPIO_WritePin>
}
 8001f9c:	e01d      	b.n	8001fda <setExecCtl+0x9e>
		if(onoff == 1)
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	2b01      	cmp	r3, #1
 8001fa2:	d10b      	bne.n	8001fbc <setExecCtl+0x80>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_SET);
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001faa:	480e      	ldr	r0, [pc, #56]	; (8001fe4 <setExecCtl+0xa8>)
 8001fac:	f008 ffbc 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_SET);
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fb6:	480b      	ldr	r0, [pc, #44]	; (8001fe4 <setExecCtl+0xa8>)
 8001fb8:	f008 ffb6 	bl	800af28 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d10b      	bne.n	8001fda <setExecCtl+0x9e>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN1, GPIO_PIN_RESET);
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fc8:	4806      	ldr	r0, [pc, #24]	; (8001fe4 <setExecCtl+0xa8>)
 8001fca:	f008 ffad 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, CTL_PIN2, GPIO_PIN_RESET);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fd4:	4803      	ldr	r0, [pc, #12]	; (8001fe4 <setExecCtl+0xa8>)
 8001fd6:	f008 ffa7 	bl	800af28 <HAL_GPIO_WritePin>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	58020800 	.word	0x58020800

08001fe8 <rtsLock>:

void rtsLock(int id, int onoff) // 0 for unlock, 1 for lock
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
	if(id == 1)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d110      	bne.n	800201a <rtsLock+0x32>
	{
		if(onoff == 1)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d104      	bne.n	8002008 <rtsLock+0x20>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_RESET);
 8001ffe:	2200      	movs	r2, #0
 8002000:	2140      	movs	r1, #64	; 0x40
 8002002:	481f      	ldr	r0, [pc, #124]	; (8002080 <rtsLock+0x98>)
 8002004:	f008 ff90 	bl	800af28 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d133      	bne.n	8002076 <rtsLock+0x8e>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_SET);
 800200e:	2201      	movs	r2, #1
 8002010:	2140      	movs	r1, #64	; 0x40
 8002012:	481b      	ldr	r0, [pc, #108]	; (8002080 <rtsLock+0x98>)
 8002014:	f008 ff88 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN3, GPIO_PIN_SET);
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN4, GPIO_PIN_SET);
		}
	}
	*/
}
 8002018:	e02d      	b.n	8002076 <rtsLock+0x8e>
	} else if( id == 2 )
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2b02      	cmp	r3, #2
 800201e:	d110      	bne.n	8002042 <rtsLock+0x5a>
		if(onoff == 1)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d104      	bne.n	8002030 <rtsLock+0x48>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_RESET);
 8002026:	2200      	movs	r2, #0
 8002028:	2180      	movs	r1, #128	; 0x80
 800202a:	4815      	ldr	r0, [pc, #84]	; (8002080 <rtsLock+0x98>)
 800202c:	f008 ff7c 	bl	800af28 <HAL_GPIO_WritePin>
		if(onoff == 0)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d11f      	bne.n	8002076 <rtsLock+0x8e>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_SET);
 8002036:	2201      	movs	r2, #1
 8002038:	2180      	movs	r1, #128	; 0x80
 800203a:	4811      	ldr	r0, [pc, #68]	; (8002080 <rtsLock+0x98>)
 800203c:	f008 ff74 	bl	800af28 <HAL_GPIO_WritePin>
}
 8002040:	e019      	b.n	8002076 <rtsLock+0x8e>
		if(onoff == 1)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d109      	bne.n	800205c <rtsLock+0x74>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_RESET);
 8002048:	2200      	movs	r2, #0
 800204a:	2140      	movs	r1, #64	; 0x40
 800204c:	480c      	ldr	r0, [pc, #48]	; (8002080 <rtsLock+0x98>)
 800204e:	f008 ff6b 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_RESET);
 8002052:	2200      	movs	r2, #0
 8002054:	2180      	movs	r1, #128	; 0x80
 8002056:	480a      	ldr	r0, [pc, #40]	; (8002080 <rtsLock+0x98>)
 8002058:	f008 ff66 	bl	800af28 <HAL_GPIO_WritePin>
		if(onoff == 0)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d109      	bne.n	8002076 <rtsLock+0x8e>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_SET);
 8002062:	2201      	movs	r2, #1
 8002064:	2140      	movs	r1, #64	; 0x40
 8002066:	4806      	ldr	r0, [pc, #24]	; (8002080 <rtsLock+0x98>)
 8002068:	f008 ff5e 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_SET);
 800206c:	2201      	movs	r2, #1
 800206e:	2180      	movs	r1, #128	; 0x80
 8002070:	4803      	ldr	r0, [pc, #12]	; (8002080 <rtsLock+0x98>)
 8002072:	f008 ff59 	bl	800af28 <HAL_GPIO_WritePin>
}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	58020800 	.word	0x58020800

08002084 <nsdelay>:


//#include"stm32_eeprom_func.h"
void nsdelay(uint16_t delay) {
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800208e:	4b09      	ldr	r3, [pc, #36]	; (80020b4 <nsdelay+0x30>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2200      	movs	r2, #0
 8002094:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < delay)
 8002096:	bf00      	nop
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <nsdelay+0x30>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800209e:	88fb      	ldrh	r3, [r7, #6]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d3f9      	bcc.n	8002098 <nsdelay+0x14>
		;
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	240320d8 	.word	0x240320d8

080020b8 <std_rs485_rxGetId>:
}

#define IDLOC 0

U8 std_rs485_rxGetId(int i )
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
	///////////////////////////////////////////
	// ID check
	if(RxSize > IDLOC+i) {
 80020c0:	4b0a      	ldr	r3, [pc, #40]	; (80020ec <std_rs485_rxGetId+0x34>)
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	461a      	mov	r2, r3
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4293      	cmp	r3, r2
 80020ca:	da08      	bge.n	80020de <std_rs485_rxGetId+0x26>
		RxID = RxData[IDLOC+i];
 80020cc:	4a08      	ldr	r2, [pc, #32]	; (80020f0 <std_rs485_rxGetId+0x38>)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4413      	add	r3, r2
 80020d2:	781a      	ldrb	r2, [r3, #0]
 80020d4:	4b07      	ldr	r3, [pc, #28]	; (80020f4 <std_rs485_rxGetId+0x3c>)
 80020d6:	701a      	strb	r2, [r3, #0]
		return RxID;
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <std_rs485_rxGetId+0x3c>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	e000      	b.n	80020e0 <std_rs485_rxGetId+0x28>
	} else {
		return 0;
 80020de:	2300      	movs	r3, #0
	}
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	24000576 	.word	0x24000576
 80020f0:	24000374 	.word	0x24000374
 80020f4:	2400057d 	.word	0x2400057d

080020f8 <x68_rxCrcCheck8>:
}

/// for RS485 STANDARD CRC procedure //////////////////
#include"std_rs485_func.h"

U8 x68_rxCrcCheck8(U8 len, int idx) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	6039      	str	r1, [r7, #0]
 8002102:	71fb      	strb	r3, [r7, #7]
	U8 crcRslt = 0xFF;
 8002104:	23ff      	movs	r3, #255	; 0xff
 8002106:	73fb      	strb	r3, [r7, #15]

	crcRslt = crc8(RxData +idx+1, len-1);			//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, maxavgval);
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	3301      	adds	r3, #1
 800210c:	4a0c      	ldr	r2, [pc, #48]	; (8002140 <x68_rxCrcCheck8+0x48>)
 800210e:	441a      	add	r2, r3
 8002110:	79fb      	ldrb	r3, [r7, #7]
 8002112:	3b01      	subs	r3, #1
 8002114:	b2db      	uxtb	r3, r3
 8002116:	4619      	mov	r1, r3
 8002118:	4610      	mov	r0, r2
 800211a:	f7ff fe8b 	bl	8001e34 <crc8>
 800211e:	4603      	mov	r3, r0
 8002120:	73fb      	strb	r3, [r7, #15]
	//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, 65535);

	// if (crcRslt == RxData[RxSize - 2]) { // only for id#1
	if (crcRslt == RxData[idx+len]) {
 8002122:	79fa      	ldrb	r2, [r7, #7]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	4413      	add	r3, r2
 8002128:	4a05      	ldr	r2, [pc, #20]	; (8002140 <x68_rxCrcCheck8+0x48>)
 800212a:	5cd3      	ldrb	r3, [r2, r3]
 800212c:	7bfa      	ldrb	r2, [r7, #15]
 800212e:	429a      	cmp	r2, r3
 8002130:	d101      	bne.n	8002136 <x68_rxCrcCheck8+0x3e>
		return crcRslt;
 8002132:	7bfb      	ldrb	r3, [r7, #15]
 8002134:	e000      	b.n	8002138 <x68_rxCrcCheck8+0x40>
	} else
		return 0;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	24000374 	.word	0x24000374

08002144 <x68_txProcess>:

	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);

}

void x68_txProcess() {
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_RESET);
	DWT_Delay_us(100);*/

	// NAND gate check if all pin is HIGH ( unlock = idle )

	int txChecker = 0;
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
	if(myID > 0)
 800214e:	4b2a      	ldr	r3, [pc, #168]	; (80021f8 <x68_txProcess+0xb4>)
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d01f      	beq.n	8002196 <x68_txProcess+0x52>
	{
		do
		{
			txChecker = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	607b      	str	r3, [r7, #4]
			for(int i=0; 10000>i; i++)
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	e012      	b.n	8002186 <x68_txProcess+0x42>
			{
				DWT_Delay_us(1);
 8002160:	2001      	movs	r0, #1
 8002162:	f7fe fcf5 	bl	8000b50 <DWT_Delay_us>
				if(HAL_GPIO_ReadPin(RTSIN_PORT, RTSIN_PIN))
 8002166:	f44f 7100 	mov.w	r1, #512	; 0x200
 800216a:	4824      	ldr	r0, [pc, #144]	; (80021fc <x68_txProcess+0xb8>)
 800216c:	f008 fec4 	bl	800aef8 <HAL_GPIO_ReadPin>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <x68_txProcess+0x38>
				{
					txChecker = 1;
 8002176:	2301      	movs	r3, #1
 8002178:	607b      	str	r3, [r7, #4]
 800217a:	e001      	b.n	8002180 <x68_txProcess+0x3c>
				} else {
					txChecker = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	607b      	str	r3, [r7, #4]
			for(int i=0; 10000>i; i++)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	3301      	adds	r3, #1
 8002184:	603b      	str	r3, [r7, #0]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f242 720f 	movw	r2, #9999	; 0x270f
 800218c:	4293      	cmp	r3, r2
 800218e:	dde7      	ble.n	8002160 <x68_txProcess+0x1c>
				}
			}
		} while ( txChecker == 1 );
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d0df      	beq.n	8002156 <x68_txProcess+0x12>
	}
	*/



	if(myID > 0)
 8002196:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <x68_txProcess+0xb4>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d005      	beq.n	80021aa <x68_txProcess+0x66>
	{
		rtsLock(myID, 1); // lock for myID xfer
 800219e:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <x68_txProcess+0xb4>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	2101      	movs	r1, #1
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff ff1f 	bl	8001fe8 <rtsLock>
		//HAL_Delay(3);
	}

	HAL_GPIO_WritePin(TXENABLE_PORT, TXENABLE_PIN, GPIO_PIN_SET);
 80021aa:	2201      	movs	r2, #1
 80021ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021b0:	4812      	ldr	r0, [pc, #72]	; (80021fc <x68_txProcess+0xb8>)
 80021b2:	f008 feb9 	bl	800af28 <HAL_GPIO_WritePin>
	HAL_Delay(3);
 80021b6:	2003      	movs	r0, #3
 80021b8:	f002 ff38 	bl	800502c <HAL_Delay>
	//DWT_Delay_us(100);
	HAL_UART_Transmit(&huart1, (uint8_t *) (&TxData), TxLen + 1, 100);
 80021bc:	4b10      	ldr	r3, [pc, #64]	; (8002200 <x68_txProcess+0xbc>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	b29b      	uxth	r3, r3
 80021c2:	3301      	adds	r3, #1
 80021c4:	b29a      	uxth	r2, r3
 80021c6:	2364      	movs	r3, #100	; 0x64
 80021c8:	490e      	ldr	r1, [pc, #56]	; (8002204 <x68_txProcess+0xc0>)
 80021ca:	480f      	ldr	r0, [pc, #60]	; (8002208 <x68_txProcess+0xc4>)
 80021cc:	f00d fcf4 	bl	800fbb8 <HAL_UART_Transmit>

	HAL_GPIO_WritePin(TXENABLE_PORT, TXENABLE_PIN, GPIO_PIN_RESET);
 80021d0:	2200      	movs	r2, #0
 80021d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021d6:	4809      	ldr	r0, [pc, #36]	; (80021fc <x68_txProcess+0xb8>)
 80021d8:	f008 fea6 	bl	800af28 <HAL_GPIO_WritePin>

	if(myID > 0)
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <x68_txProcess+0xb4>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d005      	beq.n	80021f0 <x68_txProcess+0xac>
	{
		rtsLock(myID, 0); // unlock for other ID xfer
 80021e4:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <x68_txProcess+0xb4>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2100      	movs	r1, #0
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7ff fefc 	bl	8001fe8 <rtsLock>
	}

	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
	//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, maxavgval);
	//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, 65535);
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	24000348 	.word	0x24000348
 80021fc:	58020000 	.word	0x58020000
 8002200:	2400057c 	.word	0x2400057c
 8002204:	24000474 	.word	0x24000474
 8002208:	240321b8 	.word	0x240321b8

0800220c <x68_txFreq>:
//////////////////////////////////////////////////////////////////
// sending data format
// 0x68, 0xLN, 0xID, 0xFn(88),
// 0xCH 0xAABBCC

void x68_txFreq(U8 ch, float val) {
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af02      	add	r7, sp, #8
 8002212:	4603      	mov	r3, r0
 8002214:	ed87 0a00 	vstr	s0, [r7]
 8002218:	71fb      	strb	r3, [r7, #7]
	TxData[0] = 0x68;
 800221a:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <x68_txFreq+0xa8>)
 800221c:	2268      	movs	r2, #104	; 0x68
 800221e:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x08;
 8002220:	4b24      	ldr	r3, [pc, #144]	; (80022b4 <x68_txFreq+0xa8>)
 8002222:	2208      	movs	r2, #8
 8002224:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 8002226:	4b24      	ldr	r3, [pc, #144]	; (80022b8 <x68_txFreq+0xac>)
 8002228:	781a      	ldrb	r2, [r3, #0]
 800222a:	4b22      	ldr	r3, [pc, #136]	; (80022b4 <x68_txFreq+0xa8>)
 800222c:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 800222e:	4b23      	ldr	r3, [pc, #140]	; (80022bc <x68_txFreq+0xb0>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002236:	b2da      	uxtb	r2, r3
 8002238:	4b1e      	ldr	r3, [pc, #120]	; (80022b4 <x68_txFreq+0xa8>)
 800223a:	70da      	strb	r2, [r3, #3]
	TxData[4] =  ch;
 800223c:	4a1d      	ldr	r2, [pc, #116]	; (80022b4 <x68_txFreq+0xa8>)
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	7113      	strb	r3, [r2, #4]
	char freqbuf[9];

	snprintf(freqbuf, 8, "%+07.02f", val);
 8002242:	edd7 7a00 	vldr	s15, [r7]
 8002246:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800224a:	f107 030c 	add.w	r3, r7, #12
 800224e:	ed8d 7b00 	vstr	d7, [sp]
 8002252:	4a1b      	ldr	r2, [pc, #108]	; (80022c0 <x68_txFreq+0xb4>)
 8002254:	2108      	movs	r1, #8
 8002256:	4618      	mov	r0, r3
 8002258:	f011 f812 	bl	8013280 <sniprintf>

	TxData[5] = (freqbuf[1] - 0x30); // XA
 800225c:	7b7b      	ldrb	r3, [r7, #13]
 800225e:	3b30      	subs	r3, #48	; 0x30
 8002260:	b2da      	uxtb	r2, r3
 8002262:	4b14      	ldr	r3, [pc, #80]	; (80022b4 <x68_txFreq+0xa8>)
 8002264:	715a      	strb	r2, [r3, #5]
	TxData[6] = (freqbuf[2] - 0x30) << 4 | (freqbuf[3] - 0x30); //BB
 8002266:	7bbb      	ldrb	r3, [r7, #14]
 8002268:	3b30      	subs	r3, #48	; 0x30
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	b25a      	sxtb	r2, r3
 800226e:	7bfb      	ldrb	r3, [r7, #15]
 8002270:	3b30      	subs	r3, #48	; 0x30
 8002272:	b2db      	uxtb	r3, r3
 8002274:	b25b      	sxtb	r3, r3
 8002276:	4313      	orrs	r3, r2
 8002278:	b25b      	sxtb	r3, r3
 800227a:	b2da      	uxtb	r2, r3
 800227c:	4b0d      	ldr	r3, [pc, #52]	; (80022b4 <x68_txFreq+0xa8>)
 800227e:	719a      	strb	r2, [r3, #6]
	TxData[7] = (freqbuf[5] - 0x30) << 4 | (freqbuf[6] - 0x30); // .CC
 8002280:	7c7b      	ldrb	r3, [r7, #17]
 8002282:	3b30      	subs	r3, #48	; 0x30
 8002284:	011b      	lsls	r3, r3, #4
 8002286:	b25a      	sxtb	r2, r3
 8002288:	7cbb      	ldrb	r3, [r7, #18]
 800228a:	3b30      	subs	r3, #48	; 0x30
 800228c:	b2db      	uxtb	r3, r3
 800228e:	b25b      	sxtb	r3, r3
 8002290:	4313      	orrs	r3, r2
 8002292:	b25b      	sxtb	r3, r3
 8002294:	b2da      	uxtb	r2, r3
 8002296:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <x68_txFreq+0xa8>)
 8002298:	71da      	strb	r2, [r3, #7]

	TxData[8] = crc8(TxData + 1, 0x08 - 1);
 800229a:	4b0a      	ldr	r3, [pc, #40]	; (80022c4 <x68_txFreq+0xb8>)
 800229c:	2107      	movs	r1, #7
 800229e:	4618      	mov	r0, r3
 80022a0:	f7ff fdc8 	bl	8001e34 <crc8>
 80022a4:	4603      	mov	r3, r0
 80022a6:	461a      	mov	r2, r3
 80022a8:	4b02      	ldr	r3, [pc, #8]	; (80022b4 <x68_txFreq+0xa8>)
 80022aa:	721a      	strb	r2, [r3, #8]
}			//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, maxavgval);
 80022ac:	bf00      	nop
 80022ae:	3718      	adds	r7, #24
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	24000474 	.word	0x24000474
 80022b8:	24000348 	.word	0x24000348
 80022bc:	2400057e 	.word	0x2400057e
 80022c0:	08016c60 	.word	0x08016c60
 80022c4:	24000475 	.word	0x24000475

080022c8 <x68_txFreqNpwr>:
// sending data format
// 0x68, 0xLN, 0xID, 0xFn(88),
// 0xCH 0xAABBCC(freq) 0xAABBCC(max power)


void x68_txFreqNpwr(U8 ch, float val, float pwr) {
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	; 0x30
 80022cc:	af02      	add	r7, sp, #8
 80022ce:	4603      	mov	r3, r0
 80022d0:	ed87 0a02 	vstr	s0, [r7, #8]
 80022d4:	edc7 0a01 	vstr	s1, [r7, #4]
 80022d8:	73fb      	strb	r3, [r7, #15]
	TxData[0] = 0x68;
 80022da:	4b55      	ldr	r3, [pc, #340]	; (8002430 <x68_txFreqNpwr+0x168>)
 80022dc:	2268      	movs	r2, #104	; 0x68
 80022de:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x0B;
 80022e0:	4b53      	ldr	r3, [pc, #332]	; (8002430 <x68_txFreqNpwr+0x168>)
 80022e2:	220b      	movs	r2, #11
 80022e4:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 80022e6:	4b53      	ldr	r3, [pc, #332]	; (8002434 <x68_txFreqNpwr+0x16c>)
 80022e8:	781a      	ldrb	r2, [r3, #0]
 80022ea:	4b51      	ldr	r3, [pc, #324]	; (8002430 <x68_txFreqNpwr+0x168>)
 80022ec:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 80022ee:	4b52      	ldr	r3, [pc, #328]	; (8002438 <x68_txFreqNpwr+0x170>)
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	4b4d      	ldr	r3, [pc, #308]	; (8002430 <x68_txFreqNpwr+0x168>)
 80022fa:	70da      	strb	r2, [r3, #3]
	TxData[4] =  ch;
 80022fc:	4a4c      	ldr	r2, [pc, #304]	; (8002430 <x68_txFreqNpwr+0x168>)
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	7113      	strb	r3, [r2, #4]
	char freqbuf[9], pwrbuf[9];

	snprintf(freqbuf, 8, "%+07.02f", val);
 8002302:	edd7 7a02 	vldr	s15, [r7, #8]
 8002306:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800230a:	f107 031c 	add.w	r3, r7, #28
 800230e:	ed8d 7b00 	vstr	d7, [sp]
 8002312:	4a4a      	ldr	r2, [pc, #296]	; (800243c <x68_txFreqNpwr+0x174>)
 8002314:	2108      	movs	r1, #8
 8002316:	4618      	mov	r0, r3
 8002318:	f010 ffb2 	bl	8013280 <sniprintf>

	TxData[5] = (freqbuf[1] - 0x30); // XA
 800231c:	7f7b      	ldrb	r3, [r7, #29]
 800231e:	3b30      	subs	r3, #48	; 0x30
 8002320:	b2da      	uxtb	r2, r3
 8002322:	4b43      	ldr	r3, [pc, #268]	; (8002430 <x68_txFreqNpwr+0x168>)
 8002324:	715a      	strb	r2, [r3, #5]
	TxData[6] = (freqbuf[2] - 0x30) << 4 | (freqbuf[3] - 0x30); //BB
 8002326:	7fbb      	ldrb	r3, [r7, #30]
 8002328:	3b30      	subs	r3, #48	; 0x30
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	b25a      	sxtb	r2, r3
 800232e:	7ffb      	ldrb	r3, [r7, #31]
 8002330:	3b30      	subs	r3, #48	; 0x30
 8002332:	b2db      	uxtb	r3, r3
 8002334:	b25b      	sxtb	r3, r3
 8002336:	4313      	orrs	r3, r2
 8002338:	b25b      	sxtb	r3, r3
 800233a:	b2da      	uxtb	r2, r3
 800233c:	4b3c      	ldr	r3, [pc, #240]	; (8002430 <x68_txFreqNpwr+0x168>)
 800233e:	719a      	strb	r2, [r3, #6]
	TxData[7] = (freqbuf[5] - 0x30) << 4 | (freqbuf[6] - 0x30); // .CC
 8002340:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002344:	3b30      	subs	r3, #48	; 0x30
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	b25a      	sxtb	r2, r3
 800234a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800234e:	3b30      	subs	r3, #48	; 0x30
 8002350:	b2db      	uxtb	r3, r3
 8002352:	b25b      	sxtb	r3, r3
 8002354:	4313      	orrs	r3, r2
 8002356:	b25b      	sxtb	r3, r3
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b35      	ldr	r3, [pc, #212]	; (8002430 <x68_txFreqNpwr+0x168>)
 800235c:	71da      	strb	r2, [r3, #7]

	snprintf(pwrbuf, 8, "%+07.02f", pwr);
 800235e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002362:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002366:	f107 0310 	add.w	r3, r7, #16
 800236a:	ed8d 7b00 	vstr	d7, [sp]
 800236e:	4a33      	ldr	r2, [pc, #204]	; (800243c <x68_txFreqNpwr+0x174>)
 8002370:	2108      	movs	r1, #8
 8002372:	4618      	mov	r0, r3
 8002374:	f010 ff84 	bl	8013280 <sniprintf>
	if( pwr < 0.0 && pwr > -100.0)
 8002378:	edd7 7a01 	vldr	s15, [r7, #4]
 800237c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002384:	d527      	bpl.n	80023d6 <x68_txFreqNpwr+0x10e>
 8002386:	edd7 7a01 	vldr	s15, [r7, #4]
 800238a:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8002440 <x68_txFreqNpwr+0x178>
 800238e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002396:	dd1e      	ble.n	80023d6 <x68_txFreqNpwr+0x10e>
	{
		pwr = pwr * -1.0; // making plus
 8002398:	edd7 7a01 	vldr	s15, [r7, #4]
 800239c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023a0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023a4:	eef1 7a67 	vneg.f32	s15, s15
 80023a8:	edc7 7a01 	vstr	s15, [r7, #4]
		pwr = pwr+100;
 80023ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80023b0:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002444 <x68_txFreqNpwr+0x17c>
 80023b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80023b8:	edc7 7a01 	vstr	s15, [r7, #4]
		snprintf(pwrbuf, 8, "%+07.02f", pwr);
 80023bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80023c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023c4:	f107 0310 	add.w	r3, r7, #16
 80023c8:	ed8d 7b00 	vstr	d7, [sp]
 80023cc:	4a1b      	ldr	r2, [pc, #108]	; (800243c <x68_txFreqNpwr+0x174>)
 80023ce:	2108      	movs	r1, #8
 80023d0:	4618      	mov	r0, r3
 80023d2:	f010 ff55 	bl	8013280 <sniprintf>
	}
	TxData[8] = (pwrbuf[1] - 0x30); // XA
 80023d6:	7c7b      	ldrb	r3, [r7, #17]
 80023d8:	3b30      	subs	r3, #48	; 0x30
 80023da:	b2da      	uxtb	r2, r3
 80023dc:	4b14      	ldr	r3, [pc, #80]	; (8002430 <x68_txFreqNpwr+0x168>)
 80023de:	721a      	strb	r2, [r3, #8]
	TxData[9] = (pwrbuf[2] - 0x30) << 4 | (pwrbuf[3] - 0x30); //BB
 80023e0:	7cbb      	ldrb	r3, [r7, #18]
 80023e2:	3b30      	subs	r3, #48	; 0x30
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	b25a      	sxtb	r2, r3
 80023e8:	7cfb      	ldrb	r3, [r7, #19]
 80023ea:	3b30      	subs	r3, #48	; 0x30
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	b25b      	sxtb	r3, r3
 80023f0:	4313      	orrs	r3, r2
 80023f2:	b25b      	sxtb	r3, r3
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	4b0e      	ldr	r3, [pc, #56]	; (8002430 <x68_txFreqNpwr+0x168>)
 80023f8:	725a      	strb	r2, [r3, #9]
	TxData[10] = (pwrbuf[5] - 0x30) << 4 | (pwrbuf[6] - 0x30); // .CC
 80023fa:	7d7b      	ldrb	r3, [r7, #21]
 80023fc:	3b30      	subs	r3, #48	; 0x30
 80023fe:	011b      	lsls	r3, r3, #4
 8002400:	b25a      	sxtb	r2, r3
 8002402:	7dbb      	ldrb	r3, [r7, #22]
 8002404:	3b30      	subs	r3, #48	; 0x30
 8002406:	b2db      	uxtb	r3, r3
 8002408:	b25b      	sxtb	r3, r3
 800240a:	4313      	orrs	r3, r2
 800240c:	b25b      	sxtb	r3, r3
 800240e:	b2da      	uxtb	r2, r3
 8002410:	4b07      	ldr	r3, [pc, #28]	; (8002430 <x68_txFreqNpwr+0x168>)
 8002412:	729a      	strb	r2, [r3, #10]


	TxData[11] = crc8(TxData + 1, 0x0B - 1);
 8002414:	4b0c      	ldr	r3, [pc, #48]	; (8002448 <x68_txFreqNpwr+0x180>)
 8002416:	210a      	movs	r1, #10
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff fd0b 	bl	8001e34 <crc8>
 800241e:	4603      	mov	r3, r0
 8002420:	461a      	mov	r2, r3
 8002422:	4b03      	ldr	r3, [pc, #12]	; (8002430 <x68_txFreqNpwr+0x168>)
 8002424:	72da      	strb	r2, [r3, #11]
}
 8002426:	bf00      	nop
 8002428:	3728      	adds	r7, #40	; 0x28
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	24000474 	.word	0x24000474
 8002434:	24000348 	.word	0x24000348
 8002438:	2400057e 	.word	0x2400057e
 800243c:	08016c60 	.word	0x08016c60
 8002440:	c2c80000 	.word	0xc2c80000
 8002444:	42c80000 	.word	0x42c80000
 8002448:	24000475 	.word	0x24000475

0800244c <x68_txEcho>:
	TxData[4] =  val; // for dummy data or id for future use
	TxData[5] = crc8(TxData + 1, 0x05 - 1);
}


void x68_txEcho(U8 val) {
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	71fb      	strb	r3, [r7, #7]
	TxData[0] = 0x68;
 8002456:	4b10      	ldr	r3, [pc, #64]	; (8002498 <x68_txEcho+0x4c>)
 8002458:	2268      	movs	r2, #104	; 0x68
 800245a:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x05;
 800245c:	4b0e      	ldr	r3, [pc, #56]	; (8002498 <x68_txEcho+0x4c>)
 800245e:	2205      	movs	r2, #5
 8002460:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 8002462:	4b0e      	ldr	r3, [pc, #56]	; (800249c <x68_txEcho+0x50>)
 8002464:	781a      	ldrb	r2, [r3, #0]
 8002466:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <x68_txEcho+0x4c>)
 8002468:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 800246a:	4b0d      	ldr	r3, [pc, #52]	; (80024a0 <x68_txEcho+0x54>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002472:	b2da      	uxtb	r2, r3
 8002474:	4b08      	ldr	r3, [pc, #32]	; (8002498 <x68_txEcho+0x4c>)
 8002476:	70da      	strb	r2, [r3, #3]
	TxData[4] =  val; // for dummy data or id for future use
 8002478:	4a07      	ldr	r2, [pc, #28]	; (8002498 <x68_txEcho+0x4c>)
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	7113      	strb	r3, [r2, #4]
	TxData[5] = crc8(TxData + 1, 0x05 - 1);
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <x68_txEcho+0x58>)
 8002480:	2104      	movs	r1, #4
 8002482:	4618      	mov	r0, r3
 8002484:	f7ff fcd6 	bl	8001e34 <crc8>
 8002488:	4603      	mov	r3, r0
 800248a:	461a      	mov	r2, r3
 800248c:	4b02      	ldr	r3, [pc, #8]	; (8002498 <x68_txEcho+0x4c>)
 800248e:	715a      	strb	r2, [r3, #5]
}
 8002490:	bf00      	nop
 8002492:	3708      	adds	r7, #8
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	24000474 	.word	0x24000474
 800249c:	24000348 	.word	0x24000348
 80024a0:	2400057e 	.word	0x2400057e
 80024a4:	24000475 	.word	0x24000475

080024a8 <rfSensing>:

}


void rfSensing(U8 ch, float stfrequency, float spfrequency)
{
 80024a8:	b590      	push	{r4, r7, lr}
 80024aa:	ed2d 8b02 	vpush	{d8}
 80024ae:	b0b7      	sub	sp, #220	; 0xdc
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	ed87 0a02 	vstr	s0, [r7, #8]
 80024b8:	edc7 0a01 	vstr	s1, [r7, #4]
 80024bc:	73fb      	strb	r3, [r7, #15]

	peakFreq = 0.0;
 80024be:	4b9e      	ldr	r3, [pc, #632]	; (8002738 <rfSensing+0x290>)
 80024c0:	f04f 0200 	mov.w	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
	peakVal = 0;
 80024c6:	4b9d      	ldr	r3, [pc, #628]	; (800273c <rfSensing+0x294>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	801a      	strh	r2, [r3, #0]
	/// get max frequency
	maxfreqval = 0;
 80024cc:	4b9c      	ldr	r3, [pc, #624]	; (8002740 <rfSensing+0x298>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
	maxfreqidx = 0;
 80024d2:	4b9c      	ldr	r3, [pc, #624]	; (8002744 <rfSensing+0x29c>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	601a      	str	r2, [r3, #0]

	int i;

	// mass data handling
	valIndex = 0;
 80024d8:	4b9b      	ldr	r3, [pc, #620]	; (8002748 <rfSensing+0x2a0>)
 80024da:	2200      	movs	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
	// end of mass datahandling


	// atten level adjust
	maxSensVal[ch] = 0;
 80024de:	7bfb      	ldrb	r3, [r7, #15]
 80024e0:	4a9a      	ldr	r2, [pc, #616]	; (800274c <rfSensing+0x2a4>)
 80024e2:	2100      	movs	r1, #0
 80024e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


	// initialize variables //
	for(int i=0; MAXINDX>i; i++)
 80024e8:	2300      	movs	r3, #0
 80024ea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80024ee:	e020      	b.n	8002532 <rfSensing+0x8a>
	{
		for(int j=0; MAXLOOP> j; j++)
 80024f0:	2300      	movs	r3, #0
 80024f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80024f6:	e00d      	b.n	8002514 <rfSensing+0x6c>
		{
			anaValTot[i][j]=0;
 80024f8:	4995      	ldr	r1, [pc, #596]	; (8002750 <rfSensing+0x2a8>)
 80024fa:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 80024fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002502:	4413      	add	r3, r2
 8002504:	2200      	movs	r2, #0
 8002506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int j=0; MAXLOOP> j; j++)
 800250a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800250e:	3301      	adds	r3, #1
 8002510:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002514:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002518:	2b00      	cmp	r3, #0
 800251a:	dded      	ble.n	80024f8 <rfSensing+0x50>
		}
		anaValSum[i]=0;
 800251c:	4a8d      	ldr	r2, [pc, #564]	; (8002754 <rfSensing+0x2ac>)
 800251e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002522:	2100      	movs	r1, #0
 8002524:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0; MAXINDX>i; i++)
 8002528:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800252c:	3301      	adds	r3, #1
 800252e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002532:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002536:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800253a:	4293      	cmp	r3, r2
 800253c:	ddd8      	ble.n	80024f0 <rfSensing+0x48>
	///////////////////// End of Display ////////////////////////

	// /////////////////////////////////////////////////////////
	// get value from RX data frame

	freqstep = (float) ((spfrequency - stfrequency) / division);
 800253e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002542:	edd7 7a02 	vldr	s15, [r7, #8]
 8002546:	ee77 6a67 	vsub.f32	s13, s14, s15
 800254a:	4b83      	ldr	r3, [pc, #524]	; (8002758 <rfSensing+0x2b0>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	ee07 3a90 	vmov	s15, r3
 8002552:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800255a:	4b80      	ldr	r3, [pc, #512]	; (800275c <rfSensing+0x2b4>)
 800255c:	edc3 7a00 	vstr	s15, [r3]

	stfreqM = (stfrequency * 1000000);
 8002560:	edd7 7a02 	vldr	s15, [r7, #8]
 8002564:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8002760 <rfSensing+0x2b8>
 8002568:	ee67 7a87 	vmul.f32	s15, s15, s14
 800256c:	4b7d      	ldr	r3, [pc, #500]	; (8002764 <rfSensing+0x2bc>)
 800256e:	edc3 7a00 	vstr	s15, [r3]
	spfreqM = (spfrequency * 1000000);
 8002572:	edd7 7a01 	vldr	s15, [r7, #4]
 8002576:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8002760 <rfSensing+0x2b8>
 800257a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800257e:	4b7a      	ldr	r3, [pc, #488]	; (8002768 <rfSensing+0x2c0>)
 8002580:	edc3 7a00 	vstr	s15, [r3]
	fstepM = ((spfreqM - stfreqM) / division);
 8002584:	4b78      	ldr	r3, [pc, #480]	; (8002768 <rfSensing+0x2c0>)
 8002586:	ed93 7a00 	vldr	s14, [r3]
 800258a:	4b76      	ldr	r3, [pc, #472]	; (8002764 <rfSensing+0x2bc>)
 800258c:	edd3 7a00 	vldr	s15, [r3]
 8002590:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002594:	4b70      	ldr	r3, [pc, #448]	; (8002758 <rfSensing+0x2b0>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	ee07 3a90 	vmov	s15, r3
 800259c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025a4:	4b71      	ldr	r3, [pc, #452]	; (800276c <rfSensing+0x2c4>)
 80025a6:	edc3 7a00 	vstr	s15, [r3]
	curfreqM = stfreqM;
 80025aa:	4b6e      	ldr	r3, [pc, #440]	; (8002764 <rfSensing+0x2bc>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a70      	ldr	r2, [pc, #448]	; (8002770 <rfSensing+0x2c8>)
 80025b0:	6013      	str	r3, [r2, #0]

	if (freqstep < 0) {
 80025b2:	4b6a      	ldr	r3, [pc, #424]	; (800275c <rfSensing+0x2b4>)
 80025b4:	edd3 7a00 	vldr	s15, [r3]
 80025b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c0:	f100 867f 	bmi.w	80032c2 <rfSensing+0xe1a>
		return 1;
	}

	if (spfrequency < 1500.0) {
 80025c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80025c8:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8002774 <rfSensing+0x2cc>
 80025cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025d4:	d523      	bpl.n	800261e <rfSensing+0x176>
		for (int i = 62; i >= 2; i -= 2) {
 80025d6:	233e      	movs	r3, #62	; 0x3e
 80025d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80025dc:	e01b      	b.n	8002616 <rfSensing+0x16e>
			if ((spfrequency * i) < 3000.0) {
 80025de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025e2:	ee07 3a90 	vmov	s15, r3
 80025e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80025ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f2:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8002778 <rfSensing+0x2d0>
 80025f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025fe:	d505      	bpl.n	800260c <rfSensing+0x164>
				ndivider = i;
 8002600:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002604:	b2da      	uxtb	r2, r3
 8002606:	4b5d      	ldr	r3, [pc, #372]	; (800277c <rfSensing+0x2d4>)
 8002608:	701a      	strb	r2, [r3, #0]
				break;
 800260a:	e008      	b.n	800261e <rfSensing+0x176>
		for (int i = 62; i >= 2; i -= 2) {
 800260c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002610:	3b02      	subs	r3, #2
 8002612:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002616:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800261a:	2b01      	cmp	r3, #1
 800261c:	dcdf      	bgt.n	80025de <rfSensing+0x136>
			}
		}
	}
	outputdivider = ndivider * rdivider; //2x8=16
 800261e:	4b57      	ldr	r3, [pc, #348]	; (800277c <rfSensing+0x2d4>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2208      	movs	r2, #8
 8002624:	fb13 f302 	smulbb	r3, r3, r2
 8002628:	b2da      	uxtb	r2, r3
 800262a:	4b55      	ldr	r3, [pc, #340]	; (8002780 <rfSensing+0x2d8>)
 800262c:	701a      	strb	r2, [r3, #0]
	kval = ndivider; //2
 800262e:	4b53      	ldr	r3, [pc, #332]	; (800277c <rfSensing+0x2d4>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	461a      	mov	r2, r3
 8002634:	4b53      	ldr	r3, [pc, #332]	; (8002784 <rfSensing+0x2dc>)
 8002636:	601a      	str	r2, [r3, #0]
	fxtal = 16000000;
 8002638:	4b53      	ldr	r3, [pc, #332]	; (8002788 <rfSensing+0x2e0>)
 800263a:	4a54      	ldr	r2, [pc, #336]	; (800278c <rfSensing+0x2e4>)
 800263c:	601a      	str	r2, [r3, #0]
	fpd = fxtal / rdivider; // 2,000,000
 800263e:	4b52      	ldr	r3, [pc, #328]	; (8002788 <rfSensing+0x2e0>)
 8002640:	edd3 6a00 	vldr	s13, [r3]
 8002644:	2308      	movs	r3, #8
 8002646:	ee07 3a90 	vmov	s15, r3
 800264a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800264e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002652:	4b4f      	ldr	r3, [pc, #316]	; (8002790 <rfSensing+0x2e8>)
 8002654:	edc3 7a00 	vstr	s15, [r3]
	fgcdmin = fpd / pow(2, 14);
 8002658:	4b4d      	ldr	r3, [pc, #308]	; (8002790 <rfSensing+0x2e8>)
 800265a:	ed93 7a00 	vldr	s14, [r3]
 800265e:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8002794 <rfSensing+0x2ec>
 8002662:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002666:	4b4c      	ldr	r3, [pc, #304]	; (8002798 <rfSensing+0x2f0>)
 8002668:	edc3 7a00 	vstr	s15, [r3]
	/////////////////////////// RTX H/W Control /////////////////////////////////////




	SKYSW_RTX_OFF();
 800266c:	2201      	movs	r2, #1
 800266e:	2101      	movs	r1, #1
 8002670:	484a      	ldr	r0, [pc, #296]	; (800279c <rfSensing+0x2f4>)
 8002672:	f008 fc59 	bl	800af28 <HAL_GPIO_WritePin>
	F2910_RTX_OFF();
 8002676:	2200      	movs	r2, #0
 8002678:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800267c:	4848      	ldr	r0, [pc, #288]	; (80027a0 <rfSensing+0x2f8>)
 800267e:	f008 fc53 	bl	800af28 <HAL_GPIO_WritePin>
 8002682:	2200      	movs	r2, #0
 8002684:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002688:	4845      	ldr	r0, [pc, #276]	; (80027a0 <rfSensing+0x2f8>)
 800268a:	f008 fc4d 	bl	800af28 <HAL_GPIO_WritePin>
 800268e:	2200      	movs	r2, #0
 8002690:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002694:	4842      	ldr	r0, [pc, #264]	; (80027a0 <rfSensing+0x2f8>)
 8002696:	f008 fc47 	bl	800af28 <HAL_GPIO_WritePin>

	/////////////////////////// End of RTX H/W Control ////////////////////////////////

	// initialize

	for (int i = 0; i < 45; i++) {
 800269a:	2300      	movs	r3, #0
 800269c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80026a0:	e016      	b.n	80026d0 <rfSensing+0x228>
		HMC832_writeReg(initregs[i], initvals[i]);
 80026a2:	4a40      	ldr	r2, [pc, #256]	; (80027a4 <rfSensing+0x2fc>)
 80026a4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80026a8:	4413      	add	r3, r2
 80026aa:	781a      	ldrb	r2, [r3, #0]
 80026ac:	493e      	ldr	r1, [pc, #248]	; (80027a8 <rfSensing+0x300>)
 80026ae:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80026b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80026b6:	4619      	mov	r1, r3
 80026b8:	4610      	mov	r0, r2
 80026ba:	f7fe fb1b 	bl	8000cf4 <HMC832_writeReg>
		//HMC832_writeReg(initregsauto[i], initvalsauto[i]);
		//HAL_Delay(0);
		DWT_Delay_us(200);
 80026be:	20c8      	movs	r0, #200	; 0xc8
 80026c0:	f7fe fa46 	bl	8000b50 <DWT_Delay_us>
		__NOP();
 80026c4:	bf00      	nop
	for (int i = 0; i < 45; i++) {
 80026c6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80026ca:	3301      	adds	r3, #1
 80026cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80026d0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80026d4:	2b2c      	cmp	r3, #44	; 0x2c
 80026d6:	dde4      	ble.n	80026a2 <rfSensing+0x1fa>
	}
	initvals[21] = initauto;
 80026d8:	4b34      	ldr	r3, [pc, #208]	; (80027ac <rfSensing+0x304>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a32      	ldr	r2, [pc, #200]	; (80027a8 <rfSensing+0x300>)
 80026de:	6553      	str	r3, [r2, #84]	; 0x54
	if(firstLoop == 0)
 80026e0:	4b33      	ldr	r3, [pc, #204]	; (80027b0 <rfSensing+0x308>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d108      	bne.n	80026fa <rfSensing+0x252>
	{
		HMC832_writeReg(initautocaloff[0], setautocaloff[0]);
 80026e8:	4b32      	ldr	r3, [pc, #200]	; (80027b4 <rfSensing+0x30c>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	4a32      	ldr	r2, [pc, #200]	; (80027b8 <rfSensing+0x310>)
 80026ee:	6812      	ldr	r2, [r2, #0]
 80026f0:	4611      	mov	r1, r2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe fafe 	bl	8000cf4 <HMC832_writeReg>
 80026f8:	e003      	b.n	8002702 <rfSensing+0x25a>
	} else {
		HAL_Delay(600);
 80026fa:	f44f 7016 	mov.w	r0, #600	; 0x258
 80026fe:	f002 fc95 	bl	800502c <HAL_Delay>
	}


	//////////////////////////////// MAXLOOP Loop start /////////////////////////////
	for(int loopCnt =0; MAXLOOP > loopCnt; loopCnt++)
 8002702:	2300      	movs	r3, #0
 8002704:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8002708:	f000 bd3c 	b.w	8003184 <rfSensing+0xcdc>
		/////////////////////////////////////////////
		// sweeping frequency ///
		//////////////////////////////////////////////
		// frequency loop

		curfreqM = stfreqM;
 800270c:	4b15      	ldr	r3, [pc, #84]	; (8002764 <rfSensing+0x2bc>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a17      	ldr	r2, [pc, #92]	; (8002770 <rfSensing+0x2c8>)
 8002712:	6013      	str	r3, [r2, #0]
		iter = 0;
 8002714:	4b29      	ldr	r3, [pc, #164]	; (80027bc <rfSensing+0x314>)
 8002716:	2200      	movs	r2, #0
 8002718:	601a      	str	r2, [r3, #0]
		prereg03 = 0;
 800271a:	4b29      	ldr	r3, [pc, #164]	; (80027c0 <rfSensing+0x318>)
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]


		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 4095);
 8002720:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002724:	2200      	movs	r2, #0
 8002726:	2100      	movs	r1, #0
 8002728:	4826      	ldr	r0, [pc, #152]	; (80027c4 <rfSensing+0x31c>)
 800272a:	f005 f99a 	bl	8007a62 <HAL_DAC_SetValue>
		HAL_Delay(1);
 800272e:	2001      	movs	r0, #1
 8002730:	f002 fc7c 	bl	800502c <HAL_Delay>



		//////////////////////// Freq Sweeping ////////////////////////////////////
		while (curfreqM < spfreqM && iter < division) {
 8002734:	e386      	b.n	8002e44 <rfSensing+0x99c>
 8002736:	bf00      	nop
 8002738:	2400035c 	.word	0x2400035c
 800273c:	24000360 	.word	0x24000360
 8002740:	24000364 	.word	0x24000364
 8002744:	24000368 	.word	0x24000368
 8002748:	24000370 	.word	0x24000370
 800274c:	24000584 	.word	0x24000584
 8002750:	240006e4 	.word	0x240006e4
 8002754:	2404bb60 	.word	0x2404bb60
 8002758:	2404e284 	.word	0x2404e284
 800275c:	2404e278 	.word	0x2404e278
 8002760:	49742400 	.word	0x49742400
 8002764:	24002df4 	.word	0x24002df4
 8002768:	240329e4 	.word	0x240329e4
 800276c:	2404bb2c 	.word	0x2404bb2c
 8002770:	240329e0 	.word	0x240329e0
 8002774:	44bb8000 	.word	0x44bb8000
 8002778:	453b8000 	.word	0x453b8000
 800277c:	2404e28c 	.word	0x2404e28c
 8002780:	24000145 	.word	0x24000145
 8002784:	24002e1c 	.word	0x24002e1c
 8002788:	24002e44 	.word	0x24002e44
 800278c:	4b742400 	.word	0x4b742400
 8002790:	24032a08 	.word	0x24032a08
 8002794:	46800000 	.word	0x46800000
 8002798:	24032a00 	.word	0x24032a00
 800279c:	58020800 	.word	0x58020800
 80027a0:	58020400 	.word	0x58020400
 80027a4:	240000b4 	.word	0x240000b4
 80027a8:	24000000 	.word	0x24000000
 80027ac:	240000e4 	.word	0x240000e4
 80027b0:	24000143 	.word	0x24000143
 80027b4:	240000e8 	.word	0x240000e8
 80027b8:	240000ec 	.word	0x240000ec
 80027bc:	24032128 	.word	0x24032128
 80027c0:	24032260 	.word	0x24032260
 80027c4:	24002e24 	.word	0x24002e24

			SKYSW_RTX_OFF();
 80027c8:	2201      	movs	r2, #1
 80027ca:	2101      	movs	r1, #1
 80027cc:	48bc      	ldr	r0, [pc, #752]	; (8002ac0 <rfSensing+0x618>)
 80027ce:	f008 fbab 	bl	800af28 <HAL_GPIO_WritePin>
			F2910_RTX_OFF();
 80027d2:	2200      	movs	r2, #0
 80027d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027d8:	48ba      	ldr	r0, [pc, #744]	; (8002ac4 <rfSensing+0x61c>)
 80027da:	f008 fba5 	bl	800af28 <HAL_GPIO_WritePin>
 80027de:	2200      	movs	r2, #0
 80027e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80027e4:	48b7      	ldr	r0, [pc, #732]	; (8002ac4 <rfSensing+0x61c>)
 80027e6:	f008 fb9f 	bl	800af28 <HAL_GPIO_WritePin>
 80027ea:	2200      	movs	r2, #0
 80027ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80027f0:	48b4      	ldr	r0, [pc, #720]	; (8002ac4 <rfSensing+0x61c>)
 80027f2:	f008 fb99 	bl	800af28 <HAL_GPIO_WritePin>
			// HAL_Delay(1);

			reg03 = floor(curfreqM * kval / fpd);
 80027f6:	4bb4      	ldr	r3, [pc, #720]	; (8002ac8 <rfSensing+0x620>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	ee07 3a90 	vmov	s15, r3
 80027fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002802:	4bb2      	ldr	r3, [pc, #712]	; (8002acc <rfSensing+0x624>)
 8002804:	edd3 7a00 	vldr	s15, [r3]
 8002808:	ee67 6a27 	vmul.f32	s13, s14, s15
 800280c:	4bb0      	ldr	r3, [pc, #704]	; (8002ad0 <rfSensing+0x628>)
 800280e:	ed93 7a00 	vldr	s14, [r3]
 8002812:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002816:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800281a:	eeb0 0b47 	vmov.f64	d0, d7
 800281e:	f014 f99b 	bl	8016b58 <floor>
 8002822:	eeb0 7b40 	vmov.f64	d7, d0
 8002826:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800282a:	ee17 2a90 	vmov	r2, s15
 800282e:	4ba9      	ldr	r3, [pc, #676]	; (8002ad4 <rfSensing+0x62c>)
 8002830:	601a      	str	r2, [r3, #0]
			//// check if register 0x03 should changed or not

			///////////////////////////////////////////////////////////////
			// Calibration Procedure /////////////////////////////////////

			if (reg03 > prereg03) // if should be changed
 8002832:	4ba8      	ldr	r3, [pc, #672]	; (8002ad4 <rfSensing+0x62c>)
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	4ba8      	ldr	r3, [pc, #672]	; (8002ad8 <rfSensing+0x630>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	429a      	cmp	r2, r3
 800283c:	d952      	bls.n	80028e4 <rfSensing+0x43c>
			{

				reg0C = fpd / (hcf(fpd, fstepM * kval));
 800283e:	4ba4      	ldr	r3, [pc, #656]	; (8002ad0 <rfSensing+0x628>)
 8002840:	ed93 8a00 	vldr	s16, [r3]
 8002844:	4ba2      	ldr	r3, [pc, #648]	; (8002ad0 <rfSensing+0x628>)
 8002846:	edd3 7a00 	vldr	s15, [r3]
 800284a:	eefc 6ae7 	vcvt.u32.f32	s13, s15
 800284e:	4b9e      	ldr	r3, [pc, #632]	; (8002ac8 <rfSensing+0x620>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	ee07 3a90 	vmov	s15, r3
 8002856:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800285a:	4ba0      	ldr	r3, [pc, #640]	; (8002adc <rfSensing+0x634>)
 800285c:	edd3 7a00 	vldr	s15, [r3]
 8002860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002864:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002868:	ee17 1a90 	vmov	r1, s15
 800286c:	ee16 0a90 	vmov	r0, s13
 8002870:	f7fe fc68 	bl	8001144 <hcf>
 8002874:	ee07 0a90 	vmov	s15, r0
 8002878:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800287c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002880:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002884:	ee17 2a90 	vmov	r2, s15
 8002888:	4b95      	ldr	r3, [pc, #596]	; (8002ae0 <rfSensing+0x638>)
 800288a:	601a      	str	r2, [r3, #0]
				fNcurr = floor(curfreqM * kval / fpd) * fpd;
 800288c:	4b8e      	ldr	r3, [pc, #568]	; (8002ac8 <rfSensing+0x620>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	ee07 3a90 	vmov	s15, r3
 8002894:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002898:	4b8c      	ldr	r3, [pc, #560]	; (8002acc <rfSensing+0x624>)
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	ee67 6a27 	vmul.f32	s13, s14, s15
 80028a2:	4b8b      	ldr	r3, [pc, #556]	; (8002ad0 <rfSensing+0x628>)
 80028a4:	ed93 7a00 	vldr	s14, [r3]
 80028a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028b0:	eeb0 0b47 	vmov.f64	d0, d7
 80028b4:	f014 f950 	bl	8016b58 <floor>
 80028b8:	eeb0 6b40 	vmov.f64	d6, d0
 80028bc:	4b84      	ldr	r3, [pc, #528]	; (8002ad0 <rfSensing+0x628>)
 80028be:	edd3 7a00 	vldr	s15, [r3]
 80028c2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028c6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80028ca:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80028ce:	ee17 2a90 	vmov	r2, s15
 80028d2:	4b84      	ldr	r3, [pc, #528]	; (8002ae4 <rfSensing+0x63c>)
 80028d4:	601a      	str	r2, [r3, #0]

				setvals[0] = reg03;
 80028d6:	4b7f      	ldr	r3, [pc, #508]	; (8002ad4 <rfSensing+0x62c>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a83      	ldr	r2, [pc, #524]	; (8002ae8 <rfSensing+0x640>)
 80028dc:	6013      	str	r3, [r2, #0]
				setvals[1] = 0x000000;
 80028de:	4b82      	ldr	r3, [pc, #520]	; (8002ae8 <rfSensing+0x640>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	605a      	str	r2, [r3, #4]


			}
			reg04 = (pow(2, 24) * (curfreqM * kval - fNcurr) / fpd);
 80028e4:	4b78      	ldr	r3, [pc, #480]	; (8002ac8 <rfSensing+0x620>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	ee07 3a90 	vmov	s15, r3
 80028ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028f0:	4b76      	ldr	r3, [pc, #472]	; (8002acc <rfSensing+0x624>)
 80028f2:	edd3 7a00 	vldr	s15, [r3]
 80028f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fa:	4b7a      	ldr	r3, [pc, #488]	; (8002ae4 <rfSensing+0x63c>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800290a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800290e:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 8002ab8 <rfSensing+0x610>
 8002912:	ee27 5b06 	vmul.f64	d5, d7, d6
 8002916:	4b6e      	ldr	r3, [pc, #440]	; (8002ad0 <rfSensing+0x628>)
 8002918:	edd3 7a00 	vldr	s15, [r3]
 800291c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002920:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002924:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002928:	ee17 2a90 	vmov	r2, s15
 800292c:	4b6f      	ldr	r3, [pc, #444]	; (8002aec <rfSensing+0x644>)
 800292e:	601a      	str	r2, [r3, #0]
			setvals[1] = reg04;
 8002930:	4b6e      	ldr	r3, [pc, #440]	; (8002aec <rfSensing+0x644>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a6c      	ldr	r2, [pc, #432]	; (8002ae8 <rfSensing+0x640>)
 8002936:	6053      	str	r3, [r2, #4]

			if( firstLoop == 1)
 8002938:	4b6d      	ldr	r3, [pc, #436]	; (8002af0 <rfSensing+0x648>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d17a      	bne.n	8002a36 <rfSensing+0x58e>
			{

				//setvals[1] = reg0C;
				// set HMC832 frequency register 03//
				// initialize HMC832 //
				for (int j = 0; j < 23; j++) {
 8002940:	2300      	movs	r3, #0
 8002942:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002946:	e071      	b.n	8002a2c <rfSensing+0x584>
					if(j <2 || j == 3 || j == 5 || j == 7 || j == 9 || j == 11  ) // N freq set, Freq fraction set, 0x07 lock detector
 8002948:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800294c:	2b01      	cmp	r3, #1
 800294e:	dd13      	ble.n	8002978 <rfSensing+0x4d0>
 8002950:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002954:	2b03      	cmp	r3, #3
 8002956:	d00f      	beq.n	8002978 <rfSensing+0x4d0>
 8002958:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800295c:	2b05      	cmp	r3, #5
 800295e:	d00b      	beq.n	8002978 <rfSensing+0x4d0>
 8002960:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002964:	2b07      	cmp	r3, #7
 8002966:	d007      	beq.n	8002978 <rfSensing+0x4d0>
 8002968:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800296c:	2b09      	cmp	r3, #9
 800296e:	d003      	beq.n	8002978 <rfSensing+0x4d0>
 8002970:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002974:	2b0b      	cmp	r3, #11
 8002976:	d10e      	bne.n	8002996 <rfSensing+0x4ee>
					{
						HMC832_writeReg(setregs[j], setvals[j]);
 8002978:	4a5e      	ldr	r2, [pc, #376]	; (8002af4 <rfSensing+0x64c>)
 800297a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800297e:	4413      	add	r3, r2
 8002980:	781a      	ldrb	r2, [r3, #0]
 8002982:	4959      	ldr	r1, [pc, #356]	; (8002ae8 <rfSensing+0x640>)
 8002984:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002988:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800298c:	4619      	mov	r1, r3
 800298e:	4610      	mov	r0, r2
 8002990:	f7fe f9b0 	bl	8000cf4 <HMC832_writeReg>
 8002994:	e03a      	b.n	8002a0c <rfSensing+0x564>
					} else if(j == 2 || j == 4 || j==6 || j== 8 || j== 10 || j == 12 || j == 13 || j == 14 ) // 0x07 read lock ( table 21)
 8002996:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800299a:	2b02      	cmp	r3, #2
 800299c:	d01b      	beq.n	80029d6 <rfSensing+0x52e>
 800299e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d017      	beq.n	80029d6 <rfSensing+0x52e>
 80029a6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029aa:	2b06      	cmp	r3, #6
 80029ac:	d013      	beq.n	80029d6 <rfSensing+0x52e>
 80029ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d00f      	beq.n	80029d6 <rfSensing+0x52e>
 80029b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029ba:	2b0a      	cmp	r3, #10
 80029bc:	d00b      	beq.n	80029d6 <rfSensing+0x52e>
 80029be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029c2:	2b0c      	cmp	r3, #12
 80029c4:	d007      	beq.n	80029d6 <rfSensing+0x52e>
 80029c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029ca:	2b0d      	cmp	r3, #13
 80029cc:	d003      	beq.n	80029d6 <rfSensing+0x52e>
 80029ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029d2:	2b0e      	cmp	r3, #14
 80029d4:	d11a      	bne.n	8002a0c <rfSensing+0x564>
					{
						HMC832_readReg3U8(setregs[j], setvals[j], anaCal[ch][iter]);
 80029d6:	4a47      	ldr	r2, [pc, #284]	; (8002af4 <rfSensing+0x64c>)
 80029d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029dc:	4413      	add	r3, r2
 80029de:	7818      	ldrb	r0, [r3, #0]
 80029e0:	4a41      	ldr	r2, [pc, #260]	; (8002ae8 <rfSensing+0x640>)
 80029e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80029e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80029ea:	7bf9      	ldrb	r1, [r7, #15]
 80029ec:	4b42      	ldr	r3, [pc, #264]	; (8002af8 <rfSensing+0x650>)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	4613      	mov	r3, r2
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	4413      	add	r3, r2
 80029f6:	f641 524c 	movw	r2, #7500	; 0x1d4c
 80029fa:	fb02 f201 	mul.w	r2, r2, r1
 80029fe:	4413      	add	r3, r2
 8002a00:	4a3e      	ldr	r2, [pc, #248]	; (8002afc <rfSensing+0x654>)
 8002a02:	4413      	add	r3, r2
 8002a04:	461a      	mov	r2, r3
 8002a06:	4621      	mov	r1, r4
 8002a08:	f7fe f8c6 	bl	8000b98 <HMC832_readReg3U8>
					}

					if (j > 2)
 8002a0c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	dd03      	ble.n	8002a1c <rfSensing+0x574>
						DWT_Delay_us(120);
 8002a14:	2078      	movs	r0, #120	; 0x78
 8002a16:	f7fe f89b 	bl	8000b50 <DWT_Delay_us>
 8002a1a:	e002      	b.n	8002a22 <rfSensing+0x57a>
					else
						DWT_Delay_us(10);
 8002a1c:	200a      	movs	r0, #10
 8002a1e:	f7fe f897 	bl	8000b50 <DWT_Delay_us>
				for (int j = 0; j < 23; j++) {
 8002a22:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a26:	3301      	adds	r3, #1
 8002a28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002a2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a30:	2b16      	cmp	r3, #22
 8002a32:	dd89      	ble.n	8002948 <rfSensing+0x4a0>
 8002a34:	e07d      	b.n	8002b32 <rfSensing+0x68a>

			//setvalsnoauto[2] = (0x002000 | (0x00FF00 & anaCal[ch][iter][0] << 8)); // D[7:0] => D[15:7] D[13]=1
			// 2 bit right shift required to cover HMC832 unbalanced data out

			//setvalsnoauto[2] = ((0x00FF00 & anaCal[ch][iter][1] << 8)); // D[7:0] => D[15:7] D[13]=1
			setvalsnoauto[2] = 0x002000 | ((0x00FF00 & (anaCal[ch][iter][1] << 9)) | (0x00FF00 & (anaCal[ch][iter][0] << 1))); // D[7:0] => D[15:7] D[13]=1
 8002a36:	7bf9      	ldrb	r1, [r7, #15]
 8002a38:	4b2f      	ldr	r3, [pc, #188]	; (8002af8 <rfSensing+0x650>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	482f      	ldr	r0, [pc, #188]	; (8002afc <rfSensing+0x654>)
 8002a3e:	4613      	mov	r3, r2
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	4413      	add	r3, r2
 8002a44:	f641 524c 	movw	r2, #7500	; 0x1d4c
 8002a48:	fb02 f201 	mul.w	r2, r2, r1
 8002a4c:	4413      	add	r3, r2
 8002a4e:	4403      	add	r3, r0
 8002a50:	3301      	adds	r3, #1
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	025b      	lsls	r3, r3, #9
 8002a56:	b299      	uxth	r1, r3
 8002a58:	7bf8      	ldrb	r0, [r7, #15]
 8002a5a:	4b27      	ldr	r3, [pc, #156]	; (8002af8 <rfSensing+0x650>)
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	4c27      	ldr	r4, [pc, #156]	; (8002afc <rfSensing+0x654>)
 8002a60:	4613      	mov	r3, r2
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	4413      	add	r3, r2
 8002a66:	f641 524c 	movw	r2, #7500	; 0x1d4c
 8002a6a:	fb02 f200 	mul.w	r2, r2, r0
 8002a6e:	4413      	add	r3, r2
 8002a70:	4423      	add	r3, r4
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002a7a:	430b      	orrs	r3, r1
 8002a7c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a80:	461a      	mov	r2, r3
 8002a82:	4b1f      	ldr	r3, [pc, #124]	; (8002b00 <rfSensing+0x658>)
 8002a84:	609a      	str	r2, [r3, #8]
				for (int j = 0; j < 3; j++) {
 8002a86:	2300      	movs	r3, #0
 8002a88:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002a8c:	e04d      	b.n	8002b2a <rfSensing+0x682>
					if( j < 2 )
 8002a8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	dc36      	bgt.n	8002b04 <rfSensing+0x65c>
					{
						HMC832_writeReg(setregs[j], setvals[j]);
 8002a96:	4a17      	ldr	r2, [pc, #92]	; (8002af4 <rfSensing+0x64c>)
 8002a98:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002a9c:	4413      	add	r3, r2
 8002a9e:	781a      	ldrb	r2, [r3, #0]
 8002aa0:	4911      	ldr	r1, [pc, #68]	; (8002ae8 <rfSensing+0x640>)
 8002aa2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002aa6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4610      	mov	r0, r2
 8002aae:	f7fe f921 	bl	8000cf4 <HMC832_writeReg>
 8002ab2:	e035      	b.n	8002b20 <rfSensing+0x678>
 8002ab4:	f3af 8000 	nop.w
 8002ab8:	00000000 	.word	0x00000000
 8002abc:	41700000 	.word	0x41700000
 8002ac0:	58020800 	.word	0x58020800
 8002ac4:	58020400 	.word	0x58020400
 8002ac8:	24002e1c 	.word	0x24002e1c
 8002acc:	240329e0 	.word	0x240329e0
 8002ad0:	24032a08 	.word	0x24032a08
 8002ad4:	240322bc 	.word	0x240322bc
 8002ad8:	24032260 	.word	0x24032260
 8002adc:	2404bb2c 	.word	0x2404bb2c
 8002ae0:	24002e3c 	.word	0x24002e3c
 8002ae4:	240378cc 	.word	0x240378cc
 8002ae8:	24000104 	.word	0x24000104
 8002aec:	24002e14 	.word	0x24002e14
 8002af0:	24000143 	.word	0x24000143
 8002af4:	240000f4 	.word	0x240000f4
 8002af8:	24032128 	.word	0x24032128
 8002afc:	240378e8 	.word	0x240378e8
 8002b00:	2400034c 	.word	0x2400034c
					} else
					{
						HMC832_writeReg(setregsnoauto[j], setvalsnoauto[j]);
 8002b04:	4aa1      	ldr	r2, [pc, #644]	; (8002d8c <rfSensing+0x8e4>)
 8002b06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b0a:	4413      	add	r3, r2
 8002b0c:	781a      	ldrb	r2, [r3, #0]
 8002b0e:	49a0      	ldr	r1, [pc, #640]	; (8002d90 <rfSensing+0x8e8>)
 8002b10:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	4610      	mov	r0, r2
 8002b1c:	f7fe f8ea 	bl	8000cf4 <HMC832_writeReg>
				for (int j = 0; j < 3; j++) {
 8002b20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b24:	3301      	adds	r3, #1
 8002b26:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002b2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	ddad      	ble.n	8002a8e <rfSensing+0x5e6>

			// on the first freq iter, on the RF_P switch


			//////////////// cont average meas loop start /////////////
			for(int k=0; MAXAVGLOOP > k; k++)
 8002b32:	2300      	movs	r3, #0
 8002b34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b38:	e09f      	b.n	8002c7a <rfSensing+0x7d2>
			{

				F2910_TX_ON();
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b40:	4894      	ldr	r0, [pc, #592]	; (8002d94 <rfSensing+0x8ec>)
 8002b42:	f008 f9f1 	bl	800af28 <HAL_GPIO_WritePin>
 8002b46:	2201      	movs	r2, #1
 8002b48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b4c:	4891      	ldr	r0, [pc, #580]	; (8002d94 <rfSensing+0x8ec>)
 8002b4e:	f008 f9eb 	bl	800af28 <HAL_GPIO_WritePin>
 8002b52:	2201      	movs	r2, #1
 8002b54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b58:	488e      	ldr	r0, [pc, #568]	; (8002d94 <rfSensing+0x8ec>)
 8002b5a:	f008 f9e5 	bl	800af28 <HAL_GPIO_WritePin>
				SKYSW_TX_ON();
 8002b5e:	2200      	movs	r2, #0
 8002b60:	2101      	movs	r1, #1
 8002b62:	488d      	ldr	r0, [pc, #564]	; (8002d98 <rfSensing+0x8f0>)
 8002b64:	f008 f9e0 	bl	800af28 <HAL_GPIO_WritePin>

				//DWT_Delay_us(1);


				//HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buff, MAXAVG);
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buff, MAXAVG);
 8002b68:	2208      	movs	r2, #8
 8002b6a:	498c      	ldr	r1, [pc, #560]	; (8002d9c <rfSensing+0x8f4>)
 8002b6c:	488c      	ldr	r0, [pc, #560]	; (8002da0 <rfSensing+0x8f8>)
 8002b6e:	f002 ffeb 	bl	8005b48 <HAL_ADC_Start_DMA>
				//


				DWT_Delay_us(1);
 8002b72:	2001      	movs	r0, #1
 8002b74:	f7fd ffec 	bl	8000b50 <DWT_Delay_us>

				//HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buff, MAXAVG);
				F2910_RX_ON();
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b7e:	4885      	ldr	r0, [pc, #532]	; (8002d94 <rfSensing+0x8ec>)
 8002b80:	f008 f9d2 	bl	800af28 <HAL_GPIO_WritePin>
 8002b84:	2200      	movs	r2, #0
 8002b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b8a:	4882      	ldr	r0, [pc, #520]	; (8002d94 <rfSensing+0x8ec>)
 8002b8c:	f008 f9cc 	bl	800af28 <HAL_GPIO_WritePin>
 8002b90:	203c      	movs	r0, #60	; 0x3c
 8002b92:	f7ff fa77 	bl	8002084 <nsdelay>
 8002b96:	2201      	movs	r2, #1
 8002b98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b9c:	487d      	ldr	r0, [pc, #500]	; (8002d94 <rfSensing+0x8ec>)
 8002b9e:	f008 f9c3 	bl	800af28 <HAL_GPIO_WritePin>
				SKYSW_RX_ON();
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	487c      	ldr	r0, [pc, #496]	; (8002d98 <rfSensing+0x8f0>)
 8002ba8:	f008 f9be 	bl	800af28 <HAL_GPIO_WritePin>

				while (ADC_ConvCpltFlag == 0)
 8002bac:	bf00      	nop
 8002bae:	4b7d      	ldr	r3, [pc, #500]	; (8002da4 <rfSensing+0x8fc>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0fb      	beq.n	8002bae <rfSensing+0x706>
					;




				ADC_ConvCpltFlag = 0;
 8002bb6:	4b7b      	ldr	r3, [pc, #492]	; (8002da4 <rfSensing+0x8fc>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
				HAL_ADC_Stop_DMA(&hadc1);
 8002bbc:	4878      	ldr	r0, [pc, #480]	; (8002da0 <rfSensing+0x8f8>)
 8002bbe:	f003 f89f 	bl	8005d00 <HAL_ADC_Stop_DMA>

				///////////// getting min and max for difference //////////////
				minval = 65535; // initialize with maxval
 8002bc2:	4b79      	ldr	r3, [pc, #484]	; (8002da8 <rfSensing+0x900>)
 8002bc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bc8:	601a      	str	r2, [r3, #0]
				int tmp = 0;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				long sum = 0;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				maxval = 0;
 8002bd6:	4b75      	ldr	r3, [pc, #468]	; (8002dac <rfSensing+0x904>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
				for (tmp = 0; tmp < MAXAVG; tmp++) {
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002be2:	e03a      	b.n	8002c5a <rfSensing+0x7b2>
					ADC_monitor = *((uint16_t*) (adc_buff + tmp));
 8002be4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	4a6c      	ldr	r2, [pc, #432]	; (8002d9c <rfSensing+0x8f4>)
 8002bec:	4413      	add	r3, r2
 8002bee:	881a      	ldrh	r2, [r3, #0]
 8002bf0:	4b6f      	ldr	r3, [pc, #444]	; (8002db0 <rfSensing+0x908>)
 8002bf2:	801a      	strh	r2, [r3, #0]
					sum += ADC_monitor;
 8002bf4:	4b6e      	ldr	r3, [pc, #440]	; (8002db0 <rfSensing+0x908>)
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002c00:	4413      	add	r3, r2
 8002c02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					// get max value
					if (ADC_monitor > maxval) {
 8002c06:	4b6a      	ldr	r3, [pc, #424]	; (8002db0 <rfSensing+0x908>)
 8002c08:	881b      	ldrh	r3, [r3, #0]
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4b67      	ldr	r3, [pc, #412]	; (8002dac <rfSensing+0x904>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d905      	bls.n	8002c22 <rfSensing+0x77a>
						maxval = ADC_monitor;
 8002c16:	4b66      	ldr	r3, [pc, #408]	; (8002db0 <rfSensing+0x908>)
 8002c18:	881b      	ldrh	r3, [r3, #0]
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4b63      	ldr	r3, [pc, #396]	; (8002dac <rfSensing+0x904>)
 8002c20:	601a      	str	r2, [r3, #0]


					}
					if (ADC_monitor < minval && ADC_monitor > 0) {
 8002c22:	4b63      	ldr	r3, [pc, #396]	; (8002db0 <rfSensing+0x908>)
 8002c24:	881b      	ldrh	r3, [r3, #0]
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b5f      	ldr	r3, [pc, #380]	; (8002da8 <rfSensing+0x900>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d20e      	bcs.n	8002c50 <rfSensing+0x7a8>
 8002c32:	4b5f      	ldr	r3, [pc, #380]	; (8002db0 <rfSensing+0x908>)
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d009      	beq.n	8002c50 <rfSensing+0x7a8>
						minval = ADC_monitor;
 8002c3c:	4b5c      	ldr	r3, [pc, #368]	; (8002db0 <rfSensing+0x908>)
 8002c3e:	881b      	ldrh	r3, [r3, #0]
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	4b58      	ldr	r3, [pc, #352]	; (8002da8 <rfSensing+0x900>)
 8002c46:	601a      	str	r2, [r3, #0]
						minidx = tmp;
 8002c48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c4c:	4a59      	ldr	r2, [pc, #356]	; (8002db4 <rfSensing+0x90c>)
 8002c4e:	6013      	str	r3, [r2, #0]
				for (tmp = 0; tmp < MAXAVG; tmp++) {
 8002c50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c54:	3301      	adds	r3, #1
 8002c56:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002c5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c5e:	2b07      	cmp	r3, #7
 8002c60:	ddc0      	ble.n	8002be4 <rfSensing+0x73c>
				}
				/////////////// end of getting diff ////////////////////////////


				// measAvg[k] = (maxval-minval); // k for 6 times
				measAvg[k] = maxval;
 8002c62:	4b52      	ldr	r3, [pc, #328]	; (8002dac <rfSensing+0x904>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	4954      	ldr	r1, [pc, #336]	; (8002db8 <rfSensing+0x910>)
 8002c68:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002c6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for(int k=0; MAXAVGLOOP > k; k++)
 8002c70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002c74:	3301      	adds	r3, #1
 8002c76:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002c7a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002c7e:	2b05      	cmp	r3, #5
 8002c80:	f77f af5b 	ble.w	8002b3a <rfSensing+0x692>

			}

			// getting maxSensValue for ATTN control and
			if(maxSensVal[ch] < maxval)
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	4a4d      	ldr	r2, [pc, #308]	; (8002dbc <rfSensing+0x914>)
 8002c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4b47      	ldr	r3, [pc, #284]	; (8002dac <rfSensing+0x904>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d206      	bcs.n	8002ca4 <rfSensing+0x7fc>
			{
				maxSensVal[ch] = maxval;
 8002c96:	4b45      	ldr	r3, [pc, #276]	; (8002dac <rfSensing+0x904>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	7bfb      	ldrb	r3, [r7, #15]
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	4a47      	ldr	r2, [pc, #284]	; (8002dbc <rfSensing+0x914>)
 8002ca0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			}


			U8 maxindex=0;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
			uint32_t maxavgval=0;
 8002caa:	2300      	movs	r3, #0
 8002cac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			//////////////// end of contineous meas loop //////////////////
			// get maxvalue and it's index
			for(int k=0; MAXAVGLOOP > k; k++)
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002cb6:	e018      	b.n	8002cea <rfSensing+0x842>
			{
				if(  measAvg[k] > maxavgval)
 8002cb8:	4a3f      	ldr	r2, [pc, #252]	; (8002db8 <rfSensing+0x910>)
 8002cba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d20a      	bcs.n	8002ce0 <rfSensing+0x838>
				{
					maxavgval=measAvg[k];
 8002cca:	4a3b      	ldr	r2, [pc, #236]	; (8002db8 <rfSensing+0x910>)
 8002ccc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
					maxindex=k;
 8002cd8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cdc:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
			for(int k=0; MAXAVGLOOP > k; k++)
 8002ce0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002cea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cee:	2b05      	cmp	r3, #5
 8002cf0:	dde2      	ble.n	8002cb8 <rfSensing+0x810>




			// get average exclude maxvalue
			maxavgval=0;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			for(int k=0; MAXAVGLOOP > k; k++)
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002cfe:	e014      	b.n	8002d2a <rfSensing+0x882>
			{
				if( k != maxindex)
 8002d00:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8002d04:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d009      	beq.n	8002d20 <rfSensing+0x878>
				{
					maxavgval += measAvg[k];
 8002d0c:	4a2a      	ldr	r2, [pc, #168]	; (8002db8 <rfSensing+0x910>)
 8002d0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002d1a:	4413      	add	r3, r2
 8002d1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			for(int k=0; MAXAVGLOOP > k; k++)
 8002d20:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d24:	3301      	adds	r3, #1
 8002d26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002d2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d2e:	2b05      	cmp	r3, #5
 8002d30:	dde6      	ble.n	8002d00 <rfSensing+0x858>
				}
			}
			maxavgval = (maxavgval / MAXAVGLOOP);
 8002d32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002d36:	4a22      	ldr	r2, [pc, #136]	; (8002dc0 <rfSensing+0x918>)
 8002d38:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3c:	089b      	lsrs	r3, r3, #2
 8002d3e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

			// output to DAC output
			if(loopCnt > 0 || MAXLOOP == 1)
			{
				anaValFltd[iter] = (uint32_t)(anaValFltd[iter]/30.0);
 8002d42:	4b20      	ldr	r3, [pc, #128]	; (8002dc4 <rfSensing+0x91c>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a20      	ldr	r2, [pc, #128]	; (8002dc8 <rfSensing+0x920>)
 8002d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d4c:	ee07 3a90 	vmov	s15, r3
 8002d50:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8002d54:	eeb3 5b0e 	vmov.f64	d5, #62	; 0x41f00000  30.0
 8002d58:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002d5c:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <rfSensing+0x91c>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8002d64:	ee17 1a90 	vmov	r1, s15
 8002d68:	4a17      	ldr	r2, [pc, #92]	; (8002dc8 <rfSensing+0x920>)
 8002d6a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, anaValFltd[iter]-1);
 8002d6e:	4b15      	ldr	r3, [pc, #84]	; (8002dc4 <rfSensing+0x91c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a15      	ldr	r2, [pc, #84]	; (8002dc8 <rfSensing+0x920>)
 8002d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d78:	3b01      	subs	r3, #1
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	4813      	ldr	r0, [pc, #76]	; (8002dcc <rfSensing+0x924>)
 8002d80:	f004 fe6f 	bl	8007a62 <HAL_DAC_SetValue>
			}

			//// data gathering: saving on 2 dimensional array, statcking and pushing data
			//anaValSum[iter] += (maxval - minval);
			for (int l = 0; (MAXLOOP - 1) > l; l++) {
 8002d84:	2300      	movs	r3, #0
 8002d86:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002d8a:	e037      	b.n	8002dfc <rfSensing+0x954>
 8002d8c:	24000140 	.word	0x24000140
 8002d90:	2400034c 	.word	0x2400034c
 8002d94:	58020400 	.word	0x58020400
 8002d98:	58020800 	.word	0x58020800
 8002d9c:	240329e8 	.word	0x240329e8
 8002da0:	2403213c 	.word	0x2403213c
 8002da4:	240329dc 	.word	0x240329dc
 8002da8:	240006d8 	.word	0x240006d8
 8002dac:	24002e38 	.word	0x24002e38
 8002db0:	24002e18 	.word	0x24002e18
 8002db4:	240320cc 	.word	0x240320cc
 8002db8:	24002df8 	.word	0x24002df8
 8002dbc:	24000584 	.word	0x24000584
 8002dc0:	aaaaaaab 	.word	0xaaaaaaab
 8002dc4:	24032128 	.word	0x24032128
 8002dc8:	24035120 	.word	0x24035120
 8002dcc:	24002e24 	.word	0x24002e24
				anaValTot[iter][l] = anaValTot[iter][l + 1];
 8002dd0:	4bbe      	ldr	r3, [pc, #760]	; (80030cc <rfSensing+0xc24>)
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002dd8:	3301      	adds	r3, #1
 8002dda:	49bc      	ldr	r1, [pc, #752]	; (80030cc <rfSensing+0xc24>)
 8002ddc:	6809      	ldr	r1, [r1, #0]
 8002dde:	48bc      	ldr	r0, [pc, #752]	; (80030d0 <rfSensing+0xc28>)
 8002de0:	4413      	add	r3, r2
 8002de2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8002de6:	48ba      	ldr	r0, [pc, #744]	; (80030d0 <rfSensing+0xc28>)
 8002de8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002dec:	440b      	add	r3, r1
 8002dee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
			for (int l = 0; (MAXLOOP - 1) > l; l++) {
 8002df2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002df6:	3301      	adds	r3, #1
 8002df8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002dfc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	dbe5      	blt.n	8002dd0 <rfSensing+0x928>
			}
			//anaValTot[iter][MAXLOOP - 1] = (maxval - minval);
			anaValTot[iter][MAXLOOP - 1] = maxavgval;
 8002e04:	4bb1      	ldr	r3, [pc, #708]	; (80030cc <rfSensing+0xc24>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	49b1      	ldr	r1, [pc, #708]	; (80030d0 <rfSensing+0xc28>)
 8002e0a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



			// loop control
			prereg03 = reg03;
 8002e12:	4bb0      	ldr	r3, [pc, #704]	; (80030d4 <rfSensing+0xc2c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4ab0      	ldr	r2, [pc, #704]	; (80030d8 <rfSensing+0xc30>)
 8002e18:	6013      	str	r3, [r2, #0]
			curfreqM = curfreqM + fstepM;
 8002e1a:	4bb0      	ldr	r3, [pc, #704]	; (80030dc <rfSensing+0xc34>)
 8002e1c:	ed93 7a00 	vldr	s14, [r3]
 8002e20:	4baf      	ldr	r3, [pc, #700]	; (80030e0 <rfSensing+0xc38>)
 8002e22:	edd3 7a00 	vldr	s15, [r3]
 8002e26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e2a:	4bac      	ldr	r3, [pc, #688]	; (80030dc <rfSensing+0xc34>)
 8002e2c:	edc3 7a00 	vstr	s15, [r3]
			iter++;
 8002e30:	4ba6      	ldr	r3, [pc, #664]	; (80030cc <rfSensing+0xc24>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	3301      	adds	r3, #1
 8002e36:	4aa5      	ldr	r2, [pc, #660]	; (80030cc <rfSensing+0xc24>)
 8002e38:	6013      	str	r3, [r2, #0]
			valIndex++;
 8002e3a:	4baa      	ldr	r3, [pc, #680]	; (80030e4 <rfSensing+0xc3c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	4aa8      	ldr	r2, [pc, #672]	; (80030e4 <rfSensing+0xc3c>)
 8002e42:	6013      	str	r3, [r2, #0]
		while (curfreqM < spfreqM && iter < division) {
 8002e44:	4ba5      	ldr	r3, [pc, #660]	; (80030dc <rfSensing+0xc34>)
 8002e46:	ed93 7a00 	vldr	s14, [r3]
 8002e4a:	4ba7      	ldr	r3, [pc, #668]	; (80030e8 <rfSensing+0xc40>)
 8002e4c:	edd3 7a00 	vldr	s15, [r3]
 8002e50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e58:	d506      	bpl.n	8002e68 <rfSensing+0x9c0>
 8002e5a:	4b9c      	ldr	r3, [pc, #624]	; (80030cc <rfSensing+0xc24>)
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	4ba3      	ldr	r3, [pc, #652]	; (80030ec <rfSensing+0xc44>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	f6ff acb0 	blt.w	80027c8 <rfSensing+0x320>

				//anaValSum[m] = anaValSum[m] / (MAXLOOP - 1);
			}

		} else {
			for (int m = 0; MAXINDX > m; m++) {
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002e6e:	e014      	b.n	8002e9a <rfSensing+0x9f2>
				anaValSum[m] += anaValTot[m][0];
 8002e70:	4a9f      	ldr	r2, [pc, #636]	; (80030f0 <rfSensing+0xc48>)
 8002e72:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e76:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002e7a:	4995      	ldr	r1, [pc, #596]	; (80030d0 <rfSensing+0xc28>)
 8002e7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e80:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002e84:	441a      	add	r2, r3
 8002e86:	499a      	ldr	r1, [pc, #616]	; (80030f0 <rfSensing+0xc48>)
 8002e88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			for (int m = 0; MAXINDX > m; m++) {
 8002e90:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e94:	3301      	adds	r3, #1
 8002e96:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002e9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e9e:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	dde4      	ble.n	8002e70 <rfSensing+0x9c8>

		}
		/////////////////////////////////////////////////////
		// offset change to 0
		// get min peak index over division
		uint32_t minfreqval = 999999;
 8002ea6:	4b93      	ldr	r3, [pc, #588]	; (80030f4 <rfSensing+0xc4c>)
 8002ea8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		uint32_t minfreqidx = 0;
 8002eac:	2300      	movs	r3, #0
 8002eae:	67bb      	str	r3, [r7, #120]	; 0x78

		for (int m = 0; (MAXINDX > m) && ( division > m); m++) {
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002eb6:	e01e      	b.n	8002ef6 <rfSensing+0xa4e>
			if (anaValSum[m] < minfreqval  && anaValSum[m] >0 ) {
 8002eb8:	4a8d      	ldr	r2, [pc, #564]	; (80030f0 <rfSensing+0xc48>)
 8002eba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d910      	bls.n	8002eec <rfSensing+0xa44>
 8002eca:	4a89      	ldr	r2, [pc, #548]	; (80030f0 <rfSensing+0xc48>)
 8002ecc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d009      	beq.n	8002eec <rfSensing+0xa44>
				minfreqval = anaValSum[m];
 8002ed8:	4a85      	ldr	r2, [pc, #532]	; (80030f0 <rfSensing+0xc48>)
 8002eda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ede:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				minfreqidx = m;
 8002ee6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002eea:	67bb      	str	r3, [r7, #120]	; 0x78
		for (int m = 0; (MAXINDX > m) && ( division > m); m++) {
 8002eec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002ef6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002efa:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002efe:	4293      	cmp	r3, r2
 8002f00:	dc05      	bgt.n	8002f0e <rfSensing+0xa66>
 8002f02:	4b7a      	ldr	r3, [pc, #488]	; (80030ec <rfSensing+0xc44>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	dbd4      	blt.n	8002eb8 <rfSensing+0xa10>
			}
		}

		for (int m = 0; ( MAXINDX > m) && (division > m) ; m++) {
 8002f0e:	2300      	movs	r3, #0
 8002f10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002f14:	e011      	b.n	8002f3a <rfSensing+0xa92>
			anaValSum[m] = anaValSum[m]-minfreqval;
 8002f16:	4a76      	ldr	r2, [pc, #472]	; (80030f0 <rfSensing+0xc48>)
 8002f18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f1c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f20:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002f24:	1ad2      	subs	r2, r2, r3
 8002f26:	4972      	ldr	r1, [pc, #456]	; (80030f0 <rfSensing+0xc48>)
 8002f28:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int m = 0; ( MAXINDX > m) && (division > m) ; m++) {
 8002f30:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f34:	3301      	adds	r3, #1
 8002f36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002f3a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002f3e:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002f42:	4293      	cmp	r3, r2
 8002f44:	dc05      	bgt.n	8002f52 <rfSensing+0xaaa>
 8002f46:	4b69      	ldr	r3, [pc, #420]	; (80030ec <rfSensing+0xc44>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	dbe1      	blt.n	8002f16 <rfSensing+0xa6e>
		//////////////////// end of offset to 0 ////////////////////


		////////////  processing filter with average value /////////////////

		if (spfrequency - stfrequency > 5) {
 8002f52:	ed97 7a01 	vldr	s14, [r7, #4]
 8002f56:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f5e:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002f62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f6a:	dd04      	ble.n	8002f76 <rfSensing+0xace>
			softfilterNBW(anaValSum, anaValFltd);
 8002f6c:	4962      	ldr	r1, [pc, #392]	; (80030f8 <rfSensing+0xc50>)
 8002f6e:	4860      	ldr	r0, [pc, #384]	; (80030f0 <rfSensing+0xc48>)
 8002f70:	f7fe fb14 	bl	800159c <softfilterNBW>
 8002f74:	e003      	b.n	8002f7e <rfSensing+0xad6>
		} else {
			softfilterWBW(anaValSum, anaValFltd);
 8002f76:	4960      	ldr	r1, [pc, #384]	; (80030f8 <rfSensing+0xc50>)
 8002f78:	485d      	ldr	r0, [pc, #372]	; (80030f0 <rfSensing+0xc48>)
 8002f7a:	f7fe f941 	bl	8001200 <softfilterWBW>
		}



		// making average with pre variable for each channels //////////////
		for(int i=0; MAXINDX >i; i++)
 8002f7e:	2300      	movs	r3, #0
 8002f80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002f84:	e068      	b.n	8003058 <rfSensing+0xbb0>
		{
			if(vergine){
 8002f86:	4b5d      	ldr	r3, [pc, #372]	; (80030fc <rfSensing+0xc54>)
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d01f      	beq.n	8002fce <rfSensing+0xb26>
				anaValFltd[i] = anaValPreAvg[ch][i] = anaValFltd[i];
 8002f8e:	7bfb      	ldrb	r3, [r7, #15]
 8002f90:	4959      	ldr	r1, [pc, #356]	; (80030f8 <rfSensing+0xc50>)
 8002f92:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002f96:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002f9a:	4c59      	ldr	r4, [pc, #356]	; (8003100 <rfSensing+0xc58>)
 8002f9c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002fa0:	fb02 f003 	mul.w	r0, r2, r3
 8002fa4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002fa8:	4402      	add	r2, r0
 8002faa:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8002fae:	4954      	ldr	r1, [pc, #336]	; (8003100 <rfSensing+0xc58>)
 8002fb0:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002fb4:	fb02 f203 	mul.w	r2, r2, r3
 8002fb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8002fc2:	494d      	ldr	r1, [pc, #308]	; (80030f8 <rfSensing+0xc50>)
 8002fc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002fcc:	e03f      	b.n	800304e <rfSensing+0xba6>
			} else {
				anaValFltd[i] = anaValPreAvg[ch][i] = (anaValFltd[i]*0.5 + anaValPreAvg[ch][i]*0.5);
 8002fce:	4a4a      	ldr	r2, [pc, #296]	; (80030f8 <rfSensing+0xc50>)
 8002fd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd8:	ee07 3a90 	vmov	s15, r3
 8002fdc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8002fe0:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 8002fe4:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002fe8:	7bfb      	ldrb	r3, [r7, #15]
 8002fea:	4945      	ldr	r1, [pc, #276]	; (8003100 <rfSensing+0xc58>)
 8002fec:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002ff0:	fb02 f203 	mul.w	r2, r2, r3
 8002ff4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002ff8:	4413      	add	r3, r2
 8002ffa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ffe:	ee07 3a90 	vmov	s15, r3
 8003002:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003006:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800300a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800300e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8003012:	7bfb      	ldrb	r3, [r7, #15]
 8003014:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003018:	ee17 4a90 	vmov	r4, s15
 800301c:	4838      	ldr	r0, [pc, #224]	; (8003100 <rfSensing+0xc58>)
 800301e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003022:	fb02 f103 	mul.w	r1, r2, r3
 8003026:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800302a:	440a      	add	r2, r1
 800302c:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 8003030:	4933      	ldr	r1, [pc, #204]	; (8003100 <rfSensing+0xc58>)
 8003032:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003036:	fb02 f203 	mul.w	r2, r2, r3
 800303a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800303e:	4413      	add	r3, r2
 8003040:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8003044:	492c      	ldr	r1, [pc, #176]	; (80030f8 <rfSensing+0xc50>)
 8003046:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800304a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i=0; MAXINDX >i; i++)
 800304e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003052:	3301      	adds	r3, #1
 8003054:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003058:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800305c:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8003060:	4293      	cmp	r3, r2
 8003062:	dd90      	ble.n	8002f86 <rfSensing+0xade>
		}
		////////////////////////////////////////////////////////////////////



		for (int m = 0; MAXINDX > m; m++) {
 8003064:	2300      	movs	r3, #0
 8003066:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800306a:	e018      	b.n	800309e <rfSensing+0xbf6>
			if (anaValFltd[m] > maxfreqval) {
 800306c:	4a22      	ldr	r2, [pc, #136]	; (80030f8 <rfSensing+0xc50>)
 800306e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003072:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003076:	4b23      	ldr	r3, [pc, #140]	; (8003104 <rfSensing+0xc5c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d90a      	bls.n	8003094 <rfSensing+0xbec>
				maxfreqval = anaValFltd[m];
 800307e:	4a1e      	ldr	r2, [pc, #120]	; (80030f8 <rfSensing+0xc50>)
 8003080:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003088:	4a1e      	ldr	r2, [pc, #120]	; (8003104 <rfSensing+0xc5c>)
 800308a:	6013      	str	r3, [r2, #0]
				maxfreqidx = m;
 800308c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003090:	4a1d      	ldr	r2, [pc, #116]	; (8003108 <rfSensing+0xc60>)
 8003092:	6013      	str	r3, [r2, #0]
		for (int m = 0; MAXINDX > m; m++) {
 8003094:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003098:	3301      	adds	r3, #1
 800309a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800309e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80030a2:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80030a6:	4293      	cmp	r3, r2
 80030a8:	dde0      	ble.n	800306c <rfSensing+0xbc4>
			}
		}


		/// normalizing to 65535 = 2^12
		float rate = (65535/maxfreqval);
 80030aa:	4b16      	ldr	r3, [pc, #88]	; (8003104 <rfSensing+0xc5c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80030b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b6:	ee07 3a90 	vmov	s15, r3
 80030ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030be:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		//float rate = (16383/maxfreqval);

		for (int m = 0; MAXINDX > m; m++) {
 80030c2:	2300      	movs	r3, #0
 80030c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030c8:	e03f      	b.n	800314a <rfSensing+0xca2>
 80030ca:	bf00      	nop
 80030cc:	24032128 	.word	0x24032128
 80030d0:	240006e4 	.word	0x240006e4
 80030d4:	240322bc 	.word	0x240322bc
 80030d8:	24032260 	.word	0x24032260
 80030dc:	240329e0 	.word	0x240329e0
 80030e0:	2404bb2c 	.word	0x2404bb2c
 80030e4:	24000370 	.word	0x24000370
 80030e8:	240329e4 	.word	0x240329e4
 80030ec:	2404e284 	.word	0x2404e284
 80030f0:	2404bb60 	.word	0x2404bb60
 80030f4:	000f423f 	.word	0x000f423f
 80030f8:	24035120 	.word	0x24035120
 80030fc:	24000144 	.word	0x24000144
 8003100:	240107a4 	.word	0x240107a4
 8003104:	24000364 	.word	0x24000364
 8003108:	24000368 	.word	0x24000368
			anaValFltd[m] = (uint32_t) ((anaValFltd[m] * rate) - 1);
 800310c:	4a70      	ldr	r2, [pc, #448]	; (80032d0 <rfSensing+0xe28>)
 800310e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003116:	ee07 3a90 	vmov	s15, r3
 800311a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800311e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003126:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800312a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800312e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003132:	ee17 1a90 	vmov	r1, s15
 8003136:	4a66      	ldr	r2, [pc, #408]	; (80032d0 <rfSensing+0xe28>)
 8003138:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800313c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int m = 0; MAXINDX > m; m++) {
 8003140:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003144:	3301      	adds	r3, #1
 8003146:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800314a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800314e:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8003152:	4293      	cmp	r3, r2
 8003154:	ddda      	ble.n	800310c <rfSensing+0xc64>
		}

		//peakFreq = stfreqM + (fstepM * maxfreqidx);
		peakFreq = stfrequency + (freqstep * maxfreqidx);
 8003156:	4b5f      	ldr	r3, [pc, #380]	; (80032d4 <rfSensing+0xe2c>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	ee07 3a90 	vmov	s15, r3
 800315e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003162:	4b5d      	ldr	r3, [pc, #372]	; (80032d8 <rfSensing+0xe30>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	ee27 7a27 	vmul.f32	s14, s14, s15
 800316c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003170:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003174:	4b59      	ldr	r3, [pc, #356]	; (80032dc <rfSensing+0xe34>)
 8003176:	edc3 7a00 	vstr	s15, [r3]
	for(int loopCnt =0; MAXLOOP > loopCnt; loopCnt++)
 800317a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800317e:	3301      	adds	r3, #1
 8003180:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003184:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003188:	2b00      	cmp	r3, #0
 800318a:	f77f aabf 	ble.w	800270c <rfSensing+0x264>
		////////////////////////////////////////////////////////////////////
	} // end of MAXLOOP ////////////////////////////////////////////////////////



	SKYSW_RTX_OFF();
 800318e:	2201      	movs	r2, #1
 8003190:	2101      	movs	r1, #1
 8003192:	4853      	ldr	r0, [pc, #332]	; (80032e0 <rfSensing+0xe38>)
 8003194:	f007 fec8 	bl	800af28 <HAL_GPIO_WritePin>
	F2910_RTX_OFF();
 8003198:	2200      	movs	r2, #0
 800319a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800319e:	4851      	ldr	r0, [pc, #324]	; (80032e4 <rfSensing+0xe3c>)
 80031a0:	f007 fec2 	bl	800af28 <HAL_GPIO_WritePin>
 80031a4:	2200      	movs	r2, #0
 80031a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031aa:	484e      	ldr	r0, [pc, #312]	; (80032e4 <rfSensing+0xe3c>)
 80031ac:	f007 febc 	bl	800af28 <HAL_GPIO_WritePin>
 80031b0:	2200      	movs	r2, #0
 80031b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80031b6:	484b      	ldr	r0, [pc, #300]	; (80032e4 <rfSensing+0xe3c>)
 80031b8:	f007 feb6 	bl	800af28 <HAL_GPIO_WritePin>
	//DET_DISABLE();

	// initialize fraction for next integer set
	setvals[0] = 0x000000;
 80031bc:	4b4a      	ldr	r3, [pc, #296]	; (80032e8 <rfSensing+0xe40>)
 80031be:	2200      	movs	r2, #0
 80031c0:	601a      	str	r2, [r3, #0]
	setvals[1] = 0x000000;
 80031c2:	4b49      	ldr	r3, [pc, #292]	; (80032e8 <rfSensing+0xe40>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	605a      	str	r2, [r3, #4]
	setvals[2] = 0x000000;
 80031c8:	4b47      	ldr	r3, [pc, #284]	; (80032e8 <rfSensing+0xe40>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	609a      	str	r2, [r3, #8]

	pullstart=0;
 80031ce:	4b47      	ldr	r3, [pc, #284]	; (80032ec <rfSensing+0xe44>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_MspInit(&hspi1);
 80031d4:	4846      	ldr	r0, [pc, #280]	; (80032f0 <rfSensing+0xe48>)
 80031d6:	f001 fae1 	bl	800479c <HAL_SPI_MspInit>

	for (int j = 0; j < 10; j++) {
 80031da:	2300      	movs	r3, #0
 80031dc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80031de:	e011      	b.n	8003204 <rfSensing+0xd5c>
		HMC832_writeReg(setregs[j], setvals[j]);
 80031e0:	4a44      	ldr	r2, [pc, #272]	; (80032f4 <rfSensing+0xe4c>)
 80031e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031e4:	4413      	add	r3, r2
 80031e6:	781a      	ldrb	r2, [r3, #0]
 80031e8:	493f      	ldr	r1, [pc, #252]	; (80032e8 <rfSensing+0xe40>)
 80031ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80031f0:	4619      	mov	r1, r3
 80031f2:	4610      	mov	r0, r2
 80031f4:	f7fd fd7e 	bl	8000cf4 <HMC832_writeReg>
		//HAL_Delay(1);
		DWT_Delay_us(200);
 80031f8:	20c8      	movs	r0, #200	; 0xc8
 80031fa:	f7fd fca9 	bl	8000b50 <DWT_Delay_us>
	for (int j = 0; j < 10; j++) {
 80031fe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003200:	3301      	adds	r3, #1
 8003202:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003204:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003206:	2b09      	cmp	r3, #9
 8003208:	ddea      	ble.n	80031e0 <rfSensing+0xd38>
	}

	HAL_Delay(2);
 800320a:	2002      	movs	r0, #2
 800320c:	f001 ff0e 	bl	800502c <HAL_Delay>

	HAL_Delay(1);
 8003210:	2001      	movs	r0, #1
 8003212:	f001 ff0b 	bl	800502c <HAL_Delay>
	HMC832_SEN_Clr();
 8003216:	2200      	movs	r2, #0
 8003218:	2108      	movs	r1, #8
 800321a:	4837      	ldr	r0, [pc, #220]	; (80032f8 <rfSensing+0xe50>)
 800321c:	f007 fe84 	bl	800af28 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8003220:	2001      	movs	r0, #1
 8003222:	f001 ff03 	bl	800502c <HAL_Delay>
	HAL_Delay(1);
 8003226:	2001      	movs	r0, #1
 8003228:	f001 ff00 	bl	800502c <HAL_Delay>



	/////////////////// send freq through
	if( powerMeasOn == 0)
 800322c:	4b33      	ldr	r3, [pc, #204]	; (80032fc <rfSensing+0xe54>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10e      	bne.n	8003252 <rfSensing+0xdaa>
	{
		FnCode=0x09;
 8003234:	4b32      	ldr	r3, [pc, #200]	; (8003300 <rfSensing+0xe58>)
 8003236:	2209      	movs	r2, #9
 8003238:	701a      	strb	r2, [r3, #0]
		TxLen = 0x08;
 800323a:	4b32      	ldr	r3, [pc, #200]	; (8003304 <rfSensing+0xe5c>)
 800323c:	2208      	movs	r2, #8
 800323e:	701a      	strb	r2, [r3, #0]

		// calculate power level on the sensor....
		// float maxpower = calPowerRSSI(midcode[ch], maxSensVal[ch]);

		x68_txFreq(ch, peakFreq);
 8003240:	4b26      	ldr	r3, [pc, #152]	; (80032dc <rfSensing+0xe34>)
 8003242:	edd3 7a00 	vldr	s15, [r3]
 8003246:	7bfb      	ldrb	r3, [r7, #15]
 8003248:	eeb0 0a67 	vmov.f32	s0, s15
 800324c:	4618      	mov	r0, r3
 800324e:	f7fe ffdd 	bl	800220c <x68_txFreq>
	}
	if( powerMeasOn == 1)
 8003252:	4b2a      	ldr	r3, [pc, #168]	; (80032fc <rfSensing+0xe54>)
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d11d      	bne.n	8003296 <rfSensing+0xdee>
	{
		FnCode=0x08;
 800325a:	4b29      	ldr	r3, [pc, #164]	; (8003300 <rfSensing+0xe58>)
 800325c:	2208      	movs	r2, #8
 800325e:	701a      	strb	r2, [r3, #0]
		TxLen = 0x0B;
 8003260:	4b28      	ldr	r3, [pc, #160]	; (8003304 <rfSensing+0xe5c>)
 8003262:	220b      	movs	r2, #11
 8003264:	701a      	strb	r2, [r3, #0]
		x68_txFreqNpwr(ch, peakFreq, calPowerRSSI(midcode[ch], maxSensVal[ch]));
 8003266:	4b1d      	ldr	r3, [pc, #116]	; (80032dc <rfSensing+0xe34>)
 8003268:	ed93 8a00 	vldr	s16, [r3]
 800326c:	7bfb      	ldrb	r3, [r7, #15]
 800326e:	4a26      	ldr	r2, [pc, #152]	; (8003308 <rfSensing+0xe60>)
 8003270:	5cd2      	ldrb	r2, [r2, r3]
 8003272:	7bfb      	ldrb	r3, [r7, #15]
 8003274:	4925      	ldr	r1, [pc, #148]	; (800330c <rfSensing+0xe64>)
 8003276:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800327a:	4619      	mov	r1, r3
 800327c:	4610      	mov	r0, r2
 800327e:	f7fd ff13 	bl	80010a8 <calPowerRSSI>
 8003282:	eef0 7a40 	vmov.f32	s15, s0
 8003286:	7bfb      	ldrb	r3, [r7, #15]
 8003288:	eef0 0a67 	vmov.f32	s1, s15
 800328c:	eeb0 0a48 	vmov.f32	s0, s16
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff f819 	bl	80022c8 <x68_txFreqNpwr>


	//x68_txFreq(ch, 912.34);
	// tfreqM=910000000;
	//x68_txFreq(ch, (float)(fstepM/1.0));
	x68_txProcess();
 8003296:	f7fe ff55 	bl	8002144 <x68_txProcess>

	/////////////////// END Of freq sending
	if (MAXINDX < valIndex)
 800329a:	4b1d      	ldr	r3, [pc, #116]	; (8003310 <rfSensing+0xe68>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d903      	bls.n	80032ae <rfSensing+0xe06>
		valIndex = MAXINDX - 1;
 80032a6:	4b1a      	ldr	r3, [pc, #104]	; (8003310 <rfSensing+0xe68>)
 80032a8:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80032ac:	601a      	str	r2, [r3, #0]

	HAL_Delay(10);
 80032ae:	200a      	movs	r0, #10
 80032b0:	f001 febc 	bl	800502c <HAL_Delay>
	//delay_ms(10);

	//blockCtrl = MASS_BLOCK;
	vergine = 0;
 80032b4:	4b17      	ldr	r3, [pc, #92]	; (8003314 <rfSensing+0xe6c>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	701a      	strb	r2, [r3, #0]
	preCh = ch;
 80032ba:	4a17      	ldr	r2, [pc, #92]	; (8003318 <rfSensing+0xe70>)
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	7013      	strb	r3, [r2, #0]
 80032c0:	e000      	b.n	80032c4 <rfSensing+0xe1c>
		return 1;
 80032c2:	bf00      	nop

}
 80032c4:	37dc      	adds	r7, #220	; 0xdc
 80032c6:	46bd      	mov	sp, r7
 80032c8:	ecbd 8b02 	vpop	{d8}
 80032cc:	bd90      	pop	{r4, r7, pc}
 80032ce:	bf00      	nop
 80032d0:	24035120 	.word	0x24035120
 80032d4:	24000368 	.word	0x24000368
 80032d8:	2404e278 	.word	0x2404e278
 80032dc:	2400035c 	.word	0x2400035c
 80032e0:	58020800 	.word	0x58020800
 80032e4:	58020400 	.word	0x58020400
 80032e8:	24000104 	.word	0x24000104
 80032ec:	240322b4 	.word	0x240322b4
 80032f0:	24037834 	.word	0x24037834
 80032f4:	240000f4 	.word	0x240000f4
 80032f8:	58020000 	.word	0x58020000
 80032fc:	240320d0 	.word	0x240320d0
 8003300:	2400057e 	.word	0x2400057e
 8003304:	2400057c 	.word	0x2400057c
 8003308:	240005d4 	.word	0x240005d4
 800330c:	24000584 	.word	0x24000584
 8003310:	24000370 	.word	0x24000370
 8003314:	24000144 	.word	0x24000144
 8003318:	24000358 	.word	0x24000358

0800331c <x68_rxProcess>:
///////////////////////////////// End of RF Sensing Process ///////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////// 68 protocol Rx Process //////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////
U8 x68_rxProcess() {
 800331c:	b580      	push	{r7, lr}
 800331e:	b08e      	sub	sp, #56	; 0x38
 8003320:	af00      	add	r7, sp, #0

	RxDLen = RxData[1];
 8003322:	4bb0      	ldr	r3, [pc, #704]	; (80035e4 <x68_rxProcess+0x2c8>)
 8003324:	785b      	ldrb	r3, [r3, #1]
 8003326:	b29a      	uxth	r2, r3
 8003328:	4baf      	ldr	r3, [pc, #700]	; (80035e8 <x68_rxProcess+0x2cc>)
 800332a:	801a      	strh	r2, [r3, #0]
	RxAddr = RxData[2];
 800332c:	4bad      	ldr	r3, [pc, #692]	; (80035e4 <x68_rxProcess+0x2c8>)
 800332e:	789b      	ldrb	r3, [r3, #2]
 8003330:	b29a      	uxth	r2, r3
 8003332:	4bae      	ldr	r3, [pc, #696]	; (80035ec <x68_rxProcess+0x2d0>)
 8003334:	801a      	strh	r2, [r3, #0]
	FnCode = RxData[3];
 8003336:	4bab      	ldr	r3, [pc, #684]	; (80035e4 <x68_rxProcess+0x2c8>)
 8003338:	78da      	ldrb	r2, [r3, #3]
 800333a:	4bad      	ldr	r3, [pc, #692]	; (80035f0 <x68_rxProcess+0x2d4>)
 800333c:	701a      	strb	r2, [r3, #0]

	if (myID == RxAddr || 0x00 == RxAddr) {
 800333e:	4bad      	ldr	r3, [pc, #692]	; (80035f4 <x68_rxProcess+0x2d8>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	b29a      	uxth	r2, r3
 8003344:	4ba9      	ldr	r3, [pc, #676]	; (80035ec <x68_rxProcess+0x2d0>)
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	429a      	cmp	r2, r3
 800334a:	d004      	beq.n	8003356 <x68_rxProcess+0x3a>
 800334c:	4ba7      	ldr	r3, [pc, #668]	; (80035ec <x68_rxProcess+0x2d0>)
 800334e:	881b      	ldrh	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	f040 8141 	bne.w	80035d8 <x68_rxProcess+0x2bc>

		uartit_on=1;
 8003356:	4ba8      	ldr	r3, [pc, #672]	; (80035f8 <x68_rxProcess+0x2dc>)
 8003358:	2201      	movs	r2, #1
 800335a:	701a      	strb	r2, [r3, #0]

		/////////////////////////////////////////////////////
		// RF TX on, off, sweep on, sweep off FnCode == 0x01
		/////////////////////////////////////////////////////
		if (FnCode == 0x01) {
 800335c:	4ba4      	ldr	r3, [pc, #656]	; (80035f0 <x68_rxProcess+0x2d4>)
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d119      	bne.n	8003398 <x68_rxProcess+0x7c>
			TxLen = 0x05;
 8003364:	4ba5      	ldr	r3, [pc, #660]	; (80035fc <x68_rxProcess+0x2e0>)
 8003366:	2205      	movs	r2, #5
 8003368:	701a      	strb	r2, [r3, #0]
			blockCtrl = CA_BLOCK;
 800336a:	4ba5      	ldr	r3, [pc, #660]	; (8003600 <x68_rxProcess+0x2e4>)
 800336c:	2205      	movs	r2, #5
 800336e:	701a      	strb	r2, [r3, #0]

			//////////// echo back /////////////// programmed
			if (RxData[6] == 0x00) {
 8003370:	4b9c      	ldr	r3, [pc, #624]	; (80035e4 <x68_rxProcess+0x2c8>)
 8003372:	799b      	ldrb	r3, [r3, #6]
 8003374:	2b00      	cmp	r3, #0
 8003376:	f040 812a 	bne.w	80035ce <x68_rxProcess+0x2b2>

				uartit_on=1;
 800337a:	4b9f      	ldr	r3, [pc, #636]	; (80035f8 <x68_rxProcess+0x2dc>)
 800337c:	2201      	movs	r2, #1
 800337e:	701a      	strb	r2, [r3, #0]
				FnCode=0x01;
 8003380:	4b9b      	ldr	r3, [pc, #620]	; (80035f0 <x68_rxProcess+0x2d4>)
 8003382:	2201      	movs	r2, #1
 8003384:	701a      	strb	r2, [r3, #0]
				TxLen = 0x05;
 8003386:	4b9d      	ldr	r3, [pc, #628]	; (80035fc <x68_rxProcess+0x2e0>)
 8003388:	2205      	movs	r2, #5
 800338a:	701a      	strb	r2, [r3, #0]
				x68_txEcho(0x00);
 800338c:	2000      	movs	r0, #0
 800338e:	f7ff f85d 	bl	800244c <x68_txEcho>
				x68_txProcess();
 8003392:	f7fe fed7 	bl	8002144 <x68_txProcess>
 8003396:	e11a      	b.n	80035ce <x68_rxProcess+0x2b2>
		// 0xCH, 0x000000 (st), 0x000000(sp)
		// 0xCH, 0x000000 (st), 0x000000(sp) repeat
		// receiving data format


		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 8003398:	4b95      	ldr	r3, [pc, #596]	; (80035f0 <x68_rxProcess+0x2d4>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b09      	cmp	r3, #9
 800339e:	d004      	beq.n	80033aa <x68_rxProcess+0x8e>
 80033a0:	4b93      	ldr	r3, [pc, #588]	; (80035f0 <x68_rxProcess+0x2d4>)
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	f040 80d7 	bne.w	8003558 <x68_rxProcess+0x23c>

			char tmpstr[32], tmpstr1[32];

			TxLen = 0x05;
 80033aa:	4b94      	ldr	r3, [pc, #592]	; (80035fc <x68_rxProcess+0x2e0>)
 80033ac:	2205      	movs	r2, #5
 80033ae:	701a      	strb	r2, [r3, #0]
			int RxLen = RxData[1];
 80033b0:	4b8c      	ldr	r3, [pc, #560]	; (80035e4 <x68_rxProcess+0x2c8>)
 80033b2:	785b      	ldrb	r3, [r3, #1]
 80033b4:	633b      	str	r3, [r7, #48]	; 0x30
			int chanSize = RxLen/7.0-1;
 80033b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b8:	ee07 3a90 	vmov	s15, r3
 80033bc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80033c0:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80033c4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80033c8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80033cc:	ee37 7b46 	vsub.f64	d7, d7, d6
 80033d0:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80033d4:	ee17 3a90 	vmov	r3, s15
 80033d8:	62fb      	str	r3, [r7, #44]	; 0x2c

			blockCtrl = NO_MEAS_BLOCK;
 80033da:	4b89      	ldr	r3, [pc, #548]	; (8003600 <x68_rxProcess+0x2e4>)
 80033dc:	220a      	movs	r2, #10
 80033de:	701a      	strb	r2, [r3, #0]

			if(FnCode == 0x08)
 80033e0:	4b83      	ldr	r3, [pc, #524]	; (80035f0 <x68_rxProcess+0x2d4>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d103      	bne.n	80033f0 <x68_rxProcess+0xd4>
			{
				powerMeasOn = 1;
 80033e8:	4b86      	ldr	r3, [pc, #536]	; (8003604 <x68_rxProcess+0x2e8>)
 80033ea:	2201      	movs	r2, #1
 80033ec:	701a      	strb	r2, [r3, #0]
 80033ee:	e002      	b.n	80033f6 <x68_rxProcess+0xda>
			} else {
				powerMeasOn = 0;
 80033f0:	4b84      	ldr	r3, [pc, #528]	; (8003604 <x68_rxProcess+0x2e8>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	701a      	strb	r2, [r3, #0]
			}

			// display calibration
			uartit_on=1;
 80033f6:	4b80      	ldr	r3, [pc, #512]	; (80035f8 <x68_rxProcess+0x2dc>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET); // start cal display
 80033fc:	2201      	movs	r2, #1
 80033fe:	2102      	movs	r1, #2
 8003400:	4881      	ldr	r0, [pc, #516]	; (8003608 <x68_rxProcess+0x2ec>)
 8003402:	f007 fd91 	bl	800af28 <HAL_GPIO_WritePin>


			if( chanSize > 0)
 8003406:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003408:	2b00      	cmp	r3, #0
 800340a:	f340 80df 	ble.w	80035cc <x68_rxProcess+0x2b0>



            //// SPI initialize for HMC832 ////////////////
                   // SCLK to low
                   pullstart=0;
 800340e:	4b7f      	ldr	r3, [pc, #508]	; (800360c <x68_rxProcess+0x2f0>)
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
                   MX_SPI1_Init();
 8003414:	f000 fda8 	bl	8003f68 <MX_SPI1_Init>
                   //HAL_SPI_MspDeInit(&hspi1);
                   HAL_SPI_MspInit(&hspi1);
 8003418:	487d      	ldr	r0, [pc, #500]	; (8003610 <x68_rxProcess+0x2f4>)
 800341a:	f001 f9bf 	bl	800479c <HAL_SPI_MspInit>

                   // SEN to low
                   HMC832_SEN_Clr();
 800341e:	2200      	movs	r2, #0
 8003420:	2108      	movs	r1, #8
 8003422:	487c      	ldr	r0, [pc, #496]	; (8003614 <x68_rxProcess+0x2f8>)
 8003424:	f007 fd80 	bl	800af28 <HAL_GPIO_WritePin>

                   HAL_Delay(10);
 8003428:	200a      	movs	r0, #10
 800342a:	f001 fdff 	bl	800502c <HAL_Delay>

                   // power on
                   PWR_ON();
 800342e:	2201      	movs	r2, #1
 8003430:	2110      	movs	r1, #16
 8003432:	4879      	ldr	r0, [pc, #484]	; (8003618 <x68_rxProcess+0x2fc>)
 8003434:	f007 fd78 	bl	800af28 <HAL_GPIO_WritePin>
 8003438:	2201      	movs	r2, #1
 800343a:	2120      	movs	r1, #32
 800343c:	4876      	ldr	r0, [pc, #472]	; (8003618 <x68_rxProcess+0x2fc>)
 800343e:	f007 fd73 	bl	800af28 <HAL_GPIO_WritePin>

                   HAL_Delay(10);
 8003442:	200a      	movs	r0, #10
 8003444:	f001 fdf2 	bl	800502c <HAL_Delay>

                   // SCLK to high
                   pullstart=1;
 8003448:	4b70      	ldr	r3, [pc, #448]	; (800360c <x68_rxProcess+0x2f0>)
 800344a:	2201      	movs	r2, #1
 800344c:	701a      	strb	r2, [r3, #0]
                   MX_SPI1_Init();
 800344e:	f000 fd8b 	bl	8003f68 <MX_SPI1_Init>

                   // SEN to high
                   HMC832_SEN_Set();
 8003452:	2201      	movs	r2, #1
 8003454:	2108      	movs	r1, #8
 8003456:	486f      	ldr	r0, [pc, #444]	; (8003614 <x68_rxProcess+0x2f8>)
 8003458:	f007 fd66 	bl	800af28 <HAL_GPIO_WritePin>

                   HAL_SPI_MspInit(&hspi1);
 800345c:	486c      	ldr	r0, [pc, #432]	; (8003610 <x68_rxProcess+0x2f4>)
 800345e:	f001 f99d 	bl	800479c <HAL_SPI_MspInit>

                   pullstart=2;
 8003462:	4b6a      	ldr	r3, [pc, #424]	; (800360c <x68_rxProcess+0x2f0>)
 8003464:	2202      	movs	r2, #2
 8003466:	701a      	strb	r2, [r3, #0]
                   HAL_SPI_MspInit(&hspi1);
 8003468:	4869      	ldr	r0, [pc, #420]	; (8003610 <x68_rxProcess+0x2f4>)
 800346a:	f001 f997 	bl	800479c <HAL_SPI_MspInit>

                   HAL_Delay(100);
 800346e:	2064      	movs	r0, #100	; 0x64
 8003470:	f001 fddc 	bl	800502c <HAL_Delay>

                   DET_ENABLE();
 8003474:	2201      	movs	r2, #1
 8003476:	f44f 7180 	mov.w	r1, #256	; 0x100
 800347a:	4863      	ldr	r0, [pc, #396]	; (8003608 <x68_rxProcess+0x2ec>)
 800347c:	f007 fd54 	bl	800af28 <HAL_GPIO_WritePin>

                   division = (int) hexatofloat((RxData + 4), 0);
 8003480:	4b66      	ldr	r3, [pc, #408]	; (800361c <x68_rxProcess+0x300>)
 8003482:	2100      	movs	r1, #0
 8003484:	4618      	mov	r0, r3
 8003486:	f7fe fc1f 	bl	8001cc8 <hexatofloat>
 800348a:	eef0 7a40 	vmov.f32	s15, s0
 800348e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003492:	ee17 2a90 	vmov	r2, s15
 8003496:	4b62      	ldr	r3, [pc, #392]	; (8003620 <x68_rxProcess+0x304>)
 8003498:	601a      	str	r2, [r3, #0]
                   if(division > (MAXINDX-100))
 800349a:	4b61      	ldr	r3, [pc, #388]	; (8003620 <x68_rxProcess+0x304>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
 80034a2:	dd03      	ble.n	80034ac <x68_rxProcess+0x190>
                	   division = MAXINDX-100;
 80034a4:	4b5e      	ldr	r3, [pc, #376]	; (8003620 <x68_rxProcess+0x304>)
 80034a6:	f44f 6216 	mov.w	r2, #2400	; 0x960
 80034aa:	601a      	str	r2, [r3, #0]

                   // initizlize channel value
                   // create list and data input from RX
                   if(head != NULL) delete(head);
 80034ac:	4b5d      	ldr	r3, [pc, #372]	; (8003624 <x68_rxProcess+0x308>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d004      	beq.n	80034be <x68_rxProcess+0x1a2>
 80034b4:	4b5b      	ldr	r3, [pc, #364]	; (8003624 <x68_rxProcess+0x308>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4618      	mov	r0, r3
 80034ba:	f7fd fcc9 	bl	8000e50 <delete>
                   head = malloc(sizeof(NODE));
 80034be:	2010      	movs	r0, #16
 80034c0:	f00e ffb2 	bl	8012428 <malloc>
 80034c4:	4603      	mov	r3, r0
 80034c6:	461a      	mov	r2, r3
 80034c8:	4b56      	ldr	r3, [pc, #344]	; (8003624 <x68_rxProcess+0x308>)
 80034ca:	601a      	str	r2, [r3, #0]
                   head->next = NULL;
 80034cc:	4b55      	ldr	r3, [pc, #340]	; (8003624 <x68_rxProcess+0x308>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2200      	movs	r2, #0
 80034d2:	60da      	str	r2, [r3, #12]
                   for(int i=0; chanSize > i; i++)
 80034d4:	2300      	movs	r3, #0
 80034d6:	637b      	str	r3, [r7, #52]	; 0x34
 80034d8:	e033      	b.n	8003542 <x68_rxProcess+0x226>
                   	  {
                	   	   U8 ch = RxData[7+i*7];
 80034da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034dc:	1c5a      	adds	r2, r3, #1
 80034de:	4613      	mov	r3, r2
 80034e0:	00db      	lsls	r3, r3, #3
 80034e2:	1a9b      	subs	r3, r3, r2
 80034e4:	4a3f      	ldr	r2, [pc, #252]	; (80035e4 <x68_rxProcess+0x2c8>)
 80034e6:	5cd3      	ldrb	r3, [r2, r3]
 80034e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
                	   	   float st = hexatofloat((RxData + (8+i*7)), 2);
 80034ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034ee:	4613      	mov	r3, r2
 80034f0:	00db      	lsls	r3, r3, #3
 80034f2:	1a9b      	subs	r3, r3, r2
 80034f4:	3308      	adds	r3, #8
 80034f6:	461a      	mov	r2, r3
 80034f8:	4b3a      	ldr	r3, [pc, #232]	; (80035e4 <x68_rxProcess+0x2c8>)
 80034fa:	4413      	add	r3, r2
 80034fc:	2102      	movs	r1, #2
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fe fbe2 	bl	8001cc8 <hexatofloat>
 8003504:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
                	   	   float sp = hexatofloat((RxData + (11+i*7)), 2);
 8003508:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800350a:	4613      	mov	r3, r2
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	1a9b      	subs	r3, r3, r2
 8003510:	330b      	adds	r3, #11
 8003512:	461a      	mov	r2, r3
 8003514:	4b33      	ldr	r3, [pc, #204]	; (80035e4 <x68_rxProcess+0x2c8>)
 8003516:	4413      	add	r3, r2
 8003518:	2102      	movs	r1, #2
 800351a:	4618      	mov	r0, r3
 800351c:	f7fe fbd4 	bl	8001cc8 <hexatofloat>
 8003520:	ed87 0a08 	vstr	s0, [r7, #32]
                	   	   addLast(head, ch, st, sp);
 8003524:	4b3f      	ldr	r3, [pc, #252]	; (8003624 <x68_rxProcess+0x308>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 800352c:	edd7 0a08 	vldr	s1, [r7, #32]
 8003530:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8003534:	4611      	mov	r1, r2
 8003536:	4618      	mov	r0, r3
 8003538:	f7fd fc5e 	bl	8000df8 <addLast>
                   for(int i=0; chanSize > i; i++)
 800353c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800353e:	3301      	adds	r3, #1
 8003540:	637b      	str	r3, [r7, #52]	; 0x34
 8003542:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003544:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003546:	429a      	cmp	r2, r3
 8003548:	dcc7      	bgt.n	80034da <x68_rxProcess+0x1be>
                   	  }
                   blockCtrl = MEAS_BLOCK;
 800354a:	4b2d      	ldr	r3, [pc, #180]	; (8003600 <x68_rxProcess+0x2e4>)
 800354c:	2209      	movs	r2, #9
 800354e:	701a      	strb	r2, [r3, #0]
                   vergine = 1;
 8003550:	4b35      	ldr	r3, [pc, #212]	; (8003628 <x68_rxProcess+0x30c>)
 8003552:	2201      	movs	r2, #1
 8003554:	701a      	strb	r2, [r3, #0]
		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 8003556:	e039      	b.n	80035cc <x68_rxProcess+0x2b0>


		/////////////////////////////////////////////////////////
		//. Stop flag
		/////////////////////////////////////////////////////////
		else if (FnCode == 0x0A) {
 8003558:	4b25      	ldr	r3, [pc, #148]	; (80035f0 <x68_rxProcess+0x2d4>)
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	2b0a      	cmp	r3, #10
 800355e:	d133      	bne.n	80035c8 <x68_rxProcess+0x2ac>
			// TxLen check value later
			// switch on for analog measure start
			char tmpstr[32], tmpstr1[32];
			test_var = 0;
 8003560:	4b32      	ldr	r3, [pc, #200]	; (800362c <x68_rxProcess+0x310>)
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]
			valIndex = 0;
 8003566:	4b32      	ldr	r3, [pc, #200]	; (8003630 <x68_rxProcess+0x314>)
 8003568:	2200      	movs	r2, #0
 800356a:	601a      	str	r2, [r3, #0]

			// clear memory
			if(head != NULL) {
 800356c:	4b2d      	ldr	r3, [pc, #180]	; (8003624 <x68_rxProcess+0x308>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d007      	beq.n	8003584 <x68_rxProcess+0x268>
				delete(head);
 8003574:	4b2b      	ldr	r3, [pc, #172]	; (8003624 <x68_rxProcess+0x308>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4618      	mov	r0, r3
 800357a:	f7fd fc69 	bl	8000e50 <delete>
				head = NULL;
 800357e:	4b29      	ldr	r3, [pc, #164]	; (8003624 <x68_rxProcess+0x308>)
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]
			}

            pullstart=0;
 8003584:	4b21      	ldr	r3, [pc, #132]	; (800360c <x68_rxProcess+0x2f0>)
 8003586:	2200      	movs	r2, #0
 8003588:	701a      	strb	r2, [r3, #0]
            MX_SPI1_Init();
 800358a:	f000 fced 	bl	8003f68 <MX_SPI1_Init>
            HAL_SPI_MspDeInit(&hspi1);
 800358e:	4820      	ldr	r0, [pc, #128]	; (8003610 <x68_rxProcess+0x2f4>)
 8003590:	f001 fa18 	bl	80049c4 <HAL_SPI_MspDeInit>
            DET_DISABLE();
 8003594:	2200      	movs	r2, #0
 8003596:	f44f 7180 	mov.w	r1, #256	; 0x100
 800359a:	481b      	ldr	r0, [pc, #108]	; (8003608 <x68_rxProcess+0x2ec>)
 800359c:	f007 fcc4 	bl	800af28 <HAL_GPIO_WritePin>



			PWR_OFF();
 80035a0:	2200      	movs	r2, #0
 80035a2:	2110      	movs	r1, #16
 80035a4:	481c      	ldr	r0, [pc, #112]	; (8003618 <x68_rxProcess+0x2fc>)
 80035a6:	f007 fcbf 	bl	800af28 <HAL_GPIO_WritePin>
 80035aa:	2200      	movs	r2, #0
 80035ac:	2120      	movs	r1, #32
 80035ae:	481a      	ldr	r0, [pc, #104]	; (8003618 <x68_rxProcess+0x2fc>)
 80035b0:	f007 fcba 	bl	800af28 <HAL_GPIO_WritePin>

			blockCtrl = NO_MEAS_BLOCK;
 80035b4:	4b12      	ldr	r3, [pc, #72]	; (8003600 <x68_rxProcess+0x2e4>)
 80035b6:	220a      	movs	r2, #10
 80035b8:	701a      	strb	r2, [r3, #0]
			firstLoop = 1;
 80035ba:	4b1e      	ldr	r3, [pc, #120]	; (8003634 <x68_rxProcess+0x318>)
 80035bc:	2201      	movs	r2, #1
 80035be:	701a      	strb	r2, [r3, #0]
			uartit_on=1;
 80035c0:	4b0d      	ldr	r3, [pc, #52]	; (80035f8 <x68_rxProcess+0x2dc>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	701a      	strb	r2, [r3, #0]
 80035c6:	e002      	b.n	80035ce <x68_rxProcess+0x2b2>

			// HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET); // LED debug pin

			// end of FnCode == 0x0A
		} else {
			return 0;
 80035c8:	2300      	movs	r3, #0
 80035ca:	e006      	b.n	80035da <x68_rxProcess+0x2be>
		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 80035cc:	bf00      	nop
		}
		// wait until all execution finished
		TxData[4] = 0x00;
 80035ce:	4b1a      	ldr	r3, [pc, #104]	; (8003638 <x68_rxProcess+0x31c>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	711a      	strb	r2, [r3, #4]

		// end of myID == 0x01 or myID == 0x00
	} else {
		return 0;
	}
	return 1;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e000      	b.n	80035da <x68_rxProcess+0x2be>
		return 0;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3738      	adds	r7, #56	; 0x38
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	24000374 	.word	0x24000374
 80035e8:	24000578 	.word	0x24000578
 80035ec:	2400057a 	.word	0x2400057a
 80035f0:	2400057e 	.word	0x2400057e
 80035f4:	24000348 	.word	0x24000348
 80035f8:	240329b0 	.word	0x240329b0
 80035fc:	2400057c 	.word	0x2400057c
 8003600:	24000146 	.word	0x24000146
 8003604:	240320d0 	.word	0x240320d0
 8003608:	58020c00 	.word	0x58020c00
 800360c:	240322b4 	.word	0x240322b4
 8003610:	24037834 	.word	0x24037834
 8003614:	58020000 	.word	0x58020000
 8003618:	58020800 	.word	0x58020800
 800361c:	24000378 	.word	0x24000378
 8003620:	2404e284 	.word	0x2404e284
 8003624:	2400036c 	.word	0x2400036c
 8003628:	24000144 	.word	0x24000144
 800362c:	24009af4 	.word	0x24009af4
 8003630:	24000370 	.word	0x24000370
 8003634:	24000143 	.word	0x24000143
 8003638:	24000474 	.word	0x24000474

0800363c <comm_rs485_rtxProcess>:

void comm_rs485_rtxProcess() {
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0

	FnErrCode = 0x00;
 8003642:	4b33      	ldr	r3, [pc, #204]	; (8003710 <comm_rs485_rtxProcess+0xd4>)
 8003644:	2200      	movs	r2, #0
 8003646:	701a      	strb	r2, [r3, #0]
	ErrStatus = 0x00;
 8003648:	4b32      	ldr	r3, [pc, #200]	; (8003714 <comm_rs485_rtxProcess+0xd8>)
 800364a:	2200      	movs	r2, #0
 800364c:	701a      	strb	r2, [r3, #0]
	RxFlag = 1;
 800364e:	4b32      	ldr	r3, [pc, #200]	; (8003718 <comm_rs485_rtxProcess+0xdc>)
 8003650:	2201      	movs	r2, #1
 8003652:	701a      	strb	r2, [r3, #0]
	rxiter=0;
 8003654:	4b31      	ldr	r3, [pc, #196]	; (800371c <comm_rs485_rtxProcess+0xe0>)
 8003656:	2200      	movs	r2, #0
 8003658:	601a      	str	r2, [r3, #0]

	for(int i=0; RxSize >i; i++)
 800365a:	2300      	movs	r3, #0
 800365c:	607b      	str	r3, [r7, #4]
 800365e:	e04b      	b.n	80036f8 <comm_rs485_rtxProcess+0xbc>
	{

		std_rs485_rxGetId(i);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7fe fd29 	bl	80020b8 <std_rs485_rxGetId>

		////////////////////////////////////////////////////
		//// x68 protocol start
		////////////////////////////////////////////////////
		//else if (RxID == 0x68) 
		if (RxID == 0x68 && ( myID == RxData[2] || 0x00 == RxData[2] )) {
 8003666:	4b2e      	ldr	r3, [pc, #184]	; (8003720 <comm_rs485_rtxProcess+0xe4>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b68      	cmp	r3, #104	; 0x68
 800366c:	d141      	bne.n	80036f2 <comm_rs485_rtxProcess+0xb6>
 800366e:	4b2d      	ldr	r3, [pc, #180]	; (8003724 <comm_rs485_rtxProcess+0xe8>)
 8003670:	789a      	ldrb	r2, [r3, #2]
 8003672:	4b2d      	ldr	r3, [pc, #180]	; (8003728 <comm_rs485_rtxProcess+0xec>)
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d003      	beq.n	8003682 <comm_rs485_rtxProcess+0x46>
 800367a:	4b2a      	ldr	r3, [pc, #168]	; (8003724 <comm_rs485_rtxProcess+0xe8>)
 800367c:	789b      	ldrb	r3, [r3, #2]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d137      	bne.n	80036f2 <comm_rs485_rtxProcess+0xb6>
			len = RxData[i+1];
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	3301      	adds	r3, #1
 8003686:	4a27      	ldr	r2, [pc, #156]	; (8003724 <comm_rs485_rtxProcess+0xe8>)
 8003688:	5cd3      	ldrb	r3, [r2, r3]
 800368a:	461a      	mov	r2, r3
 800368c:	4b27      	ldr	r3, [pc, #156]	; (800372c <comm_rs485_rtxProcess+0xf0>)
 800368e:	601a      	str	r2, [r3, #0]
			if(len < RxSize -i)
 8003690:	4b27      	ldr	r3, [pc, #156]	; (8003730 <comm_rs485_rtxProcess+0xf4>)
 8003692:	881b      	ldrh	r3, [r3, #0]
 8003694:	461a      	mov	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	1ad2      	subs	r2, r2, r3
 800369a:	4b24      	ldr	r3, [pc, #144]	; (800372c <comm_rs485_rtxProcess+0xf0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	429a      	cmp	r2, r3
 80036a0:	dd0f      	ble.n	80036c2 <comm_rs485_rtxProcess+0x86>
			{
				//  exclude x86 and last crc value: -2
				// if (x68_rxCrcCheck8((U8) (RxSize - 3)))  // working on #1 board
				if (x68_rxCrcCheck8(len, i)) {
 80036a2:	4b22      	ldr	r3, [pc, #136]	; (800372c <comm_rs485_rtxProcess+0xf0>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe fd24 	bl	80020f8 <x68_rxCrcCheck8>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <comm_rs485_rtxProcess+0x7e>

					if (x68_rxProcess()) {
 80036b6:	f7ff fe31 	bl	800331c <x68_rxProcess>
						;
					} 
				}
				rxiter=i;
 80036ba:	4a18      	ldr	r2, [pc, #96]	; (800371c <comm_rs485_rtxProcess+0xe0>)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6013      	str	r3, [r2, #0]
 80036c0:	e017      	b.n	80036f2 <comm_rs485_rtxProcess+0xb6>
			} else { // end of frame size rest left to copy for next process
				memcpy(RxData, RxData+rxiter, RxSize-i);
 80036c2:	4b16      	ldr	r3, [pc, #88]	; (800371c <comm_rs485_rtxProcess+0xe0>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	4b16      	ldr	r3, [pc, #88]	; (8003724 <comm_rs485_rtxProcess+0xe8>)
 80036ca:	18d1      	adds	r1, r2, r3
 80036cc:	4b18      	ldr	r3, [pc, #96]	; (8003730 <comm_rs485_rtxProcess+0xf4>)
 80036ce:	881b      	ldrh	r3, [r3, #0]
 80036d0:	461a      	mov	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	461a      	mov	r2, r3
 80036d8:	4812      	ldr	r0, [pc, #72]	; (8003724 <comm_rs485_rtxProcess+0xe8>)
 80036da:	f00e feb5 	bl	8012448 <memcpy>
				rxiter = RxSize-i;
 80036de:	4b14      	ldr	r3, [pc, #80]	; (8003730 <comm_rs485_rtxProcess+0xf4>)
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	4a0c      	ldr	r2, [pc, #48]	; (800371c <comm_rs485_rtxProcess+0xe0>)
 80036ea:	6013      	str	r3, [r2, #0]
				i = RxSize; // terminate for loop
 80036ec:	4b10      	ldr	r3, [pc, #64]	; (8003730 <comm_rs485_rtxProcess+0xf4>)
 80036ee:	881b      	ldrh	r3, [r3, #0]
 80036f0:	607b      	str	r3, [r7, #4]
	for(int i=0; RxSize >i; i++)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	3301      	adds	r3, #1
 80036f6:	607b      	str	r3, [r7, #4]
 80036f8:	4b0d      	ldr	r3, [pc, #52]	; (8003730 <comm_rs485_rtxProcess+0xf4>)
 80036fa:	881b      	ldrh	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4293      	cmp	r3, r2
 8003702:	dbad      	blt.n	8003660 <comm_rs485_rtxProcess+0x24>
			}

		}
	}
}
 8003704:	bf00      	nop
 8003706:	bf00      	nop
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	2400057f 	.word	0x2400057f
 8003714:	24000580 	.word	0x24000580
 8003718:	24000574 	.word	0x24000574
 800371c:	240329fc 	.word	0x240329fc
 8003720:	2400057d 	.word	0x2400057d
 8003724:	24000374 	.word	0x24000374
 8003728:	24000348 	.word	0x24000348
 800372c:	2404e280 	.word	0x2404e280
 8003730:	24000576 	.word	0x24000576

08003734 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	607a      	str	r2, [r7, #4]
	int i=0;
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 8003744:	2300      	movs	r3, #0
 8003746:	617b      	str	r3, [r7, #20]
 8003748:	e009      	b.n	800375e <_write+0x2a>
		ITM_SendChar((*ptr++));
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	60ba      	str	r2, [r7, #8]
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f7fd f9d4 	bl	8000b00 <ITM_SendChar>
	for(i=0; i<len; i++)
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	3301      	adds	r3, #1
 800375c:	617b      	str	r3, [r7, #20]
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	429a      	cmp	r2, r3
 8003764:	dbf1      	blt.n	800374a <_write+0x16>
	return len;
 8003766:	687b      	ldr	r3, [r7, #4]
}
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}

08003770 <HAL_ADC_ConvHalfCpltCallback>:
uint8_t count=0;



void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
 //memcpy(&user_buff[0], & adc_buff[0], NO_SAMPLE/2);

	memcpy(&user_buff[0], &adc_buff[0], sizeof(uint16_t)*MAXAVG/2);
 8003778:	2208      	movs	r2, #8
 800377a:	4905      	ldr	r1, [pc, #20]	; (8003790 <HAL_ADC_ConvHalfCpltCallback+0x20>)
 800377c:	4805      	ldr	r0, [pc, #20]	; (8003794 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 800377e:	f00e fe63 	bl	8012448 <memcpy>

ADC_HalfConvCpltFlag = 1;
 8003782:	4b05      	ldr	r3, [pc, #20]	; (8003798 <HAL_ADC_ConvHalfCpltCallback+0x28>)
 8003784:	2201      	movs	r2, #1
 8003786:	601a      	str	r2, [r3, #0]

}
 8003788:	bf00      	nop
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	240329e8 	.word	0x240329e8
 8003794:	24032248 	.word	0x24032248
 8003798:	240322b0 	.word	0x240322b0

0800379c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b082      	sub	sp, #8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
//memcpy(&user_buff[NO_SAMPLE/2], & adc_buff[NO_SAMPLE/2], NO_SAMPLE/2);
	//memcpy(&user_buff[0], &adc_buff[0], MAXAVG);

	memcpy(&user_buff[0], &adc_buff[0], sizeof(uint16_t)*MAXAVG);
 80037a4:	2210      	movs	r2, #16
 80037a6:	4905      	ldr	r1, [pc, #20]	; (80037bc <HAL_ADC_ConvCpltCallback+0x20>)
 80037a8:	4805      	ldr	r0, [pc, #20]	; (80037c0 <HAL_ADC_ConvCpltCallback+0x24>)
 80037aa:	f00e fe4d 	bl	8012448 <memcpy>

ADC_ConvCpltFlag = 1;
 80037ae:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <HAL_ADC_ConvCpltCallback+0x28>)
 80037b0:	2201      	movs	r2, #1
 80037b2:	601a      	str	r2, [r3, #0]

}
 80037b4:	bf00      	nop
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	240329e8 	.word	0x240329e8
 80037c0:	24032248 	.word	0x24032248
 80037c4:	240329dc 	.word	0x240329dc

080037c8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM6)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a07      	ldr	r2, [pc, #28]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d107      	bne.n	80037ea <HAL_TIM_PeriodElapsedCallback+0x22>
  {
	  memcpy(&user_buff[0], &adc_buff[0], MAXAVG);
 80037da:	2208      	movs	r2, #8
 80037dc:	4906      	ldr	r1, [pc, #24]	; (80037f8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80037de:	4807      	ldr	r0, [pc, #28]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80037e0:	f00e fe32 	bl	8012448 <memcpy>
	  ADC_ConvCpltFlag = 1;
 80037e4:	4b06      	ldr	r3, [pc, #24]	; (8003800 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	601a      	str	r2, [r3, #0]

  }
}
 80037ea:	bf00      	nop
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40001000 	.word	0x40001000
 80037f8:	240329e8 	.word	0x240329e8
 80037fc:	24032248 	.word	0x24032248
 8003800:	240329dc 	.word	0x240329dc

08003804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08c      	sub	sp, #48	; 0x30
 8003808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	float anglex = 0.0, angley = 0.0;
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
 8003810:	f04f 0300 	mov.w	r3, #0
 8003814:	61bb      	str	r3, [r7, #24]
	int preRx_indx;
	float fthres;

    int setmyID = 0;
 8003816:	2300      	movs	r3, #0
 8003818:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t id1=0, id2=0, id3=0, id4=0;
 800381a:	2300      	movs	r3, #0
 800381c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003820:	2300      	movs	r3, #0
 8003822:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003826:	2300      	movs	r3, #0
 8003828:	75fb      	strb	r3, [r7, #23]
 800382a:	2300      	movs	r3, #0
 800382c:	75bb      	strb	r3, [r7, #22]

    pullstart = 0;
 800382e:	4bb2      	ldr	r3, [pc, #712]	; (8003af8 <main+0x2f4>)
 8003830:	2200      	movs	r2, #0
 8003832:	701a      	strb	r2, [r3, #0]
    uartit_on = 0;
 8003834:	4bb1      	ldr	r3, [pc, #708]	; (8003afc <main+0x2f8>)
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800383a:	f001 fb65 	bl	8004f08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800383e:	f000 fa3d 	bl	8003cbc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003842:	f000 fab3 	bl	8003dac <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003846:	f000 fd45 	bl	80042d4 <MX_GPIO_Init>
  MX_SPI1_Init();
 800384a:	f000 fb8d 	bl	8003f68 <MX_SPI1_Init>
  MX_DMA_Init();
 800384e:	f000 fd21 	bl	8004294 <MX_DMA_Init>
  MX_ADC1_Init();
 8003852:	f000 fadb 	bl	8003e0c <MX_ADC1_Init>
  MX_DAC1_Init();
 8003856:	f000 fb55 	bl	8003f04 <MX_DAC1_Init>
  MX_TIM6_Init();
 800385a:	f000 fc99 	bl	8004190 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 800385e:	f000 fccd 	bl	80041fc <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8003862:	f000 fc47 	bl	80040f4 <MX_TIM3_Init>
  MX_SPI2_Init();
 8003866:	f000 fbed 	bl	8004044 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  // us delay init
  	DWT_Delay_Init();
 800386a:	f7fd f919 	bl	8000aa0 <DWT_Delay_Init>

  	//HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); // OK pin
  	//HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET); // FL pin

  	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);// activate uart rx interrupt every time receiving 1 byte
 800386e:	2201      	movs	r2, #1
 8003870:	49a3      	ldr	r1, [pc, #652]	; (8003b00 <main+0x2fc>)
 8003872:	48a4      	ldr	r0, [pc, #656]	; (8003b04 <main+0x300>)
 8003874:	f00c fa36 	bl	800fce4 <HAL_UART_Receive_IT>
  	//HAL_TIM_Base_Start_IT(&htim4);

  	TIM4->CNT = 0;
 8003878:	4ba3      	ldr	r3, [pc, #652]	; (8003b08 <main+0x304>)
 800387a:	2200      	movs	r2, #0
 800387c:	625a      	str	r2, [r3, #36]	; 0x24

  	test_var = 0;
 800387e:	4ba3      	ldr	r3, [pc, #652]	; (8003b0c <main+0x308>)
 8003880:	2200      	movs	r2, #0
 8003882:	601a      	str	r2, [r3, #0]
  	// HAL_TIM_Base_Start_IT(&htim4); is not working
  	HAL_TIM_Base_Start_IT(&htim3); // for STM32H723
 8003884:	48a2      	ldr	r0, [pc, #648]	; (8003b10 <main+0x30c>)
 8003886:	f00b fc83 	bl	800f190 <HAL_TIM_Base_Start_IT>
  	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800388a:	2100      	movs	r1, #0
 800388c:	48a1      	ldr	r0, [pc, #644]	; (8003b14 <main+0x310>)
 800388e:	f004 f83c 	bl	800790a <HAL_DAC_Start>
  	//ST7789_Init();

  	//// to initialize address index

  	////
  	RxFlag = 0;
 8003892:	4ba1      	ldr	r3, [pc, #644]	; (8003b18 <main+0x314>)
 8003894:	2200      	movs	r2, #0
 8003896:	701a      	strb	r2, [r3, #0]

  	//// should get from eeprom later, firstly

  	/// TEST PURPOSE, register value serialize to check
  	valTestInit();
 8003898:	f7fd fc70 	bl	800117c <valTestInit>
  	//id on eeprom

  	// myID = 0x01;

  	if (fthres < 0)
 800389c:	edd7 7a04 	vldr	s15, [r7, #16]
 80038a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038a8:	d509      	bpl.n	80038be <main+0xba>
  		fthres = -1.0 * fthres;
 80038aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80038ae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80038b2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80038b6:	eef1 7a67 	vneg.f32	s15, s15
 80038ba:	edc7 7a04 	vstr	s15, [r7, #16]

  	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);// activate uart rx interrupt every time receiving 1 byte
 80038be:	2201      	movs	r2, #1
 80038c0:	498f      	ldr	r1, [pc, #572]	; (8003b00 <main+0x2fc>)
 80038c2:	4890      	ldr	r0, [pc, #576]	; (8003b04 <main+0x300>)
 80038c4:	f00c fa0e 	bl	800fce4 <HAL_UART_Receive_IT>
  	//HAL_TIM_Base_Start_IT(&htim4);

  	//TIM4->CNT = 0;


	int sel = 0, selFix = 0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	2300      	movs	r3, #0
 80038ce:	60bb      	str	r3, [r7, #8]
	sel = 2;
 80038d0:	2302      	movs	r3, #2
 80038d2:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET); //DSR on
 80038d4:	2201      	movs	r2, #1
 80038d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038da:	4890      	ldr	r0, [pc, #576]	; (8003b1c <main+0x318>)
 80038dc:	f007 fb24 	bl	800af28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET); //RTS on for receive
 80038e0:	2201      	movs	r2, #1
 80038e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038e6:	488d      	ldr	r0, [pc, #564]	; (8003b1c <main+0x318>)
 80038e8:	f007 fb1e 	bl	800af28 <HAL_GPIO_WritePin>


    ////////////////////////////////////// hardware ID check ////////////////////////////////
     if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_6))
 80038ec:	2140      	movs	r1, #64	; 0x40
 80038ee:	488c      	ldr	r0, [pc, #560]	; (8003b20 <main+0x31c>)
 80038f0:	f007 fb02 	bl	800aef8 <HAL_GPIO_ReadPin>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d002      	beq.n	8003900 <main+0xfc>
     {
             id1 = 1;
 80038fa:	2301      	movs	r3, #1
 80038fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
     }

     if(HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_7))
 8003900:	2180      	movs	r1, #128	; 0x80
 8003902:	4887      	ldr	r0, [pc, #540]	; (8003b20 <main+0x31c>)
 8003904:	f007 faf8 	bl	800aef8 <HAL_GPIO_ReadPin>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d002      	beq.n	8003914 <main+0x110>
     {
             id2 = 1;
 800390e:	2301      	movs	r3, #1
 8003910:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
     }

     if(id1 && id2 )
 8003914:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003918:	2b00      	cmp	r3, #0
 800391a:	d006      	beq.n	800392a <main+0x126>
 800391c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003920:	2b00      	cmp	r3, #0
 8003922:	d002      	beq.n	800392a <main+0x126>
     {
             setmyID = 0;
 8003924:	2300      	movs	r3, #0
 8003926:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003928:	e00c      	b.n	8003944 <main+0x140>
     } else {
             if(id1)
 800392a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800392e:	2b00      	cmp	r3, #0
 8003930:	d002      	beq.n	8003938 <main+0x134>
                     setmyID = 1;
 8003932:	2301      	movs	r3, #1
 8003934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003936:	e005      	b.n	8003944 <main+0x140>
             else if(id2)
 8003938:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800393c:	2b00      	cmp	r3, #0
 800393e:	d001      	beq.n	8003944 <main+0x140>
                     setmyID = 2;
 8003940:	2302      	movs	r3, #2
 8003942:	62fb      	str	r3, [r7, #44]	; 0x2c
     }

     SPECIAL_MX_GPIO_Init(setmyID);
 8003944:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003946:	f000 fdb9 	bl	80044bc <SPECIAL_MX_GPIO_Init>
     myID = setmyID;
 800394a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394c:	b2da      	uxtb	r2, r3
 800394e:	4b75      	ldr	r3, [pc, #468]	; (8003b24 <main+0x320>)
 8003950:	701a      	strb	r2, [r3, #0]

     //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);


		for(int i=0; myID > i; i++ )
 8003952:	2300      	movs	r3, #0
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
 8003956:	e012      	b.n	800397e <main+0x17a>
		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8003958:	2200      	movs	r2, #0
 800395a:	2102      	movs	r1, #2
 800395c:	4870      	ldr	r0, [pc, #448]	; (8003b20 <main+0x31c>)
 800395e:	f007 fae3 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8003962:	2064      	movs	r0, #100	; 0x64
 8003964:	f001 fb62 	bl	800502c <HAL_Delay>

			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8003968:	2201      	movs	r2, #1
 800396a:	2102      	movs	r1, #2
 800396c:	486c      	ldr	r0, [pc, #432]	; (8003b20 <main+0x31c>)
 800396e:	f007 fadb 	bl	800af28 <HAL_GPIO_WritePin>
			HAL_Delay(100);
 8003972:	2064      	movs	r0, #100	; 0x64
 8003974:	f001 fb5a 	bl	800502c <HAL_Delay>
		for(int i=0; myID > i; i++ )
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	3301      	adds	r3, #1
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
 800397e:	4b69      	ldr	r3, [pc, #420]	; (8003b24 <main+0x320>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003986:	4293      	cmp	r3, r2
 8003988:	dbe6      	blt.n	8003958 <main+0x154>
	// reverse to manual clk rise first and enable rise next, pull down for MOSI, MISO
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);	//HMC832 power reset
	HAL_Delay(500);
*/

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);	//HMC832 power reset
 800398a:	2200      	movs	r2, #0
 800398c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003990:	4865      	ldr	r0, [pc, #404]	; (8003b28 <main+0x324>)
 8003992:	f007 fac9 	bl	800af28 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8003996:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800399a:	f001 fb47 	bl	800502c <HAL_Delay>

	//HAL_GPIO_WritePin(GPIOH, GPIO_PIN_0, GPIO_PIN_RESET);//HMC832 PLL power ON
	//HAL_Delay(500);


	rtsLock(0, 0); // unlock all for initialize
 800399e:	2100      	movs	r1, #0
 80039a0:	2000      	movs	r0, #0
 80039a2:	f7fe fb21 	bl	8001fe8 <rtsLock>


	pullstart=0;
 80039a6:	4b54      	ldr	r3, [pc, #336]	; (8003af8 <main+0x2f4>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	701a      	strb	r2, [r3, #0]
	HAL_SPI_MspInit(&hspi1);
 80039ac:	485f      	ldr	r0, [pc, #380]	; (8003b2c <main+0x328>)
 80039ae:	f000 fef5 	bl	800479c <HAL_SPI_MspInit>

	// SPI2 LE disable
	PE43712_SEN_Set();
 80039b2:	2201      	movs	r2, #1
 80039b4:	2120      	movs	r1, #32
 80039b6:	485a      	ldr	r0, [pc, #360]	; (8003b20 <main+0x31c>)
 80039b8:	f007 fab6 	bl	800af28 <HAL_GPIO_WritePin>




	setExecCtl(myID, 1); // I'm idle, initialize
 80039bc:	4b59      	ldr	r3, [pc, #356]	; (8003b24 <main+0x320>)
 80039be:	781b      	ldrb	r3, [r3, #0]
 80039c0:	2101      	movs	r1, #1
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7fe faba 	bl	8001f3c <setExecCtl>

	//HAL_TIM_Base_Start(&htim8);

	HAL_Delay(100);
 80039c8:	2064      	movs	r0, #100	; 0x64
 80039ca:	f001 fb2f 	bl	800502c <HAL_Delay>
	// HMC832_SEN_Set();

	HAL_Delay(100);
 80039ce:	2064      	movs	r0, #100	; 0x64
 80039d0:	f001 fb2c 	bl	800502c <HAL_Delay>

  	//////////////// DMA ADC STAR /////////////////////
  	//HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buff, MAXAVG);
  	//HAL_TIM_Base_Start(&htim2);

	HAL_SYSCFG_EnableBOOST();
 80039d4:	f001 fb64 	bl	80050a0 <HAL_SYSCFG_EnableBOOST>
	HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 80039d8:	2100      	movs	r1, #0
 80039da:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80039de:	f001 fb49 	bl	8005074 <HAL_SYSCFG_AnalogSwitchConfig>

	while(HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY,ADC_SINGLE_ENDED ) != HAL_OK);
 80039e2:	bf00      	nop
 80039e4:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80039e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039ec:	4850      	ldr	r0, [pc, #320]	; (8003b30 <main+0x32c>)
 80039ee:	f003 fce3 	bl	80073b8 <HAL_ADCEx_Calibration_Start>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1f5      	bne.n	80039e4 <main+0x1e0>



		// initialize index on HAL_UART_RxCpltCallback
		// Rx_indx = 0;
		xferDispOn = 0;
 80039f8:	4b4e      	ldr	r3, [pc, #312]	; (8003b34 <main+0x330>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	701a      	strb	r2, [r3, #0]

		////////////// update data memory from buffer ////////////
		if (Rx_indx > 0) {
 80039fe:	4b4e      	ldr	r3, [pc, #312]	; (8003b38 <main+0x334>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	dd2d      	ble.n	8003a62 <main+0x25e>
			//ST7789_WriteString(3, 150, "X68   Rx_idx ", Font_16x26, YELLOW, BLUE);
			do {
				preRx_indx = Rx_indx;
 8003a06:	4b4c      	ldr	r3, [pc, #304]	; (8003b38 <main+0x334>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	607b      	str	r3, [r7, #4]
				HAL_Delay(10);
 8003a0c:	200a      	movs	r0, #10
 8003a0e:	f001 fb0d 	bl	800502c <HAL_Delay>
			} while (Rx_indx > preRx_indx);
 8003a12:	4b49      	ldr	r3, [pc, #292]	; (8003b38 <main+0x334>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	dbf4      	blt.n	8003a06 <main+0x202>

			//if(TIM4->CNT > 200)
			//{
			memcpy(rxBuffer, Rx_Buffer, Rx_indx);
 8003a1c:	4b46      	ldr	r3, [pc, #280]	; (8003b38 <main+0x334>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	461a      	mov	r2, r3
 8003a22:	4946      	ldr	r1, [pc, #280]	; (8003b3c <main+0x338>)
 8003a24:	4846      	ldr	r0, [pc, #280]	; (8003b40 <main+0x33c>)
 8003a26:	f00e fd0f 	bl	8012448 <memcpy>
			//memcpy(RxData, Rx_Buffer, Rx_indx);
			memcpy(RxData+rxiter, Rx_Buffer, Rx_indx);
 8003a2a:	4b46      	ldr	r3, [pc, #280]	; (8003b44 <main+0x340>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	4b45      	ldr	r3, [pc, #276]	; (8003b48 <main+0x344>)
 8003a32:	4413      	add	r3, r2
 8003a34:	4a40      	ldr	r2, [pc, #256]	; (8003b38 <main+0x334>)
 8003a36:	6812      	ldr	r2, [r2, #0]
 8003a38:	4940      	ldr	r1, [pc, #256]	; (8003b3c <main+0x338>)
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f00e fd04 	bl	8012448 <memcpy>
			xferDispOn = 1;
 8003a40:	4b3c      	ldr	r3, [pc, #240]	; (8003b34 <main+0x330>)
 8003a42:	2201      	movs	r2, #1
 8003a44:	701a      	strb	r2, [r3, #0]
			RxSize = dataSize = Rx_indx;
 8003a46:	4b3c      	ldr	r3, [pc, #240]	; (8003b38 <main+0x334>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	4b3f      	ldr	r3, [pc, #252]	; (8003b4c <main+0x348>)
 8003a4e:	801a      	strh	r2, [r3, #0]
 8003a50:	4b3e      	ldr	r3, [pc, #248]	; (8003b4c <main+0x348>)
 8003a52:	881a      	ldrh	r2, [r3, #0]
 8003a54:	4b3e      	ldr	r3, [pc, #248]	; (8003b50 <main+0x34c>)
 8003a56:	801a      	strh	r2, [r3, #0]
			Rx_indx = 0;
 8003a58:	4b37      	ldr	r3, [pc, #220]	; (8003b38 <main+0x334>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
			//TIM4->CNT = 0;

			comm_rs485_rtxProcess();
 8003a5e:	f7ff fded 	bl	800363c <comm_rs485_rtxProcess>
		}
#endif


		// writing ID
		if (blockCtrl == MEAS_BLOCK) {
 8003a62:	4b3c      	ldr	r3, [pc, #240]	; (8003b54 <main+0x350>)
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b09      	cmp	r3, #9
 8003a6a:	f040 80b4 	bne.w	8003bd6 <main+0x3d2>

			// execution control
			blockCtrl = PAUSE_BLOCK;  //for every start require signal
 8003a6e:	4b39      	ldr	r3, [pc, #228]	; (8003b54 <main+0x350>)
 8003a70:	2206      	movs	r2, #6
 8003a72:	701a      	strb	r2, [r3, #0]
			} else {
				setExecCtl(myID, 0); // slave ask master wait
			}
			*/

			setExecCtl(myID, 0); // execution lock
 8003a74:	4b2b      	ldr	r3, [pc, #172]	; (8003b24 <main+0x320>)
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	2100      	movs	r1, #0
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fe fa5e 	bl	8001f3c <setExecCtl>


			NODE *curr = head->next;
 8003a80:	4b35      	ldr	r3, [pc, #212]	; (8003b58 <main+0x354>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	623b      	str	r3, [r7, #32]
			while(curr != NULL)
 8003a88:	e097      	b.n	8003bba <main+0x3b6>
			{
				if( division > 1)
 8003a8a:	4b34      	ldr	r3, [pc, #208]	; (8003b5c <main+0x358>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	f340 8090 	ble.w	8003bb4 <main+0x3b0>
				{
					if( firstLoop == 1)
 8003a94:	4b32      	ldr	r3, [pc, #200]	; (8003b60 <main+0x35c>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d167      	bne.n	8003b6c <main+0x368>
					{
						valTestInit();
 8003a9c:	f7fd fb6e 	bl	800117c <valTestInit>
						midcode[curr->ch]=0x00;
 8003aa0:	6a3b      	ldr	r3, [r7, #32]
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4b2f      	ldr	r3, [pc, #188]	; (8003b64 <main+0x360>)
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	5499      	strb	r1, [r3, r2]

						PE43712_writeReg(0x00, midcode[curr->ch]); // ATTN level control
 8003aac:	6a3b      	ldr	r3, [r7, #32]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	4b2c      	ldr	r3, [pc, #176]	; (8003b64 <main+0x360>)
 8003ab4:	5c9b      	ldrb	r3, [r3, r2]
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f7fd f96b 	bl	8000d94 <PE43712_writeReg>
						rfSensing(curr->ch, curr->stFreq, curr->spFreq);
 8003abe:	6a3b      	ldr	r3, [r7, #32]
 8003ac0:	781a      	ldrb	r2, [r3, #0]
 8003ac2:	6a3b      	ldr	r3, [r7, #32]
 8003ac4:	edd3 7a01 	vldr	s15, [r3, #4]
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	ed93 7a02 	vldr	s14, [r3, #8]
 8003ace:	eef0 0a47 	vmov.f32	s1, s14
 8003ad2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ad6:	4610      	mov	r0, r2
 8003ad8:	f7fe fce6 	bl	80024a8 <rfSensing>
						contBinSearch(maxSensVal[curr->ch], curr->ch);
 8003adc:	6a3b      	ldr	r3, [r7, #32]
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4b21      	ldr	r3, [pc, #132]	; (8003b68 <main+0x364>)
 8003ae4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	4619      	mov	r1, r3
 8003aee:	4610      	mov	r0, r2
 8003af0:	f7fd fa12 	bl	8000f18 <contBinSearch>
 8003af4:	e05e      	b.n	8003bb4 <main+0x3b0>
 8003af6:	bf00      	nop
 8003af8:	240322b4 	.word	0x240322b4
 8003afc:	240329b0 	.word	0x240329b0
 8003b00:	2402b554 	.word	0x2402b554
 8003b04:	240321b8 	.word	0x240321b8
 8003b08:	40000800 	.word	0x40000800
 8003b0c:	24009af4 	.word	0x24009af4
 8003b10:	240320d8 	.word	0x240320d8
 8003b14:	24002e24 	.word	0x24002e24
 8003b18:	24000574 	.word	0x24000574
 8003b1c:	58020000 	.word	0x58020000
 8003b20:	58020c00 	.word	0x58020c00
 8003b24:	24000348 	.word	0x24000348
 8003b28:	58020800 	.word	0x58020800
 8003b2c:	24037834 	.word	0x24037834
 8003b30:	2403213c 	.word	0x2403213c
 8003b34:	24000581 	.word	0x24000581
 8003b38:	24002e10 	.word	0x24002e10
 8003b3c:	240328b0 	.word	0x240328b0
 8003b40:	240327b0 	.word	0x240327b0
 8003b44:	240329fc 	.word	0x240329fc
 8003b48:	24000374 	.word	0x24000374
 8003b4c:	24000582 	.word	0x24000582
 8003b50:	24000576 	.word	0x24000576
 8003b54:	24000146 	.word	0x24000146
 8003b58:	2400036c 	.word	0x2400036c
 8003b5c:	2404e284 	.word	0x2404e284
 8003b60:	24000143 	.word	0x24000143
 8003b64:	240005d4 	.word	0x240005d4
 8003b68:	24000584 	.word	0x24000584

					} else {

						PE43712_writeReg(0x00, midcode[curr->ch]);
 8003b6c:	6a3b      	ldr	r3, [r7, #32]
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	461a      	mov	r2, r3
 8003b72:	4b4b      	ldr	r3, [pc, #300]	; (8003ca0 <main+0x49c>)
 8003b74:	5c9b      	ldrb	r3, [r3, r2]
 8003b76:	4619      	mov	r1, r3
 8003b78:	2000      	movs	r0, #0
 8003b7a:	f7fd f90b 	bl	8000d94 <PE43712_writeReg>
						//PE43712_writeReg(0x00, 0x7F);

						// end of atten level adjust
						rfSensing(curr->ch, curr->stFreq, curr->spFreq); // ATTN level control
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	781a      	ldrb	r2, [r3, #0]
 8003b82:	6a3b      	ldr	r3, [r7, #32]
 8003b84:	edd3 7a01 	vldr	s15, [r3, #4]
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	ed93 7a02 	vldr	s14, [r3, #8]
 8003b8e:	eef0 0a47 	vmov.f32	s1, s14
 8003b92:	eeb0 0a67 	vmov.f32	s0, s15
 8003b96:	4610      	mov	r0, r2
 8003b98:	f7fe fc86 	bl	80024a8 <rfSensing>
						contBinSearch(maxSensVal[curr->ch], curr->ch);
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	4b40      	ldr	r3, [pc, #256]	; (8003ca4 <main+0x4a0>)
 8003ba4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003ba8:	6a3b      	ldr	r3, [r7, #32]
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	4619      	mov	r1, r3
 8003bae:	4610      	mov	r0, r2
 8003bb0:	f7fd f9b2 	bl	8000f18 <contBinSearch>

					}

				}
				curr = curr->next;
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	623b      	str	r3, [r7, #32]
			while(curr != NULL)
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f47f af64 	bne.w	8003a8a <main+0x286>


			}

			if( firstLoop == 1)
 8003bc2:	4b39      	ldr	r3, [pc, #228]	; (8003ca8 <main+0x4a4>)
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d102      	bne.n	8003bd0 <main+0x3cc>
				firstLoop = 0;
 8003bca:	4b37      	ldr	r3, [pc, #220]	; (8003ca8 <main+0x4a4>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	701a      	strb	r2, [r3, #0]


			// execution control , master wait slave finish
			blockCtrl = PAUSE_BLOCK;
 8003bd0:	4b36      	ldr	r3, [pc, #216]	; (8003cac <main+0x4a8>)
 8003bd2:	2206      	movs	r2, #6
 8003bd4:	701a      	strb	r2, [r3, #0]
			valIndex = 0;
		}
#endif

		//// Sync ID1 and ID2 for
		if(blockCtrl == PAUSE_BLOCK)
 8003bd6:	4b35      	ldr	r3, [pc, #212]	; (8003cac <main+0x4a8>)
 8003bd8:	781b      	ldrb	r3, [r3, #0]
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	2b06      	cmp	r3, #6
 8003bde:	d13d      	bne.n	8003c5c <main+0x458>
		{
			// check if it is
			// if master
			setExecCtl(myID, 1);
 8003be0:	4b33      	ldr	r3, [pc, #204]	; (8003cb0 <main+0x4ac>)
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	2101      	movs	r1, #1
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe f9a8 	bl	8001f3c <setExecCtl>
			if(waitExecCtl(0))
 8003bec:	2000      	movs	r0, #0
 8003bee:	f7fe f945 	bl	8001e7c <waitExecCtl>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d025      	beq.n	8003c44 <main+0x440>
			{
				// if both sl#1 and sl#2 finished
				setExecCtl(myID, 0);
 8003bf8:	4b2d      	ldr	r3, [pc, #180]	; (8003cb0 <main+0x4ac>)
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fe f99c 	bl	8001f3c <setExecCtl>
				DWT_Delay_us(100);
 8003c04:	2064      	movs	r0, #100	; 0x64
 8003c06:	f7fc ffa3 	bl	8000b50 <DWT_Delay_us>

				if(waitExecCtl(1)) // #if one of sl1# or sl#2 is low
 8003c0a:	2001      	movs	r0, #1
 8003c0c:	f7fe f936 	bl	8001e7c <waitExecCtl>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <main+0x426>
				{
					setExecCtl(myID, 1);
 8003c16:	4b26      	ldr	r3, [pc, #152]	; (8003cb0 <main+0x4ac>)
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	2101      	movs	r1, #1
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7fe f98d 	bl	8001f3c <setExecCtl>
					blockCtrl = MEAS_BLOCK;
 8003c22:	4b22      	ldr	r3, [pc, #136]	; (8003cac <main+0x4a8>)
 8003c24:	2209      	movs	r2, #9
 8003c26:	701a      	strb	r2, [r3, #0]
 8003c28:	e018      	b.n	8003c5c <main+0x458>
				} else { // exception : no answer
					blockCtrl = PAUSE_BLOCK;
 8003c2a:	4b20      	ldr	r3, [pc, #128]	; (8003cac <main+0x4a8>)
 8003c2c:	2206      	movs	r2, #6
 8003c2e:	701a      	strb	r2, [r3, #0]
					uartit_on = 0;
 8003c30:	4b20      	ldr	r3, [pc, #128]	; (8003cb4 <main+0x4b0>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	701a      	strb	r2, [r3, #0]
					setExecCtl(myID, 1);
 8003c36:	4b1e      	ldr	r3, [pc, #120]	; (8003cb0 <main+0x4ac>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f7fe f97d 	bl	8001f3c <setExecCtl>
 8003c42:	e00b      	b.n	8003c5c <main+0x458>
				}

			} else { // exception : no answer
				blockCtrl = PAUSE_BLOCK;
 8003c44:	4b19      	ldr	r3, [pc, #100]	; (8003cac <main+0x4a8>)
 8003c46:	2206      	movs	r2, #6
 8003c48:	701a      	strb	r2, [r3, #0]
				uartit_on = 0;
 8003c4a:	4b1a      	ldr	r3, [pc, #104]	; (8003cb4 <main+0x4b0>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	701a      	strb	r2, [r3, #0]
				setExecCtl(myID, 1);
 8003c50:	4b17      	ldr	r3, [pc, #92]	; (8003cb0 <main+0x4ac>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2101      	movs	r1, #1
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fe f970 	bl	8001f3c <setExecCtl>




		// light on off
        if(uartit_on)
 8003c5c:	4b15      	ldr	r3, [pc, #84]	; (8003cb4 <main+0x4b0>)
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d013      	beq.n	8003c8c <main+0x488>
           {
        		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8003c64:	2200      	movs	r2, #0
 8003c66:	2102      	movs	r1, #2
 8003c68:	4813      	ldr	r0, [pc, #76]	; (8003cb8 <main+0x4b4>)
 8003c6a:	f007 f95d 	bl	800af28 <HAL_GPIO_WritePin>
              HAL_Delay(100);
 8003c6e:	2064      	movs	r0, #100	; 0x64
 8003c70:	f001 f9dc 	bl	800502c <HAL_Delay>

              HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8003c74:	2201      	movs	r2, #1
 8003c76:	2102      	movs	r1, #2
 8003c78:	480f      	ldr	r0, [pc, #60]	; (8003cb8 <main+0x4b4>)
 8003c7a:	f007 f955 	bl	800af28 <HAL_GPIO_WritePin>
              HAL_Delay(100);
 8003c7e:	2064      	movs	r0, #100	; 0x64
 8003c80:	f001 f9d4 	bl	800502c <HAL_Delay>

              uartit_on = 0;
 8003c84:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <main+0x4b0>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
 8003c8a:	e004      	b.n	8003c96 <main+0x492>

           } else {
               HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	2102      	movs	r1, #2
 8003c90:	4809      	ldr	r0, [pc, #36]	; (8003cb8 <main+0x4b4>)
 8003c92:	f007 f949 	bl	800af28 <HAL_GPIO_WritePin>
           }

        uartit_on = 0;
 8003c96:	4b07      	ldr	r3, [pc, #28]	; (8003cb4 <main+0x4b0>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]
		xferDispOn = 0;
 8003c9c:	e6ac      	b.n	80039f8 <main+0x1f4>
 8003c9e:	bf00      	nop
 8003ca0:	240005d4 	.word	0x240005d4
 8003ca4:	24000584 	.word	0x24000584
 8003ca8:	24000143 	.word	0x24000143
 8003cac:	24000146 	.word	0x24000146
 8003cb0:	24000348 	.word	0x24000348
 8003cb4:	240329b0 	.word	0x240329b0
 8003cb8:	58020c00 	.word	0x58020c00

08003cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b09c      	sub	sp, #112	; 0x70
 8003cc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003cc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cc6:	224c      	movs	r2, #76	; 0x4c
 8003cc8:	2100      	movs	r1, #0
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f00e fbca 	bl	8012464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cd0:	1d3b      	adds	r3, r7, #4
 8003cd2:	2220      	movs	r2, #32
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f00e fbc4 	bl	8012464 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003cdc:	2002      	movs	r0, #2
 8003cde:	f007 f93d 	bl	800af5c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	603b      	str	r3, [r7, #0]
 8003ce6:	4b2f      	ldr	r3, [pc, #188]	; (8003da4 <SystemClock_Config+0xe8>)
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	4a2e      	ldr	r2, [pc, #184]	; (8003da4 <SystemClock_Config+0xe8>)
 8003cec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003cf0:	6193      	str	r3, [r2, #24]
 8003cf2:	4b2c      	ldr	r3, [pc, #176]	; (8003da4 <SystemClock_Config+0xe8>)
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003cfa:	603b      	str	r3, [r7, #0]
 8003cfc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003cfe:	bf00      	nop
 8003d00:	4b28      	ldr	r3, [pc, #160]	; (8003da4 <SystemClock_Config+0xe8>)
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0c:	d1f8      	bne.n	8003d00 <SystemClock_Config+0x44>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8003d0e:	4b26      	ldr	r3, [pc, #152]	; (8003da8 <SystemClock_Config+0xec>)
 8003d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d12:	f023 0303 	bic.w	r3, r3, #3
 8003d16:	4a24      	ldr	r2, [pc, #144]	; (8003da8 <SystemClock_Config+0xec>)
 8003d18:	f043 0302 	orr.w	r3, r3, #2
 8003d1c:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8003d22:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8003d26:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003d30:	2304      	movs	r3, #4
 8003d32:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 8003d34:	2320      	movs	r3, #32
 8003d36:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003d40:	2302      	movs	r3, #2
 8003d42:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8003d44:	230c      	movs	r3, #12
 8003d46:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003d50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d54:	4618      	mov	r0, r3
 8003d56:	f007 f93b 	bl	800afd0 <HAL_RCC_OscConfig>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d001      	beq.n	8003d64 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8003d60:	f000 fc2e 	bl	80045c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d64:	233f      	movs	r3, #63	; 0x3f
 8003d66:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003d70:	2308      	movs	r3, #8
 8003d72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003d74:	2340      	movs	r3, #64	; 0x40
 8003d76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003d78:	2340      	movs	r3, #64	; 0x40
 8003d7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003d7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d80:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003d82:	2340      	movs	r3, #64	; 0x40
 8003d84:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003d86:	1d3b      	adds	r3, r7, #4
 8003d88:	2102      	movs	r1, #2
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f007 fccc 	bl	800b728 <HAL_RCC_ClockConfig>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d001      	beq.n	8003d9a <SystemClock_Config+0xde>
  {
    Error_Handler();
 8003d96:	f000 fc13 	bl	80045c0 <Error_Handler>
  }
}
 8003d9a:	bf00      	nop
 8003d9c:	3770      	adds	r7, #112	; 0x70
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	58024800 	.word	0x58024800
 8003da8:	58024400 	.word	0x58024400

08003dac <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b0ae      	sub	sp, #184	; 0xb8
 8003db0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003db2:	1d3b      	adds	r3, r7, #4
 8003db4:	22b4      	movs	r2, #180	; 0xb4
 8003db6:	2100      	movs	r1, #0
 8003db8:	4618      	mov	r0, r3
 8003dba:	f00e fb53 	bl	8012464 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI2
 8003dbe:	f44f 2301 	mov.w	r3, #528384	; 0x81000
 8003dc2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 8003dc8:	2310      	movs	r3, #16
 8003dca:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8003dcc:	2302      	movs	r3, #2
 8003dce:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8003dd8:	23c0      	movs	r3, #192	; 0xc0
 8003dda:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8003de0:	2300      	movs	r3, #0
 8003de2:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8003de4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003de8:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8003dea:	2300      	movs	r3, #0
 8003dec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003df0:	1d3b      	adds	r3, r7, #4
 8003df2:	4618      	mov	r0, r3
 8003df4:	f008 f824 	bl	800be40 <HAL_RCCEx_PeriphCLKConfig>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8003dfe:	f000 fbdf 	bl	80045c0 <Error_Handler>
  }
}
 8003e02:	bf00      	nop
 8003e04:	37b8      	adds	r7, #184	; 0xb8
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
	...

08003e0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b08c      	sub	sp, #48	; 0x30
 8003e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003e12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e16:	2200      	movs	r2, #0
 8003e18:	601a      	str	r2, [r3, #0]
 8003e1a:	605a      	str	r2, [r3, #4]
 8003e1c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003e1e:	463b      	mov	r3, r7
 8003e20:	2224      	movs	r2, #36	; 0x24
 8003e22:	2100      	movs	r1, #0
 8003e24:	4618      	mov	r0, r3
 8003e26:	f00e fb1d 	bl	8012464 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8003e2a:	4b33      	ldr	r3, [pc, #204]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e2c:	4a33      	ldr	r2, [pc, #204]	; (8003efc <MX_ADC1_Init+0xf0>)
 8003e2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8003e30:	4b31      	ldr	r3, [pc, #196]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e32:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003e36:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8003e38:	4b2f      	ldr	r3, [pc, #188]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003e3e:	4b2e      	ldr	r3, [pc, #184]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e44:	4b2c      	ldr	r3, [pc, #176]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e46:	2204      	movs	r2, #4
 8003e48:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003e4a:	4b2b      	ldr	r3, [pc, #172]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003e50:	4b29      	ldr	r3, [pc, #164]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e52:	2201      	movs	r2, #1
 8003e54:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003e56:	4b28      	ldr	r3, [pc, #160]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e58:	2201      	movs	r2, #1
 8003e5a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e5c:	4b26      	ldr	r3, [pc, #152]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e64:	4b24      	ldr	r3, [pc, #144]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e6a:	4b23      	ldr	r3, [pc, #140]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_ONESHOT;
 8003e70:	4b21      	ldr	r3, [pc, #132]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e72:	2201      	movs	r2, #1
 8003e74:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003e76:	4b20      	ldr	r3, [pc, #128]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e7c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8003e7e:	4b1e      	ldr	r3, [pc, #120]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e80:	2200      	movs	r2, #0
 8003e82:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8003e84:	4b1c      	ldr	r3, [pc, #112]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e8c:	481a      	ldr	r0, [pc, #104]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003e8e:	f001 fc53 	bl	8005738 <HAL_ADC_Init>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003e98:	f000 fb92 	bl	80045c0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003ea0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4814      	ldr	r0, [pc, #80]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003ea8:	f003 fb1c 	bl	80074e4 <HAL_ADCEx_MultiModeConfigChannel>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8003eb2:	f000 fb85 	bl	80045c0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8003eb6:	4b12      	ldr	r3, [pc, #72]	; (8003f00 <MX_ADC1_Init+0xf4>)
 8003eb8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003eba:	2306      	movs	r3, #6
 8003ebc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003ec2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003ec6:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003ec8:	2304      	movs	r3, #4
 8003eca:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003ed6:	463b      	mov	r3, r7
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4807      	ldr	r0, [pc, #28]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003edc:	f002 f9c0 	bl	8006260 <HAL_ADC_ConfigChannel>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003ee6:	f000 fb6b 	bl	80045c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  HAL_ADC_MspInit(&hadc1);
 8003eea:	4803      	ldr	r0, [pc, #12]	; (8003ef8 <MX_ADC1_Init+0xec>)
 8003eec:	f000 fb88 	bl	8004600 <HAL_ADC_MspInit>



  /* USER CODE END ADC1_Init 2 */

}
 8003ef0:	bf00      	nop
 8003ef2:	3730      	adds	r7, #48	; 0x30
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	2403213c 	.word	0x2403213c
 8003efc:	40022000 	.word	0x40022000
 8003f00:	43210000 	.word	0x43210000

08003f04 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b08a      	sub	sp, #40	; 0x28
 8003f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003f0a:	1d3b      	adds	r3, r7, #4
 8003f0c:	2224      	movs	r2, #36	; 0x24
 8003f0e:	2100      	movs	r1, #0
 8003f10:	4618      	mov	r0, r3
 8003f12:	f00e faa7 	bl	8012464 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003f16:	4b12      	ldr	r3, [pc, #72]	; (8003f60 <MX_DAC1_Init+0x5c>)
 8003f18:	4a12      	ldr	r2, [pc, #72]	; (8003f64 <MX_DAC1_Init+0x60>)
 8003f1a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003f1c:	4810      	ldr	r0, [pc, #64]	; (8003f60 <MX_DAC1_Init+0x5c>)
 8003f1e:	f003 fcd2 	bl	80078c6 <HAL_DAC_Init>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d001      	beq.n	8003f2c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003f28:	f000 fb4a 	bl	80045c0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003f30:	2300      	movs	r3, #0
 8003f32:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003f40:	1d3b      	adds	r3, r7, #4
 8003f42:	2200      	movs	r2, #0
 8003f44:	4619      	mov	r1, r3
 8003f46:	4806      	ldr	r0, [pc, #24]	; (8003f60 <MX_DAC1_Init+0x5c>)
 8003f48:	f003 fdba 	bl	8007ac0 <HAL_DAC_ConfigChannel>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8003f52:	f000 fb35 	bl	80045c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003f56:	bf00      	nop
 8003f58:	3728      	adds	r7, #40	; 0x28
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	24002e24 	.word	0x24002e24
 8003f64:	40007400 	.word	0x40007400

08003f68 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003f6c:	4b32      	ldr	r3, [pc, #200]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003f6e:	4a33      	ldr	r2, [pc, #204]	; (800403c <MX_SPI1_Init+0xd4>)
 8003f70:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f72:	4b31      	ldr	r3, [pc, #196]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003f74:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003f78:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003f7a:	4b2f      	ldr	r3, [pc, #188]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f80:	4b2d      	ldr	r3, [pc, #180]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003f82:	2207      	movs	r2, #7
 8003f84:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003f86:	4b2c      	ldr	r3, [pc, #176]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003f88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f8c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003f8e:	4b2a      	ldr	r3, [pc, #168]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003f90:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003f96:	4b28      	ldr	r3, [pc, #160]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003f98:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003f9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f9e:	4b26      	ldr	r3, [pc, #152]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fa4:	4b24      	ldr	r3, [pc, #144]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003faa:	4b23      	ldr	r3, [pc, #140]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fb0:	4b21      	ldr	r3, [pc, #132]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8003fb6:	4b20      	ldr	r3, [pc, #128]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003fbc:	4b1e      	ldr	r3, [pc, #120]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fbe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003fc2:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003fc4:	4b1c      	ldr	r3, [pc, #112]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003fca:	4b1b      	ldr	r3, [pc, #108]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003fd0:	4b19      	ldr	r3, [pc, #100]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003fd6:	4b18      	ldr	r3, [pc, #96]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003fdc:	4b16      	ldr	r3, [pc, #88]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003fe2:	4b15      	ldr	r3, [pc, #84]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003fe8:	4b13      	ldr	r3, [pc, #76]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003fee:	4b12      	ldr	r3, [pc, #72]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003ff4:	4b10      	ldr	r3, [pc, #64]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003ffa:	480f      	ldr	r0, [pc, #60]	; (8004038 <MX_SPI1_Init+0xd0>)
 8003ffc:	f009 ffb2 	bl	800df64 <HAL_SPI_Init>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8004006:	f000 fadb 	bl	80045c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  if(pullstart >= 1)
 800400a:	4b0d      	ldr	r3, [pc, #52]	; (8004040 <MX_SPI1_Init+0xd8>)
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d004      	beq.n	800401c <MX_SPI1_Init+0xb4>
  {
	  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 8004012:	4b09      	ldr	r3, [pc, #36]	; (8004038 <MX_SPI1_Init+0xd0>)
 8004014:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004018:	655a      	str	r2, [r3, #84]	; 0x54
 800401a:	e002      	b.n	8004022 <MX_SPI1_Init+0xba>
  } else {
	  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800401c:	4b06      	ldr	r3, [pc, #24]	; (8004038 <MX_SPI1_Init+0xd0>)
 800401e:	2200      	movs	r2, #0
 8004020:	655a      	str	r2, [r3, #84]	; 0x54
  }
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004022:	4805      	ldr	r0, [pc, #20]	; (8004038 <MX_SPI1_Init+0xd0>)
 8004024:	f009 ff9e 	bl	800df64 <HAL_SPI_Init>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <MX_SPI1_Init+0xca>
  {
    Error_Handler();
 800402e:	f000 fac7 	bl	80045c0 <Error_Handler>
  }


  /* USER CODE END SPI1_Init 2 */

}
 8004032:	bf00      	nop
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	24037834 	.word	0x24037834
 800403c:	40013000 	.word	0x40013000
 8004040:	240322b4 	.word	0x240322b4

08004044 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004048:	4b28      	ldr	r3, [pc, #160]	; (80040ec <MX_SPI2_Init+0xa8>)
 800404a:	4a29      	ldr	r2, [pc, #164]	; (80040f0 <MX_SPI2_Init+0xac>)
 800404c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800404e:	4b27      	ldr	r3, [pc, #156]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004050:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8004054:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8004056:	4b25      	ldr	r3, [pc, #148]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004058:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 800405c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800405e:	4b23      	ldr	r3, [pc, #140]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004060:	2207      	movs	r2, #7
 8004062:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004064:	4b21      	ldr	r3, [pc, #132]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004066:	2200      	movs	r2, #0
 8004068:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800406a:	4b20      	ldr	r3, [pc, #128]	; (80040ec <MX_SPI2_Init+0xa8>)
 800406c:	2200      	movs	r2, #0
 800406e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004070:	4b1e      	ldr	r3, [pc, #120]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004072:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004076:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004078:	4b1c      	ldr	r3, [pc, #112]	; (80040ec <MX_SPI2_Init+0xa8>)
 800407a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800407e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8004080:	4b1a      	ldr	r3, [pc, #104]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004082:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004086:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004088:	4b18      	ldr	r3, [pc, #96]	; (80040ec <MX_SPI2_Init+0xa8>)
 800408a:	2200      	movs	r2, #0
 800408c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800408e:	4b17      	ldr	r3, [pc, #92]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004090:	2200      	movs	r2, #0
 8004092:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8004094:	4b15      	ldr	r3, [pc, #84]	; (80040ec <MX_SPI2_Init+0xa8>)
 8004096:	2200      	movs	r2, #0
 8004098:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800409a:	4b14      	ldr	r3, [pc, #80]	; (80040ec <MX_SPI2_Init+0xa8>)
 800409c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80040a0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80040a2:	4b12      	ldr	r3, [pc, #72]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80040a8:	4b10      	ldr	r3, [pc, #64]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80040ae:	4b0f      	ldr	r3, [pc, #60]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80040b4:	4b0d      	ldr	r3, [pc, #52]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80040ba:	4b0c      	ldr	r3, [pc, #48]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040bc:	2200      	movs	r2, #0
 80040be:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80040c0:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80040c6:	4b09      	ldr	r3, [pc, #36]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80040cc:	4b07      	ldr	r3, [pc, #28]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80040d2:	4b06      	ldr	r3, [pc, #24]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80040d8:	4804      	ldr	r0, [pc, #16]	; (80040ec <MX_SPI2_Init+0xa8>)
 80040da:	f009 ff43 	bl	800df64 <HAL_SPI_Init>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 80040e4:	f000 fa6c 	bl	80045c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80040e8:	bf00      	nop
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	24000650 	.word	0x24000650
 80040f0:	40003800 	.word	0x40003800

080040f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b088      	sub	sp, #32
 80040f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80040fa:	f107 0310 	add.w	r3, r7, #16
 80040fe:	2200      	movs	r2, #0
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	605a      	str	r2, [r3, #4]
 8004104:	609a      	str	r2, [r3, #8]
 8004106:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004108:	1d3b      	adds	r3, r7, #4
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	605a      	str	r2, [r3, #4]
 8004110:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004112:	4b1d      	ldr	r3, [pc, #116]	; (8004188 <MX_TIM3_Init+0x94>)
 8004114:	4a1d      	ldr	r2, [pc, #116]	; (800418c <MX_TIM3_Init+0x98>)
 8004116:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 8004118:	4b1b      	ldr	r3, [pc, #108]	; (8004188 <MX_TIM3_Init+0x94>)
 800411a:	2200      	movs	r2, #0
 800411c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800411e:	4b1a      	ldr	r3, [pc, #104]	; (8004188 <MX_TIM3_Init+0x94>)
 8004120:	2200      	movs	r2, #0
 8004122:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004124:	4b18      	ldr	r3, [pc, #96]	; (8004188 <MX_TIM3_Init+0x94>)
 8004126:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800412a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800412c:	4b16      	ldr	r3, [pc, #88]	; (8004188 <MX_TIM3_Init+0x94>)
 800412e:	2200      	movs	r2, #0
 8004130:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004132:	4b15      	ldr	r3, [pc, #84]	; (8004188 <MX_TIM3_Init+0x94>)
 8004134:	2200      	movs	r2, #0
 8004136:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004138:	4813      	ldr	r0, [pc, #76]	; (8004188 <MX_TIM3_Init+0x94>)
 800413a:	f00a ffd2 	bl	800f0e2 <HAL_TIM_Base_Init>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d001      	beq.n	8004148 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004144:	f000 fa3c 	bl	80045c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004148:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800414c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800414e:	f107 0310 	add.w	r3, r7, #16
 8004152:	4619      	mov	r1, r3
 8004154:	480c      	ldr	r0, [pc, #48]	; (8004188 <MX_TIM3_Init+0x94>)
 8004156:	f00b f9c1 	bl	800f4dc <HAL_TIM_ConfigClockSource>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d001      	beq.n	8004164 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004160:	f000 fa2e 	bl	80045c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004164:	2300      	movs	r3, #0
 8004166:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004168:	2300      	movs	r3, #0
 800416a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800416c:	1d3b      	adds	r3, r7, #4
 800416e:	4619      	mov	r1, r3
 8004170:	4805      	ldr	r0, [pc, #20]	; (8004188 <MX_TIM3_Init+0x94>)
 8004172:	f00b fc17 	bl	800f9a4 <HAL_TIMEx_MasterConfigSynchronization>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800417c:	f000 fa20 	bl	80045c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004180:	bf00      	nop
 8004182:	3720      	adds	r7, #32
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	240320d8 	.word	0x240320d8
 800418c:	40000400 	.word	0x40000400

08004190 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004196:	1d3b      	adds	r3, r7, #4
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	605a      	str	r2, [r3, #4]
 800419e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80041a0:	4b14      	ldr	r3, [pc, #80]	; (80041f4 <MX_TIM6_Init+0x64>)
 80041a2:	4a15      	ldr	r2, [pc, #84]	; (80041f8 <MX_TIM6_Init+0x68>)
 80041a4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 400;
 80041a6:	4b13      	ldr	r3, [pc, #76]	; (80041f4 <MX_TIM6_Init+0x64>)
 80041a8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80041ac:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041ae:	4b11      	ldr	r3, [pc, #68]	; (80041f4 <MX_TIM6_Init+0x64>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 80041b4:	4b0f      	ldr	r3, [pc, #60]	; (80041f4 <MX_TIM6_Init+0x64>)
 80041b6:	2264      	movs	r2, #100	; 0x64
 80041b8:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041ba:	4b0e      	ldr	r3, [pc, #56]	; (80041f4 <MX_TIM6_Init+0x64>)
 80041bc:	2200      	movs	r2, #0
 80041be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80041c0:	480c      	ldr	r0, [pc, #48]	; (80041f4 <MX_TIM6_Init+0x64>)
 80041c2:	f00a ff8e 	bl	800f0e2 <HAL_TIM_Base_Init>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80041cc:	f000 f9f8 	bl	80045c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041d0:	2300      	movs	r3, #0
 80041d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041d4:	2300      	movs	r3, #0
 80041d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80041d8:	1d3b      	adds	r3, r7, #4
 80041da:	4619      	mov	r1, r3
 80041dc:	4805      	ldr	r0, [pc, #20]	; (80041f4 <MX_TIM6_Init+0x64>)
 80041de:	f00b fbe1 	bl	800f9a4 <HAL_TIMEx_MasterConfigSynchronization>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80041e8:	f000 f9ea 	bl	80045c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80041ec:	bf00      	nop
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	24032764 	.word	0x24032764
 80041f8:	40001000 	.word	0x40001000

080041fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004200:	4b22      	ldr	r3, [pc, #136]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004202:	4a23      	ldr	r2, [pc, #140]	; (8004290 <MX_USART1_UART_Init+0x94>)
 8004204:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004206:	4b21      	ldr	r3, [pc, #132]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004208:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800420c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800420e:	4b1f      	ldr	r3, [pc, #124]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004210:	2200      	movs	r2, #0
 8004212:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004214:	4b1d      	ldr	r3, [pc, #116]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004216:	2200      	movs	r2, #0
 8004218:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800421a:	4b1c      	ldr	r3, [pc, #112]	; (800428c <MX_USART1_UART_Init+0x90>)
 800421c:	2200      	movs	r2, #0
 800421e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004220:	4b1a      	ldr	r3, [pc, #104]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004222:	220c      	movs	r2, #12
 8004224:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004226:	4b19      	ldr	r3, [pc, #100]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004228:	2200      	movs	r2, #0
 800422a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800422c:	4b17      	ldr	r3, [pc, #92]	; (800428c <MX_USART1_UART_Init+0x90>)
 800422e:	2200      	movs	r2, #0
 8004230:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004232:	4b16      	ldr	r3, [pc, #88]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004234:	2200      	movs	r2, #0
 8004236:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004238:	4b14      	ldr	r3, [pc, #80]	; (800428c <MX_USART1_UART_Init+0x90>)
 800423a:	2200      	movs	r2, #0
 800423c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800423e:	4b13      	ldr	r3, [pc, #76]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004240:	2200      	movs	r2, #0
 8004242:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004244:	4811      	ldr	r0, [pc, #68]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004246:	f00b fc67 	bl	800fb18 <HAL_UART_Init>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004250:	f000 f9b6 	bl	80045c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004254:	2100      	movs	r1, #0
 8004256:	480d      	ldr	r0, [pc, #52]	; (800428c <MX_USART1_UART_Init+0x90>)
 8004258:	f00d fff1 	bl	801223e <HAL_UARTEx_SetTxFifoThreshold>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004262:	f000 f9ad 	bl	80045c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004266:	2100      	movs	r1, #0
 8004268:	4808      	ldr	r0, [pc, #32]	; (800428c <MX_USART1_UART_Init+0x90>)
 800426a:	f00e f826 	bl	80122ba <HAL_UARTEx_SetRxFifoThreshold>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004274:	f000 f9a4 	bl	80045c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004278:	4804      	ldr	r0, [pc, #16]	; (800428c <MX_USART1_UART_Init+0x90>)
 800427a:	f00d ffa7 	bl	80121cc <HAL_UARTEx_DisableFifoMode>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d001      	beq.n	8004288 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004284:	f000 f99c 	bl	80045c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004288:	bf00      	nop
 800428a:	bd80      	pop	{r7, pc}
 800428c:	240321b8 	.word	0x240321b8
 8004290:	40011000 	.word	0x40011000

08004294 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b082      	sub	sp, #8
 8004298:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800429a:	4b0d      	ldr	r3, [pc, #52]	; (80042d0 <MX_DMA_Init+0x3c>)
 800429c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80042a0:	4a0b      	ldr	r2, [pc, #44]	; (80042d0 <MX_DMA_Init+0x3c>)
 80042a2:	f043 0301 	orr.w	r3, r3, #1
 80042a6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80042aa:	4b09      	ldr	r3, [pc, #36]	; (80042d0 <MX_DMA_Init+0x3c>)
 80042ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80042b0:	f003 0301 	and.w	r3, r3, #1
 80042b4:	607b      	str	r3, [r7, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80042b8:	2200      	movs	r2, #0
 80042ba:	2100      	movs	r1, #0
 80042bc:	200b      	movs	r0, #11
 80042be:	f003 face 	bl	800785e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80042c2:	200b      	movs	r0, #11
 80042c4:	f003 fae5 	bl	8007892 <HAL_NVIC_EnableIRQ>

}
 80042c8:	bf00      	nop
 80042ca:	3708      	adds	r7, #8
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	58024400 	.word	0x58024400

080042d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b08c      	sub	sp, #48	; 0x30
 80042d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042da:	f107 031c 	add.w	r3, r7, #28
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
 80042e2:	605a      	str	r2, [r3, #4]
 80042e4:	609a      	str	r2, [r3, #8]
 80042e6:	60da      	str	r2, [r3, #12]
 80042e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80042ea:	4b6e      	ldr	r3, [pc, #440]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 80042ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80042f0:	4a6c      	ldr	r2, [pc, #432]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 80042f2:	f043 0310 	orr.w	r3, r3, #16
 80042f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80042fa:	4b6a      	ldr	r3, [pc, #424]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 80042fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004300:	f003 0310 	and.w	r3, r3, #16
 8004304:	61bb      	str	r3, [r7, #24]
 8004306:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004308:	4b66      	ldr	r3, [pc, #408]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 800430a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800430e:	4a65      	ldr	r2, [pc, #404]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004310:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004314:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004318:	4b62      	ldr	r3, [pc, #392]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 800431a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800431e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004322:	617b      	str	r3, [r7, #20]
 8004324:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004326:	4b5f      	ldr	r3, [pc, #380]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800432c:	4a5d      	ldr	r2, [pc, #372]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 800432e:	f043 0304 	orr.w	r3, r3, #4
 8004332:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004336:	4b5b      	ldr	r3, [pc, #364]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800433c:	f003 0304 	and.w	r3, r3, #4
 8004340:	613b      	str	r3, [r7, #16]
 8004342:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004344:	4b57      	ldr	r3, [pc, #348]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800434a:	4a56      	ldr	r2, [pc, #344]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004354:	4b53      	ldr	r3, [pc, #332]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004362:	4b50      	ldr	r3, [pc, #320]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004368:	4a4e      	ldr	r2, [pc, #312]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 800436a:	f043 0302 	orr.w	r3, r3, #2
 800436e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004372:	4b4c      	ldr	r3, [pc, #304]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004374:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004378:	f003 0302 	and.w	r3, r3, #2
 800437c:	60bb      	str	r3, [r7, #8]
 800437e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004380:	4b48      	ldr	r3, [pc, #288]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004382:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004386:	4a47      	ldr	r2, [pc, #284]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004388:	f043 0308 	orr.w	r3, r3, #8
 800438c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004390:	4b44      	ldr	r3, [pc, #272]	; (80044a4 <MX_GPIO_Init+0x1d0>)
 8004392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004396:	f003 0308 	and.w	r3, r3, #8
 800439a:	607b      	str	r3, [r7, #4]
 800439c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800439e:	2200      	movs	r2, #0
 80043a0:	210c      	movs	r1, #12
 80043a2:	4841      	ldr	r0, [pc, #260]	; (80044a8 <MX_GPIO_Init+0x1d4>)
 80043a4:	f006 fdc0 	bl	800af28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 80043a8:	2200      	movs	r2, #0
 80043aa:	2111      	movs	r1, #17
 80043ac:	483f      	ldr	r0, [pc, #252]	; (80044ac <MX_GPIO_Init+0x1d8>)
 80043ae:	f006 fdbb 	bl	800af28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_8, GPIO_PIN_RESET);
 80043b2:	2200      	movs	r2, #0
 80043b4:	f44f 7184 	mov.w	r1, #264	; 0x108
 80043b8:	483d      	ldr	r0, [pc, #244]	; (80044b0 <MX_GPIO_Init+0x1dc>)
 80043ba:	f006 fdb5 	bl	800af28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80043be:	2200      	movs	r2, #0
 80043c0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80043c4:	483b      	ldr	r0, [pc, #236]	; (80044b4 <MX_GPIO_Init+0x1e0>)
 80043c6:	f006 fdaf 	bl	800af28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_5, GPIO_PIN_RESET);
 80043ca:	2200      	movs	r2, #0
 80043cc:	f44f 7191 	mov.w	r1, #290	; 0x122
 80043d0:	4839      	ldr	r0, [pc, #228]	; (80044b8 <MX_GPIO_Init+0x1e4>)
 80043d2:	f006 fda9 	bl	800af28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80043d6:	230c      	movs	r3, #12
 80043d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043da:	2301      	movs	r3, #1
 80043dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043de:	2300      	movs	r3, #0
 80043e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043e2:	2300      	movs	r3, #0
 80043e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043e6:	f107 031c 	add.w	r3, r7, #28
 80043ea:	4619      	mov	r1, r3
 80043ec:	482e      	ldr	r0, [pc, #184]	; (80044a8 <MX_GPIO_Init+0x1d4>)
 80043ee:	f006 fad9 	bl	800a9a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80043f2:	2311      	movs	r3, #17
 80043f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043f6:	2301      	movs	r3, #1
 80043f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fa:	2300      	movs	r3, #0
 80043fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043fe:	2300      	movs	r3, #0
 8004400:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004402:	f107 031c 	add.w	r3, r7, #28
 8004406:	4619      	mov	r1, r3
 8004408:	4828      	ldr	r0, [pc, #160]	; (80044ac <MX_GPIO_Init+0x1d8>)
 800440a:	f006 facb 	bl	800a9a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8;
 800440e:	f44f 7384 	mov.w	r3, #264	; 0x108
 8004412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004414:	2301      	movs	r3, #1
 8004416:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004418:	2300      	movs	r3, #0
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800441c:	2300      	movs	r3, #0
 800441e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004420:	f107 031c 	add.w	r3, r7, #28
 8004424:	4619      	mov	r1, r3
 8004426:	4822      	ldr	r0, [pc, #136]	; (80044b0 <MX_GPIO_Init+0x1dc>)
 8004428:	f006 fabc 	bl	800a9a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800442c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004432:	2301      	movs	r3, #1
 8004434:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004436:	2300      	movs	r3, #0
 8004438:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800443a:	2300      	movs	r3, #0
 800443c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800443e:	f107 031c 	add.w	r3, r7, #28
 8004442:	4619      	mov	r1, r3
 8004444:	481b      	ldr	r0, [pc, #108]	; (80044b4 <MX_GPIO_Init+0x1e0>)
 8004446:	f006 faad 	bl	800a9a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD1 PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_5;
 800444a:	f44f 7391 	mov.w	r3, #290	; 0x122
 800444e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004450:	2301      	movs	r3, #1
 8004452:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004454:	2300      	movs	r3, #0
 8004456:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004458:	2300      	movs	r3, #0
 800445a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800445c:	f107 031c 	add.w	r3, r7, #28
 8004460:	4619      	mov	r1, r3
 8004462:	4815      	ldr	r0, [pc, #84]	; (80044b8 <MX_GPIO_Init+0x1e4>)
 8004464:	f006 fa9e 	bl	800a9a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD15 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_6|GPIO_PIN_7;
 8004468:	f248 03c0 	movw	r3, #32960	; 0x80c0
 800446c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800446e:	2300      	movs	r3, #0
 8004470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004472:	2300      	movs	r3, #0
 8004474:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004476:	f107 031c 	add.w	r3, r7, #28
 800447a:	4619      	mov	r1, r3
 800447c:	480e      	ldr	r0, [pc, #56]	; (80044b8 <MX_GPIO_Init+0x1e4>)
 800447e:	f006 fa91 	bl	800a9a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004482:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004486:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004488:	2300      	movs	r3, #0
 800448a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800448c:	2300      	movs	r3, #0
 800448e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004490:	f107 031c 	add.w	r3, r7, #28
 8004494:	4619      	mov	r1, r3
 8004496:	4806      	ldr	r0, [pc, #24]	; (80044b0 <MX_GPIO_Init+0x1dc>)
 8004498:	f006 fa84 	bl	800a9a4 <HAL_GPIO_Init>

}
 800449c:	bf00      	nop
 800449e:	3730      	adds	r7, #48	; 0x30
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	58024400 	.word	0x58024400
 80044a8:	58021000 	.word	0x58021000
 80044ac:	58020800 	.word	0x58020800
 80044b0:	58020000 	.word	0x58020000
 80044b4:	58020400 	.word	0x58020400
 80044b8:	58020c00 	.word	0x58020c00

080044bc <SPECIAL_MX_GPIO_Init>:

/* USER CODE BEGIN 4 */
void SPECIAL_MX_GPIO_Init(uint8_t id)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	4603      	mov	r3, r0
 80044c4:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c6:	f107 030c 	add.w	r3, r7, #12
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	605a      	str	r2, [r3, #4]
 80044d0:	609a      	str	r2, [r3, #8]
 80044d2:	60da      	str	r2, [r3, #12]
 80044d4:	611a      	str	r2, [r3, #16]

  if(id==1)
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d109      	bne.n	80044f0 <SPECIAL_MX_GPIO_Init+0x34>
  {
          /*Configure GPIO pin Output Level */
          HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_6
 80044dc:	2200      	movs	r2, #0
 80044de:	f240 1151 	movw	r1, #337	; 0x151
 80044e2:	4814      	ldr	r0, [pc, #80]	; (8004534 <SPECIAL_MX_GPIO_Init+0x78>)
 80044e4:	f006 fd20 	bl	800af28 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

          /*Configure GPIO pins : PC0 PC4 PC6 PC7
                           PC8 PC9 */
          GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_6
 80044e8:	f240 1351 	movw	r3, #337	; 0x151
 80044ec:	60fb      	str	r3, [r7, #12]
 80044ee:	e00f      	b.n	8004510 <SPECIAL_MX_GPIO_Init+0x54>
                          |GPIO_PIN_8;
  } else if(id == 2){
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d109      	bne.n	800450a <SPECIAL_MX_GPIO_Init+0x4e>
          /*Configure GPIO pin Output Level */
          HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_7
 80044f6:	2200      	movs	r2, #0
 80044f8:	f240 2191 	movw	r1, #657	; 0x291
 80044fc:	480d      	ldr	r0, [pc, #52]	; (8004534 <SPECIAL_MX_GPIO_Init+0x78>)
 80044fe:	f006 fd13 	bl	800af28 <HAL_GPIO_WritePin>
                                  |GPIO_PIN_9, GPIO_PIN_RESET);

          /*Configure GPIO pins : PC0 PC4 PC6 PC7
                                   PC8 PC9 */
          GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_7
 8004502:	f240 2391 	movw	r3, #657	; 0x291
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	e002      	b.n	8004510 <SPECIAL_MX_GPIO_Init+0x54>
                                  |GPIO_PIN_9;

  } else if( id == 0){
 800450a:	79fb      	ldrb	r3, [r7, #7]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00c      	beq.n	800452a <SPECIAL_MX_GPIO_Init+0x6e>
          return;
  }


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004510:	2301      	movs	r3, #1
 8004512:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004518:	2300      	movs	r3, #0
 800451a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800451c:	f107 030c 	add.w	r3, r7, #12
 8004520:	4619      	mov	r1, r3
 8004522:	4804      	ldr	r0, [pc, #16]	; (8004534 <SPECIAL_MX_GPIO_Init+0x78>)
 8004524:	f006 fa3e 	bl	800a9a4 <HAL_GPIO_Init>
 8004528:	e000      	b.n	800452c <SPECIAL_MX_GPIO_Init+0x70>
          return;
 800452a:	bf00      	nop

}
 800452c:	3720      	adds	r7, #32
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	58020800 	.word	0x58020800

08004538 <HAL_UART_RxCpltCallback>:




//Interrupt callback routine
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
	uint8_t i;

	// ST7789_WriteString1(3, 150, "0X68 ON", Font_16x26, YELLOW, BLUE); not working to slow
	if (huart->Instance == USART1) //current UART
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a18      	ldr	r2, [pc, #96]	; (80045a8 <HAL_UART_RxCpltCallback+0x70>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d129      	bne.n	800459e <HAL_UART_RxCpltCallback+0x66>
	{
		if (Rx_indx == 0) {
 800454a:	4b18      	ldr	r3, [pc, #96]	; (80045ac <HAL_UART_RxCpltCallback+0x74>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10c      	bne.n	800456c <HAL_UART_RxCpltCallback+0x34>
			for (i = 0; i < MAXSIZE - 1; i++)
 8004552:	2300      	movs	r3, #0
 8004554:	73fb      	strb	r3, [r7, #15]
 8004556:	e006      	b.n	8004566 <HAL_UART_RxCpltCallback+0x2e>
				Rx_Buffer[i] = 0;
 8004558:	7bfb      	ldrb	r3, [r7, #15]
 800455a:	4a15      	ldr	r2, [pc, #84]	; (80045b0 <HAL_UART_RxCpltCallback+0x78>)
 800455c:	2100      	movs	r1, #0
 800455e:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < MAXSIZE - 1; i++)
 8004560:	7bfb      	ldrb	r3, [r7, #15]
 8004562:	3301      	adds	r3, #1
 8004564:	73fb      	strb	r3, [r7, #15]
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	2bff      	cmp	r3, #255	; 0xff
 800456a:	d1f5      	bne.n	8004558 <HAL_UART_RxCpltCallback+0x20>
			// TIM4->CNT=0;
		}   //clear Rx_Buffer before receiving new data
		if (Rx_indx < MAXSIZE) {
 800456c:	4b0f      	ldr	r3, [pc, #60]	; (80045ac <HAL_UART_RxCpltCallback+0x74>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2bff      	cmp	r3, #255	; 0xff
 8004572:	dc09      	bgt.n	8004588 <HAL_UART_RxCpltCallback+0x50>
			Rx_Buffer[Rx_indx++] = Rx_data;    //add data to Rx_Buffe
 8004574:	4b0d      	ldr	r3, [pc, #52]	; (80045ac <HAL_UART_RxCpltCallback+0x74>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	1c5a      	adds	r2, r3, #1
 800457a:	490c      	ldr	r1, [pc, #48]	; (80045ac <HAL_UART_RxCpltCallback+0x74>)
 800457c:	600a      	str	r2, [r1, #0]
 800457e:	4a0d      	ldr	r2, [pc, #52]	; (80045b4 <HAL_UART_RxCpltCallback+0x7c>)
 8004580:	7811      	ldrb	r1, [r2, #0]
 8004582:	4a0b      	ldr	r2, [pc, #44]	; (80045b0 <HAL_UART_RxCpltCallback+0x78>)
 8004584:	54d1      	strb	r1, [r2, r3]
 8004586:	e005      	b.n	8004594 <HAL_UART_RxCpltCallback+0x5c>
		} else {
			Rx_indx = 0;
 8004588:	4b08      	ldr	r3, [pc, #32]	; (80045ac <HAL_UART_RxCpltCallback+0x74>)
 800458a:	2200      	movs	r2, #0
 800458c:	601a      	str	r2, [r3, #0]
			//Rx_Buffer[Rx_indx++]=Rx_data;
			Transfer_cplt = 1;
 800458e:	4b0a      	ldr	r3, [pc, #40]	; (80045b8 <HAL_UART_RxCpltCallback+0x80>)
 8004590:	2201      	movs	r2, #1
 8004592:	701a      	strb	r2, [r3, #0]
		}

		// initialize timer and restart uart receive//
		// HAL_TIM_Base_Start_IT(&htim4);
		//TIM4->CNT = 0; //__HAL_TIM_SetCounter(&htim4, 0); // set counter to 0
		HAL_UART_Receive_IT(&huart1, &Rx_data, 1);
 8004594:	2201      	movs	r2, #1
 8004596:	4907      	ldr	r1, [pc, #28]	; (80045b4 <HAL_UART_RxCpltCallback+0x7c>)
 8004598:	4808      	ldr	r0, [pc, #32]	; (80045bc <HAL_UART_RxCpltCallback+0x84>)
 800459a:	f00b fba3 	bl	800fce4 <HAL_UART_Receive_IT>
		//ST7789_WriteString1(3, 150, "0x86", Font_16x26, YELLOW, BLUE);
	}

}
 800459e:	bf00      	nop
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40011000 	.word	0x40011000
 80045ac:	24002e10 	.word	0x24002e10
 80045b0:	240328b0 	.word	0x240328b0
 80045b4:	2402b554 	.word	0x2402b554
 80045b8:	24000610 	.word	0x24000610
 80045bc:	240321b8 	.word	0x240321b8

080045c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80045c4:	b672      	cpsid	i
}
 80045c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80045c8:	e7fe      	b.n	80045c8 <Error_Handler+0x8>
	...

080045cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045d2:	4b0a      	ldr	r3, [pc, #40]	; (80045fc <HAL_MspInit+0x30>)
 80045d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80045d8:	4a08      	ldr	r2, [pc, #32]	; (80045fc <HAL_MspInit+0x30>)
 80045da:	f043 0302 	orr.w	r3, r3, #2
 80045de:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80045e2:	4b06      	ldr	r3, [pc, #24]	; (80045fc <HAL_MspInit+0x30>)
 80045e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	607b      	str	r3, [r7, #4]
 80045ee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fa:	4770      	bx	lr
 80045fc:	58024400 	.word	0x58024400

08004600 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08a      	sub	sp, #40	; 0x28
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004608:	f107 0314 	add.w	r3, r7, #20
 800460c:	2200      	movs	r2, #0
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	605a      	str	r2, [r3, #4]
 8004612:	609a      	str	r2, [r3, #8]
 8004614:	60da      	str	r2, [r3, #12]
 8004616:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a33      	ldr	r2, [pc, #204]	; (80046ec <HAL_ADC_MspInit+0xec>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d160      	bne.n	80046e4 <HAL_ADC_MspInit+0xe4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004622:	4b33      	ldr	r3, [pc, #204]	; (80046f0 <HAL_ADC_MspInit+0xf0>)
 8004624:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004628:	4a31      	ldr	r2, [pc, #196]	; (80046f0 <HAL_ADC_MspInit+0xf0>)
 800462a:	f043 0320 	orr.w	r3, r3, #32
 800462e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8004632:	4b2f      	ldr	r3, [pc, #188]	; (80046f0 <HAL_ADC_MspInit+0xf0>)
 8004634:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004638:	f003 0320 	and.w	r3, r3, #32
 800463c:	613b      	str	r3, [r7, #16]
 800463e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004640:	4b2b      	ldr	r3, [pc, #172]	; (80046f0 <HAL_ADC_MspInit+0xf0>)
 8004642:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004646:	4a2a      	ldr	r2, [pc, #168]	; (80046f0 <HAL_ADC_MspInit+0xf0>)
 8004648:	f043 0301 	orr.w	r3, r3, #1
 800464c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004650:	4b27      	ldr	r3, [pc, #156]	; (80046f0 <HAL_ADC_MspInit+0xf0>)
 8004652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004656:	f003 0301 	and.w	r3, r3, #1
 800465a:	60fb      	str	r3, [r7, #12]
 800465c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800465e:	2301      	movs	r3, #1
 8004660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004662:	2303      	movs	r3, #3
 8004664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004666:	2300      	movs	r3, #0
 8004668:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800466a:	f107 0314 	add.w	r3, r7, #20
 800466e:	4619      	mov	r1, r3
 8004670:	4820      	ldr	r0, [pc, #128]	; (80046f4 <HAL_ADC_MspInit+0xf4>)
 8004672:	f006 f997 	bl	800a9a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8004676:	4b20      	ldr	r3, [pc, #128]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 8004678:	4a20      	ldr	r2, [pc, #128]	; (80046fc <HAL_ADC_MspInit+0xfc>)
 800467a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800467c:	4b1e      	ldr	r3, [pc, #120]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 800467e:	2209      	movs	r2, #9
 8004680:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004682:	4b1d      	ldr	r3, [pc, #116]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 8004684:	2200      	movs	r2, #0
 8004686:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004688:	4b1b      	ldr	r3, [pc, #108]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 800468a:	2200      	movs	r2, #0
 800468c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800468e:	4b1a      	ldr	r3, [pc, #104]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 8004690:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004694:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004696:	4b18      	ldr	r3, [pc, #96]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 8004698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800469c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800469e:	4b16      	ldr	r3, [pc, #88]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 80046a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80046a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80046a6:	4b14      	ldr	r3, [pc, #80]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80046ac:	4b12      	ldr	r3, [pc, #72]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 80046ae:	2200      	movs	r2, #0
 80046b0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80046b2:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80046b8:	480f      	ldr	r0, [pc, #60]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 80046ba:	f003 fb3b 	bl	8007d34 <HAL_DMA_Init>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 80046c4:	f7ff ff7c 	bl	80045c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a0b      	ldr	r2, [pc, #44]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 80046cc:	659a      	str	r2, [r3, #88]	; 0x58
 80046ce:	4a0a      	ldr	r2, [pc, #40]	; (80046f8 <HAL_ADC_MspInit+0xf8>)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80046d4:	2200      	movs	r2, #0
 80046d6:	2100      	movs	r1, #0
 80046d8:	2012      	movs	r0, #18
 80046da:	f003 f8c0 	bl	800785e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80046de:	2012      	movs	r0, #18
 80046e0:	f003 f8d7 	bl	8007892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80046e4:	bf00      	nop
 80046e6:	3728      	adds	r7, #40	; 0x28
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40022000 	.word	0x40022000
 80046f0:	58024400 	.word	0x58024400
 80046f4:	58020000 	.word	0x58020000
 80046f8:	240322c0 	.word	0x240322c0
 80046fc:	40020010 	.word	0x40020010

08004700 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08a      	sub	sp, #40	; 0x28
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004708:	f107 0314 	add.w	r3, r7, #20
 800470c:	2200      	movs	r2, #0
 800470e:	601a      	str	r2, [r3, #0]
 8004710:	605a      	str	r2, [r3, #4]
 8004712:	609a      	str	r2, [r3, #8]
 8004714:	60da      	str	r2, [r3, #12]
 8004716:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a1c      	ldr	r2, [pc, #112]	; (8004790 <HAL_DAC_MspInit+0x90>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d131      	bne.n	8004786 <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8004722:	4b1c      	ldr	r3, [pc, #112]	; (8004794 <HAL_DAC_MspInit+0x94>)
 8004724:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004728:	4a1a      	ldr	r2, [pc, #104]	; (8004794 <HAL_DAC_MspInit+0x94>)
 800472a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800472e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004732:	4b18      	ldr	r3, [pc, #96]	; (8004794 <HAL_DAC_MspInit+0x94>)
 8004734:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004738:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800473c:	613b      	str	r3, [r7, #16]
 800473e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004740:	4b14      	ldr	r3, [pc, #80]	; (8004794 <HAL_DAC_MspInit+0x94>)
 8004742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004746:	4a13      	ldr	r2, [pc, #76]	; (8004794 <HAL_DAC_MspInit+0x94>)
 8004748:	f043 0301 	orr.w	r3, r3, #1
 800474c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004750:	4b10      	ldr	r3, [pc, #64]	; (8004794 <HAL_DAC_MspInit+0x94>)
 8004752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	60fb      	str	r3, [r7, #12]
 800475c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800475e:	2310      	movs	r3, #16
 8004760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004762:	2303      	movs	r3, #3
 8004764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004766:	2300      	movs	r3, #0
 8004768:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800476a:	f107 0314 	add.w	r3, r7, #20
 800476e:	4619      	mov	r1, r3
 8004770:	4809      	ldr	r0, [pc, #36]	; (8004798 <HAL_DAC_MspInit+0x98>)
 8004772:	f006 f917 	bl	800a9a4 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004776:	2200      	movs	r2, #0
 8004778:	2100      	movs	r1, #0
 800477a:	2036      	movs	r0, #54	; 0x36
 800477c:	f003 f86f 	bl	800785e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004780:	2036      	movs	r0, #54	; 0x36
 8004782:	f003 f886 	bl	8007892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8004786:	bf00      	nop
 8004788:	3728      	adds	r7, #40	; 0x28
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40007400 	.word	0x40007400
 8004794:	58024400 	.word	0x58024400
 8004798:	58020000 	.word	0x58020000

0800479c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b08c      	sub	sp, #48	; 0x30
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047a4:	f107 031c 	add.w	r3, r7, #28
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	605a      	str	r2, [r3, #4]
 80047ae:	609a      	str	r2, [r3, #8]
 80047b0:	60da      	str	r2, [r3, #12]
 80047b2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a7b      	ldr	r2, [pc, #492]	; (80049a8 <HAL_SPI_MspInit+0x20c>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	f040 809d 	bne.w	80048fa <HAL_SPI_MspInit+0x15e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80047c0:	4b7a      	ldr	r3, [pc, #488]	; (80049ac <HAL_SPI_MspInit+0x210>)
 80047c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80047c6:	4a79      	ldr	r2, [pc, #484]	; (80049ac <HAL_SPI_MspInit+0x210>)
 80047c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047cc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80047d0:	4b76      	ldr	r3, [pc, #472]	; (80049ac <HAL_SPI_MspInit+0x210>)
 80047d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80047d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80047da:	61bb      	str	r3, [r7, #24]
 80047dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047de:	4b73      	ldr	r3, [pc, #460]	; (80049ac <HAL_SPI_MspInit+0x210>)
 80047e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80047e4:	4a71      	ldr	r2, [pc, #452]	; (80049ac <HAL_SPI_MspInit+0x210>)
 80047e6:	f043 0301 	orr.w	r3, r3, #1
 80047ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80047ee:	4b6f      	ldr	r3, [pc, #444]	; (80049ac <HAL_SPI_MspInit+0x210>)
 80047f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	617b      	str	r3, [r7, #20]
 80047fa:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80047fc:	23e0      	movs	r3, #224	; 0xe0
 80047fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004800:	2302      	movs	r3, #2
 8004802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004804:	2302      	movs	r3, #2
 8004806:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004808:	2303      	movs	r3, #3
 800480a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800480c:	2305      	movs	r3, #5
 800480e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004810:	f107 031c 	add.w	r3, r7, #28
 8004814:	4619      	mov	r1, r3
 8004816:	4866      	ldr	r0, [pc, #408]	; (80049b0 <HAL_SPI_MspInit+0x214>)
 8004818:	f006 f8c4 	bl	800a9a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */



    if(pullstart == 0)
 800481c:	4b65      	ldr	r3, [pc, #404]	; (80049b4 <HAL_SPI_MspInit+0x218>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d120      	bne.n	8004866 <HAL_SPI_MspInit+0xca>
    {
        GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004824:	23a0      	movs	r3, #160	; 0xa0
 8004826:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004828:	2302      	movs	r3, #2
 800482a:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800482c:	2302      	movs	r3, #2
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004830:	2303      	movs	r3, #3
 8004832:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004834:	2305      	movs	r3, #5
 8004836:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004838:	f107 031c 	add.w	r3, r7, #28
 800483c:	4619      	mov	r1, r3
 800483e:	485c      	ldr	r0, [pc, #368]	; (80049b0 <HAL_SPI_MspInit+0x214>)
 8004840:	f006 f8b0 	bl	800a9a4 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004844:	2310      	movs	r3, #16
 8004846:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004848:	2302      	movs	r3, #2
 800484a:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800484c:	2302      	movs	r3, #2
 800484e:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004850:	2303      	movs	r3, #3
 8004852:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004854:	2305      	movs	r3, #5
 8004856:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004858:	f107 031c 	add.w	r3, r7, #28
 800485c:	4619      	mov	r1, r3
 800485e:	4856      	ldr	r0, [pc, #344]	; (80049b8 <HAL_SPI_MspInit+0x21c>)
 8004860:	f006 f8a0 	bl	800a9a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004864:	e09c      	b.n	80049a0 <HAL_SPI_MspInit+0x204>
    } else if( pullstart == 1 )
 8004866:	4b53      	ldr	r3, [pc, #332]	; (80049b4 <HAL_SPI_MspInit+0x218>)
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	2b01      	cmp	r3, #1
 800486c:	d120      	bne.n	80048b0 <HAL_SPI_MspInit+0x114>
        GPIO_InitStruct.Pin = GPIO_PIN_5;
 800486e:	2320      	movs	r3, #32
 8004870:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004872:	2302      	movs	r3, #2
 8004874:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004876:	2301      	movs	r3, #1
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800487a:	2303      	movs	r3, #3
 800487c:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800487e:	2305      	movs	r3, #5
 8004880:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004882:	f107 031c 	add.w	r3, r7, #28
 8004886:	4619      	mov	r1, r3
 8004888:	4849      	ldr	r0, [pc, #292]	; (80049b0 <HAL_SPI_MspInit+0x214>)
 800488a:	f006 f88b 	bl	800a9a4 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_4;
 800488e:	2310      	movs	r3, #16
 8004890:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004892:	2302      	movs	r3, #2
 8004894:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004896:	2302      	movs	r3, #2
 8004898:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800489a:	2303      	movs	r3, #3
 800489c:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800489e:	2305      	movs	r3, #5
 80048a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048a2:	f107 031c 	add.w	r3, r7, #28
 80048a6:	4619      	mov	r1, r3
 80048a8:	4843      	ldr	r0, [pc, #268]	; (80049b8 <HAL_SPI_MspInit+0x21c>)
 80048aa:	f006 f87b 	bl	800a9a4 <HAL_GPIO_Init>
}
 80048ae:	e077      	b.n	80049a0 <HAL_SPI_MspInit+0x204>
    } else if( pullstart == 2 )
 80048b0:	4b40      	ldr	r3, [pc, #256]	; (80049b4 <HAL_SPI_MspInit+0x218>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d173      	bne.n	80049a0 <HAL_SPI_MspInit+0x204>
        GPIO_InitStruct.Pin = GPIO_PIN_5;
 80048b8:	2320      	movs	r3, #32
 80048ba:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048bc:	2302      	movs	r3, #2
 80048be:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048c0:	2301      	movs	r3, #1
 80048c2:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048c4:	2303      	movs	r3, #3
 80048c6:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80048c8:	2305      	movs	r3, #5
 80048ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048cc:	f107 031c 	add.w	r3, r7, #28
 80048d0:	4619      	mov	r1, r3
 80048d2:	4837      	ldr	r0, [pc, #220]	; (80049b0 <HAL_SPI_MspInit+0x214>)
 80048d4:	f006 f866 	bl	800a9a4 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_7;
 80048d8:	2390      	movs	r3, #144	; 0x90
 80048da:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048dc:	2302      	movs	r3, #2
 80048de:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80048e0:	2302      	movs	r3, #2
 80048e2:	627b      	str	r3, [r7, #36]	; 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e4:	2303      	movs	r3, #3
 80048e6:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80048e8:	2305      	movs	r3, #5
 80048ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ec:	f107 031c 	add.w	r3, r7, #28
 80048f0:	4619      	mov	r1, r3
 80048f2:	4831      	ldr	r0, [pc, #196]	; (80049b8 <HAL_SPI_MspInit+0x21c>)
 80048f4:	f006 f856 	bl	800a9a4 <HAL_GPIO_Init>
}
 80048f8:	e052      	b.n	80049a0 <HAL_SPI_MspInit+0x204>
  else if(hspi->Instance==SPI2)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a2f      	ldr	r2, [pc, #188]	; (80049bc <HAL_SPI_MspInit+0x220>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d14d      	bne.n	80049a0 <HAL_SPI_MspInit+0x204>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004904:	4b29      	ldr	r3, [pc, #164]	; (80049ac <HAL_SPI_MspInit+0x210>)
 8004906:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800490a:	4a28      	ldr	r2, [pc, #160]	; (80049ac <HAL_SPI_MspInit+0x210>)
 800490c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004910:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004914:	4b25      	ldr	r3, [pc, #148]	; (80049ac <HAL_SPI_MspInit+0x210>)
 8004916:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800491a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800491e:	613b      	str	r3, [r7, #16]
 8004920:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004922:	4b22      	ldr	r3, [pc, #136]	; (80049ac <HAL_SPI_MspInit+0x210>)
 8004924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004928:	4a20      	ldr	r2, [pc, #128]	; (80049ac <HAL_SPI_MspInit+0x210>)
 800492a:	f043 0304 	orr.w	r3, r3, #4
 800492e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004932:	4b1e      	ldr	r3, [pc, #120]	; (80049ac <HAL_SPI_MspInit+0x210>)
 8004934:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004938:	f003 0304 	and.w	r3, r3, #4
 800493c:	60fb      	str	r3, [r7, #12]
 800493e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004940:	4b1a      	ldr	r3, [pc, #104]	; (80049ac <HAL_SPI_MspInit+0x210>)
 8004942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004946:	4a19      	ldr	r2, [pc, #100]	; (80049ac <HAL_SPI_MspInit+0x210>)
 8004948:	f043 0302 	orr.w	r3, r3, #2
 800494c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004950:	4b16      	ldr	r3, [pc, #88]	; (80049ac <HAL_SPI_MspInit+0x210>)
 8004952:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	60bb      	str	r3, [r7, #8]
 800495c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800495e:	2302      	movs	r3, #2
 8004960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004962:	2302      	movs	r3, #2
 8004964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004966:	2302      	movs	r3, #2
 8004968:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800496a:	2302      	movs	r3, #2
 800496c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800496e:	2305      	movs	r3, #5
 8004970:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004972:	f107 031c 	add.w	r3, r7, #28
 8004976:	4619      	mov	r1, r3
 8004978:	4811      	ldr	r0, [pc, #68]	; (80049c0 <HAL_SPI_MspInit+0x224>)
 800497a:	f006 f813 	bl	800a9a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800497e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004984:	2302      	movs	r3, #2
 8004986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004988:	2302      	movs	r3, #2
 800498a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800498c:	2302      	movs	r3, #2
 800498e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004990:	2305      	movs	r3, #5
 8004992:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004994:	f107 031c 	add.w	r3, r7, #28
 8004998:	4619      	mov	r1, r3
 800499a:	4807      	ldr	r0, [pc, #28]	; (80049b8 <HAL_SPI_MspInit+0x21c>)
 800499c:	f006 f802 	bl	800a9a4 <HAL_GPIO_Init>
}
 80049a0:	bf00      	nop
 80049a2:	3730      	adds	r7, #48	; 0x30
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	40013000 	.word	0x40013000
 80049ac:	58024400 	.word	0x58024400
 80049b0:	58020000 	.word	0x58020000
 80049b4:	240322b4 	.word	0x240322b4
 80049b8:	58020400 	.word	0x58020400
 80049bc:	40003800 	.word	0x40003800
 80049c0:	58020800 	.word	0x58020800

080049c4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a14      	ldr	r2, [pc, #80]	; (8004a24 <HAL_SPI_MspDeInit+0x60>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d10c      	bne.n	80049f0 <HAL_SPI_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80049d6:	4b14      	ldr	r3, [pc, #80]	; (8004a28 <HAL_SPI_MspDeInit+0x64>)
 80049d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80049dc:	4a12      	ldr	r2, [pc, #72]	; (8004a28 <HAL_SPI_MspDeInit+0x64>)
 80049de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049e2:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 80049e6:	21e0      	movs	r1, #224	; 0xe0
 80049e8:	4810      	ldr	r0, [pc, #64]	; (8004a2c <HAL_SPI_MspDeInit+0x68>)
 80049ea:	f006 f983 	bl	800acf4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 80049ee:	e015      	b.n	8004a1c <HAL_SPI_MspDeInit+0x58>
  else if(hspi->Instance==SPI2)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a0e      	ldr	r2, [pc, #56]	; (8004a30 <HAL_SPI_MspDeInit+0x6c>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d110      	bne.n	8004a1c <HAL_SPI_MspDeInit+0x58>
    __HAL_RCC_SPI2_CLK_DISABLE();
 80049fa:	4b0b      	ldr	r3, [pc, #44]	; (8004a28 <HAL_SPI_MspDeInit+0x64>)
 80049fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a00:	4a09      	ldr	r2, [pc, #36]	; (8004a28 <HAL_SPI_MspDeInit+0x64>)
 8004a02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a06:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 8004a0a:	2102      	movs	r1, #2
 8004a0c:	4809      	ldr	r0, [pc, #36]	; (8004a34 <HAL_SPI_MspDeInit+0x70>)
 8004a0e:	f006 f971 	bl	800acf4 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8004a12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004a16:	4808      	ldr	r0, [pc, #32]	; (8004a38 <HAL_SPI_MspDeInit+0x74>)
 8004a18:	f006 f96c 	bl	800acf4 <HAL_GPIO_DeInit>
}
 8004a1c:	bf00      	nop
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	40013000 	.word	0x40013000
 8004a28:	58024400 	.word	0x58024400
 8004a2c:	58020000 	.word	0x58020000
 8004a30:	40003800 	.word	0x40003800
 8004a34:	58020800 	.word	0x58020800
 8004a38:	58020400 	.word	0x58020400

08004a3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a1d      	ldr	r2, [pc, #116]	; (8004ac0 <HAL_TIM_Base_MspInit+0x84>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d117      	bne.n	8004a7e <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a4e:	4b1d      	ldr	r3, [pc, #116]	; (8004ac4 <HAL_TIM_Base_MspInit+0x88>)
 8004a50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a54:	4a1b      	ldr	r2, [pc, #108]	; (8004ac4 <HAL_TIM_Base_MspInit+0x88>)
 8004a56:	f043 0302 	orr.w	r3, r3, #2
 8004a5a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004a5e:	4b19      	ldr	r3, [pc, #100]	; (8004ac4 <HAL_TIM_Base_MspInit+0x88>)
 8004a60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a64:	f003 0302 	and.w	r3, r3, #2
 8004a68:	60fb      	str	r3, [r7, #12]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	2100      	movs	r1, #0
 8004a70:	201d      	movs	r0, #29
 8004a72:	f002 fef4 	bl	800785e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004a76:	201d      	movs	r0, #29
 8004a78:	f002 ff0b 	bl	8007892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004a7c:	e01b      	b.n	8004ab6 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM6)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a11      	ldr	r2, [pc, #68]	; (8004ac8 <HAL_TIM_Base_MspInit+0x8c>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d116      	bne.n	8004ab6 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a88:	4b0e      	ldr	r3, [pc, #56]	; (8004ac4 <HAL_TIM_Base_MspInit+0x88>)
 8004a8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a8e:	4a0d      	ldr	r2, [pc, #52]	; (8004ac4 <HAL_TIM_Base_MspInit+0x88>)
 8004a90:	f043 0310 	orr.w	r3, r3, #16
 8004a94:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8004a98:	4b0a      	ldr	r3, [pc, #40]	; (8004ac4 <HAL_TIM_Base_MspInit+0x88>)
 8004a9a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004a9e:	f003 0310 	and.w	r3, r3, #16
 8004aa2:	60bb      	str	r3, [r7, #8]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	2036      	movs	r0, #54	; 0x36
 8004aac:	f002 fed7 	bl	800785e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004ab0:	2036      	movs	r0, #54	; 0x36
 8004ab2:	f002 feee 	bl	8007892 <HAL_NVIC_EnableIRQ>
}
 8004ab6:	bf00      	nop
 8004ab8:	3710      	adds	r7, #16
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	40000400 	.word	0x40000400
 8004ac4:	58024400 	.word	0x58024400
 8004ac8:	40001000 	.word	0x40001000

08004acc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b0b6      	sub	sp, #216	; 0xd8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004ad8:	2200      	movs	r2, #0
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	605a      	str	r2, [r3, #4]
 8004ade:	609a      	str	r2, [r3, #8]
 8004ae0:	60da      	str	r2, [r3, #12]
 8004ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004ae4:	f107 0310 	add.w	r3, r7, #16
 8004ae8:	22b4      	movs	r2, #180	; 0xb4
 8004aea:	2100      	movs	r1, #0
 8004aec:	4618      	mov	r0, r3
 8004aee:	f00d fcb9 	bl	8012464 <memset>
  if(huart->Instance==USART1)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a29      	ldr	r2, [pc, #164]	; (8004b9c <HAL_UART_MspInit+0xd0>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d14a      	bne.n	8004b92 <HAL_UART_MspInit+0xc6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004afc:	2301      	movs	r3, #1
 8004afe:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8004b00:	2300      	movs	r3, #0
 8004b02:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004b06:	f107 0310 	add.w	r3, r7, #16
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f007 f998 	bl	800be40 <HAL_RCCEx_PeriphCLKConfig>
 8004b10:	4603      	mov	r3, r0
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004b16:	f7ff fd53 	bl	80045c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b1a:	4b21      	ldr	r3, [pc, #132]	; (8004ba0 <HAL_UART_MspInit+0xd4>)
 8004b1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004b20:	4a1f      	ldr	r2, [pc, #124]	; (8004ba0 <HAL_UART_MspInit+0xd4>)
 8004b22:	f043 0310 	orr.w	r3, r3, #16
 8004b26:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8004b2a:	4b1d      	ldr	r3, [pc, #116]	; (8004ba0 <HAL_UART_MspInit+0xd4>)
 8004b2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8004b30:	f003 0310 	and.w	r3, r3, #16
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b38:	4b19      	ldr	r3, [pc, #100]	; (8004ba0 <HAL_UART_MspInit+0xd4>)
 8004b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b3e:	4a18      	ldr	r2, [pc, #96]	; (8004ba0 <HAL_UART_MspInit+0xd4>)
 8004b40:	f043 0302 	orr.w	r3, r3, #2
 8004b44:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004b48:	4b15      	ldr	r3, [pc, #84]	; (8004ba0 <HAL_UART_MspInit+0xd4>)
 8004b4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	60bb      	str	r3, [r7, #8]
 8004b54:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004b56:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004b5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b5e:	2302      	movs	r3, #2
 8004b60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b64:	2300      	movs	r3, #0
 8004b66:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004b70:	2304      	movs	r3, #4
 8004b72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b76:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	4809      	ldr	r0, [pc, #36]	; (8004ba4 <HAL_UART_MspInit+0xd8>)
 8004b7e:	f005 ff11 	bl	800a9a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004b82:	2200      	movs	r2, #0
 8004b84:	2100      	movs	r1, #0
 8004b86:	2025      	movs	r0, #37	; 0x25
 8004b88:	f002 fe69 	bl	800785e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b8c:	2025      	movs	r0, #37	; 0x25
 8004b8e:	f002 fe80 	bl	8007892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004b92:	bf00      	nop
 8004b94:	37d8      	adds	r7, #216	; 0xd8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	40011000 	.word	0x40011000
 8004ba0:	58024400 	.word	0x58024400
 8004ba4:	58020400 	.word	0x58020400

08004ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004bac:	e7fe      	b.n	8004bac <NMI_Handler+0x4>

08004bae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004bb2:	e7fe      	b.n	8004bb2 <HardFault_Handler+0x4>

08004bb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004bb8:	e7fe      	b.n	8004bb8 <MemManage_Handler+0x4>

08004bba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004bbe:	e7fe      	b.n	8004bbe <BusFault_Handler+0x4>

08004bc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004bc4:	e7fe      	b.n	8004bc4 <UsageFault_Handler+0x4>

08004bc6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004bca:	bf00      	nop
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004bd8:	bf00      	nop
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr

08004be2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004be2:	b480      	push	{r7}
 8004be4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004be6:	bf00      	nop
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bf4:	f000 f9fa 	bl	8004fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bf8:	bf00      	nop
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004c00:	4802      	ldr	r0, [pc, #8]	; (8004c0c <DMA1_Stream0_IRQHandler+0x10>)
 8004c02:	f004 fbbd 	bl	8009380 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004c06:	bf00      	nop
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	240322c0 	.word	0x240322c0

08004c10 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004c14:	4802      	ldr	r0, [pc, #8]	; (8004c20 <ADC_IRQHandler+0x10>)
 8004c16:	f001 f8d5 	bl	8005dc4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004c1a:	bf00      	nop
 8004c1c:	bd80      	pop	{r7, pc}
 8004c1e:	bf00      	nop
 8004c20:	2403213c 	.word	0x2403213c

08004c24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004c28:	4802      	ldr	r0, [pc, #8]	; (8004c34 <TIM3_IRQHandler+0x10>)
 8004c2a:	f00a fb37 	bl	800f29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004c2e:	bf00      	nop
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	240320d8 	.word	0x240320d8

08004c38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004c3c:	4802      	ldr	r0, [pc, #8]	; (8004c48 <USART1_IRQHandler+0x10>)
 8004c3e:	f00b f8a7 	bl	800fd90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004c42:	bf00      	nop
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	240321b8 	.word	0x240321b8

08004c4c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8004c50:	4803      	ldr	r0, [pc, #12]	; (8004c60 <TIM6_DAC_IRQHandler+0x14>)
 8004c52:	f002 feac 	bl	80079ae <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8004c56:	4803      	ldr	r0, [pc, #12]	; (8004c64 <TIM6_DAC_IRQHandler+0x18>)
 8004c58:	f00a fb20 	bl	800f29c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004c5c:	bf00      	nop
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	24002e24 	.word	0x24002e24
 8004c64:	24032764 	.word	0x24032764

08004c68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	af00      	add	r7, sp, #0
	return 1;
 8004c6c:	2301      	movs	r3, #1
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <_kill>:

int _kill(int pid, int sig)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004c82:	f00d fba7 	bl	80123d4 <__errno>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2216      	movs	r2, #22
 8004c8a:	601a      	str	r2, [r3, #0]
	return -1;
 8004c8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3708      	adds	r7, #8
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <_exit>:

void _exit (int status)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004ca0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f7ff ffe7 	bl	8004c78 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004caa:	e7fe      	b.n	8004caa <_exit+0x12>

08004cac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cb8:	2300      	movs	r3, #0
 8004cba:	617b      	str	r3, [r7, #20]
 8004cbc:	e00a      	b.n	8004cd4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004cbe:	f3af 8000 	nop.w
 8004cc2:	4601      	mov	r1, r0
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	60ba      	str	r2, [r7, #8]
 8004cca:	b2ca      	uxtb	r2, r1
 8004ccc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	617b      	str	r3, [r7, #20]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	dbf0      	blt.n	8004cbe <_read+0x12>
	}

return len;
 8004cdc:	687b      	ldr	r3, [r7, #4]
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b083      	sub	sp, #12
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
	return -1;
 8004cee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr

08004cfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b083      	sub	sp, #12
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
 8004d06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d0e:	605a      	str	r2, [r3, #4]
	return 0;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <_isatty>:

int _isatty(int file)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b083      	sub	sp, #12
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	6078      	str	r0, [r7, #4]
	return 1;
 8004d26:	2301      	movs	r3, #1
}
 8004d28:	4618      	mov	r0, r3
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
	return 0;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
	...

08004d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b086      	sub	sp, #24
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d58:	4a14      	ldr	r2, [pc, #80]	; (8004dac <_sbrk+0x5c>)
 8004d5a:	4b15      	ldr	r3, [pc, #84]	; (8004db0 <_sbrk+0x60>)
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d64:	4b13      	ldr	r3, [pc, #76]	; (8004db4 <_sbrk+0x64>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d102      	bne.n	8004d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d6c:	4b11      	ldr	r3, [pc, #68]	; (8004db4 <_sbrk+0x64>)
 8004d6e:	4a12      	ldr	r2, [pc, #72]	; (8004db8 <_sbrk+0x68>)
 8004d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d72:	4b10      	ldr	r3, [pc, #64]	; (8004db4 <_sbrk+0x64>)
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4413      	add	r3, r2
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d207      	bcs.n	8004d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d80:	f00d fb28 	bl	80123d4 <__errno>
 8004d84:	4603      	mov	r3, r0
 8004d86:	220c      	movs	r2, #12
 8004d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004d8e:	e009      	b.n	8004da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d90:	4b08      	ldr	r3, [pc, #32]	; (8004db4 <_sbrk+0x64>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d96:	4b07      	ldr	r3, [pc, #28]	; (8004db4 <_sbrk+0x64>)
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	4a05      	ldr	r2, [pc, #20]	; (8004db4 <_sbrk+0x64>)
 8004da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	24050000 	.word	0x24050000
 8004db0:	00000400 	.word	0x00000400
 8004db4:	240005ec 	.word	0x240005ec
 8004db8:	2404e2a8 	.word	0x2404e2a8

08004dbc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004dc0:	4b34      	ldr	r3, [pc, #208]	; (8004e94 <SystemInit+0xd8>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc6:	4a33      	ldr	r2, [pc, #204]	; (8004e94 <SystemInit+0xd8>)
 8004dc8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004dcc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004dd0:	4b31      	ldr	r3, [pc, #196]	; (8004e98 <SystemInit+0xdc>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 030f 	and.w	r3, r3, #15
 8004dd8:	2b06      	cmp	r3, #6
 8004dda:	d807      	bhi.n	8004dec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004ddc:	4b2e      	ldr	r3, [pc, #184]	; (8004e98 <SystemInit+0xdc>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f023 030f 	bic.w	r3, r3, #15
 8004de4:	4a2c      	ldr	r2, [pc, #176]	; (8004e98 <SystemInit+0xdc>)
 8004de6:	f043 0307 	orr.w	r3, r3, #7
 8004dea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004dec:	4b2b      	ldr	r3, [pc, #172]	; (8004e9c <SystemInit+0xe0>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a2a      	ldr	r2, [pc, #168]	; (8004e9c <SystemInit+0xe0>)
 8004df2:	f043 0301 	orr.w	r3, r3, #1
 8004df6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004df8:	4b28      	ldr	r3, [pc, #160]	; (8004e9c <SystemInit+0xe0>)
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004dfe:	4b27      	ldr	r3, [pc, #156]	; (8004e9c <SystemInit+0xe0>)
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	4926      	ldr	r1, [pc, #152]	; (8004e9c <SystemInit+0xe0>)
 8004e04:	4b26      	ldr	r3, [pc, #152]	; (8004ea0 <SystemInit+0xe4>)
 8004e06:	4013      	ands	r3, r2
 8004e08:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004e0a:	4b23      	ldr	r3, [pc, #140]	; (8004e98 <SystemInit+0xdc>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d007      	beq.n	8004e26 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004e16:	4b20      	ldr	r3, [pc, #128]	; (8004e98 <SystemInit+0xdc>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f023 030f 	bic.w	r3, r3, #15
 8004e1e:	4a1e      	ldr	r2, [pc, #120]	; (8004e98 <SystemInit+0xdc>)
 8004e20:	f043 0307 	orr.w	r3, r3, #7
 8004e24:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004e26:	4b1d      	ldr	r3, [pc, #116]	; (8004e9c <SystemInit+0xe0>)
 8004e28:	2200      	movs	r2, #0
 8004e2a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004e2c:	4b1b      	ldr	r3, [pc, #108]	; (8004e9c <SystemInit+0xe0>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004e32:	4b1a      	ldr	r3, [pc, #104]	; (8004e9c <SystemInit+0xe0>)
 8004e34:	2200      	movs	r2, #0
 8004e36:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004e38:	4b18      	ldr	r3, [pc, #96]	; (8004e9c <SystemInit+0xe0>)
 8004e3a:	4a1a      	ldr	r2, [pc, #104]	; (8004ea4 <SystemInit+0xe8>)
 8004e3c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004e3e:	4b17      	ldr	r3, [pc, #92]	; (8004e9c <SystemInit+0xe0>)
 8004e40:	4a19      	ldr	r2, [pc, #100]	; (8004ea8 <SystemInit+0xec>)
 8004e42:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004e44:	4b15      	ldr	r3, [pc, #84]	; (8004e9c <SystemInit+0xe0>)
 8004e46:	4a19      	ldr	r2, [pc, #100]	; (8004eac <SystemInit+0xf0>)
 8004e48:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004e4a:	4b14      	ldr	r3, [pc, #80]	; (8004e9c <SystemInit+0xe0>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004e50:	4b12      	ldr	r3, [pc, #72]	; (8004e9c <SystemInit+0xe0>)
 8004e52:	4a16      	ldr	r2, [pc, #88]	; (8004eac <SystemInit+0xf0>)
 8004e54:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004e56:	4b11      	ldr	r3, [pc, #68]	; (8004e9c <SystemInit+0xe0>)
 8004e58:	2200      	movs	r2, #0
 8004e5a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004e5c:	4b0f      	ldr	r3, [pc, #60]	; (8004e9c <SystemInit+0xe0>)
 8004e5e:	4a13      	ldr	r2, [pc, #76]	; (8004eac <SystemInit+0xf0>)
 8004e60:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004e62:	4b0e      	ldr	r3, [pc, #56]	; (8004e9c <SystemInit+0xe0>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004e68:	4b0c      	ldr	r3, [pc, #48]	; (8004e9c <SystemInit+0xe0>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	4a0b      	ldr	r2, [pc, #44]	; (8004e9c <SystemInit+0xe0>)
 8004e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e72:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004e74:	4b09      	ldr	r3, [pc, #36]	; (8004e9c <SystemInit+0xe0>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004e7a:	4b0d      	ldr	r3, [pc, #52]	; (8004eb0 <SystemInit+0xf4>)
 8004e7c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004e80:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e82:	4b04      	ldr	r3, [pc, #16]	; (8004e94 <SystemInit+0xd8>)
 8004e84:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004e88:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8004e8a:	bf00      	nop
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr
 8004e94:	e000ed00 	.word	0xe000ed00
 8004e98:	52002000 	.word	0x52002000
 8004e9c:	58024400 	.word	0x58024400
 8004ea0:	eaf6ed7f 	.word	0xeaf6ed7f
 8004ea4:	02020200 	.word	0x02020200
 8004ea8:	01ff0000 	.word	0x01ff0000
 8004eac:	01010280 	.word	0x01010280
 8004eb0:	52004000 	.word	0x52004000

08004eb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004eb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004eec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004eb8:	f7ff ff80 	bl	8004dbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ebc:	480c      	ldr	r0, [pc, #48]	; (8004ef0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ebe:	490d      	ldr	r1, [pc, #52]	; (8004ef4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ec0:	4a0d      	ldr	r2, [pc, #52]	; (8004ef8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004ec2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ec4:	e002      	b.n	8004ecc <LoopCopyDataInit>

08004ec6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ec6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ec8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004eca:	3304      	adds	r3, #4

08004ecc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ecc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ece:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ed0:	d3f9      	bcc.n	8004ec6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ed2:	4a0a      	ldr	r2, [pc, #40]	; (8004efc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ed4:	4c0a      	ldr	r4, [pc, #40]	; (8004f00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004ed6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ed8:	e001      	b.n	8004ede <LoopFillZerobss>

08004eda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004eda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004edc:	3204      	adds	r2, #4

08004ede <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ede:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ee0:	d3fb      	bcc.n	8004eda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004ee2:	f00d fa7d 	bl	80123e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ee6:	f7fe fc8d 	bl	8003804 <main>
  bx  lr
 8004eea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004eec:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8004ef0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004ef4:	2400032c 	.word	0x2400032c
  ldr r2, =_sidata
 8004ef8:	08017174 	.word	0x08017174
  ldr r2, =_sbss
 8004efc:	2400032c 	.word	0x2400032c
  ldr r4, =_ebss
 8004f00:	2404e2a4 	.word	0x2404e2a4

08004f04 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f04:	e7fe      	b.n	8004f04 <ADC3_IRQHandler>
	...

08004f08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f0e:	2003      	movs	r0, #3
 8004f10:	f002 fc9a 	bl	8007848 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004f14:	f006 fdbe 	bl	800ba94 <HAL_RCC_GetSysClockFreq>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	4b15      	ldr	r3, [pc, #84]	; (8004f70 <HAL_Init+0x68>)
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	0a1b      	lsrs	r3, r3, #8
 8004f20:	f003 030f 	and.w	r3, r3, #15
 8004f24:	4913      	ldr	r1, [pc, #76]	; (8004f74 <HAL_Init+0x6c>)
 8004f26:	5ccb      	ldrb	r3, [r1, r3]
 8004f28:	f003 031f 	and.w	r3, r3, #31
 8004f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f30:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f32:	4b0f      	ldr	r3, [pc, #60]	; (8004f70 <HAL_Init+0x68>)
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	f003 030f 	and.w	r3, r3, #15
 8004f3a:	4a0e      	ldr	r2, [pc, #56]	; (8004f74 <HAL_Init+0x6c>)
 8004f3c:	5cd3      	ldrb	r3, [r2, r3]
 8004f3e:	f003 031f 	and.w	r3, r3, #31
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	fa22 f303 	lsr.w	r3, r2, r3
 8004f48:	4a0b      	ldr	r2, [pc, #44]	; (8004f78 <HAL_Init+0x70>)
 8004f4a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004f4c:	4a0b      	ldr	r2, [pc, #44]	; (8004f7c <HAL_Init+0x74>)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004f52:	200f      	movs	r0, #15
 8004f54:	f000 f814 	bl	8004f80 <HAL_InitTick>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e002      	b.n	8004f68 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004f62:	f7ff fb33 	bl	80045cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f66:	2300      	movs	r3, #0
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3708      	adds	r7, #8
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}
 8004f70:	58024400 	.word	0x58024400
 8004f74:	08016c6c 	.word	0x08016c6c
 8004f78:	2400014c 	.word	0x2400014c
 8004f7c:	24000148 	.word	0x24000148

08004f80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004f88:	4b15      	ldr	r3, [pc, #84]	; (8004fe0 <HAL_InitTick+0x60>)
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e021      	b.n	8004fd8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004f94:	4b13      	ldr	r3, [pc, #76]	; (8004fe4 <HAL_InitTick+0x64>)
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	4b11      	ldr	r3, [pc, #68]	; (8004fe0 <HAL_InitTick+0x60>)
 8004f9a:	781b      	ldrb	r3, [r3, #0]
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004faa:	4618      	mov	r0, r3
 8004fac:	f002 fc7f 	bl	80078ae <HAL_SYSTICK_Config>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e00e      	b.n	8004fd8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2b0f      	cmp	r3, #15
 8004fbe:	d80a      	bhi.n	8004fd6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	6879      	ldr	r1, [r7, #4]
 8004fc4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fc8:	f002 fc49 	bl	800785e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fcc:	4a06      	ldr	r2, [pc, #24]	; (8004fe8 <HAL_InitTick+0x68>)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	e000      	b.n	8004fd8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3708      	adds	r7, #8
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	24000154 	.word	0x24000154
 8004fe4:	24000148 	.word	0x24000148
 8004fe8:	24000150 	.word	0x24000150

08004fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fec:	b480      	push	{r7}
 8004fee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004ff0:	4b06      	ldr	r3, [pc, #24]	; (800500c <HAL_IncTick+0x20>)
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	4b06      	ldr	r3, [pc, #24]	; (8005010 <HAL_IncTick+0x24>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	4a04      	ldr	r2, [pc, #16]	; (8005010 <HAL_IncTick+0x24>)
 8004ffe:	6013      	str	r3, [r2, #0]
}
 8005000:	bf00      	nop
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	24000154 	.word	0x24000154
 8005010:	2404e290 	.word	0x2404e290

08005014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005014:	b480      	push	{r7}
 8005016:	af00      	add	r7, sp, #0
  return uwTick;
 8005018:	4b03      	ldr	r3, [pc, #12]	; (8005028 <HAL_GetTick+0x14>)
 800501a:	681b      	ldr	r3, [r3, #0]
}
 800501c:	4618      	mov	r0, r3
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr
 8005026:	bf00      	nop
 8005028:	2404e290 	.word	0x2404e290

0800502c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005034:	f7ff ffee 	bl	8005014 <HAL_GetTick>
 8005038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005044:	d005      	beq.n	8005052 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005046:	4b0a      	ldr	r3, [pc, #40]	; (8005070 <HAL_Delay+0x44>)
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	461a      	mov	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	4413      	add	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005052:	bf00      	nop
 8005054:	f7ff ffde 	bl	8005014 <HAL_GetTick>
 8005058:	4602      	mov	r2, r0
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	1ad3      	subs	r3, r2, r3
 800505e:	68fa      	ldr	r2, [r7, #12]
 8005060:	429a      	cmp	r2, r3
 8005062:	d8f7      	bhi.n	8005054 <HAL_Delay+0x28>
  {
  }
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop
 8005068:	3710      	adds	r7, #16
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	24000154 	.word	0x24000154

08005074 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800507e:	4b07      	ldr	r3, [pc, #28]	; (800509c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8005080:	685a      	ldr	r2, [r3, #4]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	43db      	mvns	r3, r3
 8005086:	401a      	ands	r2, r3
 8005088:	4904      	ldr	r1, [pc, #16]	; (800509c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	4313      	orrs	r3, r2
 800508e:	604b      	str	r3, [r1, #4]
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr
 800509c:	58000400 	.word	0x58000400

080050a0 <HAL_SYSCFG_EnableBOOST>:
  *         when the supply voltage is below 2.7 V: in this case, the analog switch
  *         performance is the same on the full voltage range
  * @retval None
  */
void HAL_SYSCFG_EnableBOOST(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0
 SET_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ;
 80050a4:	4b05      	ldr	r3, [pc, #20]	; (80050bc <HAL_SYSCFG_EnableBOOST+0x1c>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	4a04      	ldr	r2, [pc, #16]	; (80050bc <HAL_SYSCFG_EnableBOOST+0x1c>)
 80050aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ae:	6053      	str	r3, [r2, #4]
}
 80050b0:	bf00      	nop
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	58000400 	.word	0x58000400

080050c0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	609a      	str	r2, [r3, #8]
}
 80050da:	bf00      	nop
 80050dc:	370c      	adds	r7, #12
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr

080050e6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80050e6:	b480      	push	{r7}
 80050e8:	b083      	sub	sp, #12
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
 80050ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	431a      	orrs	r2, r3
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	609a      	str	r2, [r3, #8]
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510a:	4770      	bx	lr

0800510c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800510c:	b480      	push	{r7}
 800510e:	b083      	sub	sp, #12
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800511c:	4618      	mov	r0, r3
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	3360      	adds	r3, #96	; 0x60
 800513a:	461a      	mov	r2, r3
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4a10      	ldr	r2, [pc, #64]	; (8005188 <LL_ADC_SetOffset+0x60>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d10b      	bne.n	8005164 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	4313      	orrs	r3, r2
 800515a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005162:	e00b      	b.n	800517c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	430b      	orrs	r3, r1
 8005176:	431a      	orrs	r2, r3
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	601a      	str	r2, [r3, #0]
}
 800517c:	bf00      	nop
 800517e:	371c      	adds	r7, #28
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr
 8005188:	58026000 	.word	0x58026000

0800518c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800518c:	b480      	push	{r7}
 800518e:	b085      	sub	sp, #20
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	3360      	adds	r3, #96	; 0x60
 800519a:	461a      	mov	r2, r3
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3714      	adds	r7, #20
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b085      	sub	sp, #20
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	f003 031f 	and.w	r3, r3, #31
 80051d2:	6879      	ldr	r1, [r7, #4]
 80051d4:	fa01 f303 	lsl.w	r3, r1, r3
 80051d8:	431a      	orrs	r2, r3
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	611a      	str	r2, [r3, #16]
}
 80051de:	bf00      	nop
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
	...

080051ec <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4a0c      	ldr	r2, [pc, #48]	; (800522c <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d00e      	beq.n	800521e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	3360      	adds	r3, #96	; 0x60
 8005204:	461a      	mov	r2, r3
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4413      	add	r3, r2
 800520c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	431a      	orrs	r2, r3
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	601a      	str	r2, [r3, #0]
  }
}
 800521e:	bf00      	nop
 8005220:	371c      	adds	r7, #28
 8005222:	46bd      	mov	sp, r7
 8005224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop
 800522c:	58026000 	.word	0x58026000

08005230 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005230:	b480      	push	{r7}
 8005232:	b087      	sub	sp, #28
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	4a0c      	ldr	r2, [pc, #48]	; (8005270 <LL_ADC_SetOffsetSaturation+0x40>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d10e      	bne.n	8005262 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	3360      	adds	r3, #96	; 0x60
 8005248:	461a      	mov	r2, r3
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	4413      	add	r3, r2
 8005250:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	431a      	orrs	r2, r3
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8005262:	bf00      	nop
 8005264:	371c      	adds	r7, #28
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	58026000 	.word	0x58026000

08005274 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005274:	b480      	push	{r7}
 8005276:	b087      	sub	sp, #28
 8005278:	af00      	add	r7, sp, #0
 800527a:	60f8      	str	r0, [r7, #12]
 800527c:	60b9      	str	r1, [r7, #8]
 800527e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	4a0c      	ldr	r2, [pc, #48]	; (80052b4 <LL_ADC_SetOffsetSign+0x40>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d10e      	bne.n	80052a6 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	3360      	adds	r3, #96	; 0x60
 800528c:	461a      	mov	r2, r3
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	009b      	lsls	r3, r3, #2
 8005292:	4413      	add	r3, r2
 8005294:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	431a      	orrs	r2, r3
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80052a6:	bf00      	nop
 80052a8:	371c      	adds	r7, #28
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	58026000 	.word	0x58026000

080052b8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	3360      	adds	r3, #96	; 0x60
 80052c8:	461a      	mov	r2, r3
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4413      	add	r3, r2
 80052d0:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	4a0c      	ldr	r2, [pc, #48]	; (8005308 <LL_ADC_SetOffsetState+0x50>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d108      	bne.n	80052ec <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	431a      	orrs	r2, r3
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80052ea:	e007      	b.n	80052fc <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	431a      	orrs	r2, r3
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	601a      	str	r2, [r3, #0]
}
 80052fc:	bf00      	nop
 80052fe:	371c      	adds	r7, #28
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	58026000 	.word	0x58026000

0800530c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005320:	2301      	movs	r3, #1
 8005322:	e000      	b.n	8005326 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr

08005332 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005332:	b480      	push	{r7}
 8005334:	b087      	sub	sp, #28
 8005336:	af00      	add	r7, sp, #0
 8005338:	60f8      	str	r0, [r7, #12]
 800533a:	60b9      	str	r1, [r7, #8]
 800533c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	3330      	adds	r3, #48	; 0x30
 8005342:	461a      	mov	r2, r3
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	0a1b      	lsrs	r3, r3, #8
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	f003 030c 	and.w	r3, r3, #12
 800534e:	4413      	add	r3, r2
 8005350:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f003 031f 	and.w	r3, r3, #31
 800535c:	211f      	movs	r1, #31
 800535e:	fa01 f303 	lsl.w	r3, r1, r3
 8005362:	43db      	mvns	r3, r3
 8005364:	401a      	ands	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	0e9b      	lsrs	r3, r3, #26
 800536a:	f003 011f 	and.w	r1, r3, #31
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	f003 031f 	and.w	r3, r3, #31
 8005374:	fa01 f303 	lsl.w	r3, r1, r3
 8005378:	431a      	orrs	r2, r3
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800537e:	bf00      	nop
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr

0800538a <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 800538a:	b480      	push	{r7}
 800538c:	b083      	sub	sp, #12
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
 8005392:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f023 0203 	bic.w	r2, r3, #3
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	431a      	orrs	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	60da      	str	r2, [r3, #12]
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	f043 0201 	orr.w	r2, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	60da      	str	r2, [r3, #12]
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a08      	ldr	r2, [pc, #32]	; (8005400 <LL_ADC_REG_SetDMATransferMode+0x30>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d107      	bne.n	80053f2 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	f023 0203 	bic.w	r2, r3, #3
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	431a      	orrs	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	60da      	str	r2, [r3, #12]
  }
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	58026000 	.word	0x58026000

08005404 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005410:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	370c      	adds	r7, #12
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr

0800542a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800542a:	b480      	push	{r7}
 800542c:	b087      	sub	sp, #28
 800542e:	af00      	add	r7, sp, #0
 8005430:	60f8      	str	r0, [r7, #12]
 8005432:	60b9      	str	r1, [r7, #8]
 8005434:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	3314      	adds	r3, #20
 800543a:	461a      	mov	r2, r3
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	0e5b      	lsrs	r3, r3, #25
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	4413      	add	r3, r2
 8005448:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	0d1b      	lsrs	r3, r3, #20
 8005452:	f003 031f 	and.w	r3, r3, #31
 8005456:	2107      	movs	r1, #7
 8005458:	fa01 f303 	lsl.w	r3, r1, r3
 800545c:	43db      	mvns	r3, r3
 800545e:	401a      	ands	r2, r3
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	0d1b      	lsrs	r3, r3, #20
 8005464:	f003 031f 	and.w	r3, r3, #31
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	fa01 f303 	lsl.w	r3, r1, r3
 800546e:	431a      	orrs	r2, r3
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005474:	bf00      	nop
 8005476:	371c      	adds	r7, #28
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	4a1a      	ldr	r2, [pc, #104]	; (80054f8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d115      	bne.n	80054c0 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054a0:	43db      	mvns	r3, r3
 80054a2:	401a      	ands	r2, r3
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	f003 0318 	and.w	r3, r3, #24
 80054aa:	4914      	ldr	r1, [pc, #80]	; (80054fc <LL_ADC_SetChannelSingleDiff+0x7c>)
 80054ac:	40d9      	lsrs	r1, r3
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	400b      	ands	r3, r1
 80054b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054b6:	431a      	orrs	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 80054be:	e014      	b.n	80054ea <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054cc:	43db      	mvns	r3, r3
 80054ce:	401a      	ands	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f003 0318 	and.w	r3, r3, #24
 80054d6:	4909      	ldr	r1, [pc, #36]	; (80054fc <LL_ADC_SetChannelSingleDiff+0x7c>)
 80054d8:	40d9      	lsrs	r1, r3
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	400b      	ands	r3, r1
 80054de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054e2:	431a      	orrs	r2, r3
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 80054ea:	bf00      	nop
 80054ec:	3714      	adds	r7, #20
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	58026000 	.word	0x58026000
 80054fc:	000fffff 	.word	0x000fffff

08005500 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005500:	b480      	push	{r7}
 8005502:	b083      	sub	sp, #12
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f003 031f 	and.w	r3, r3, #31
}
 8005510:	4618      	mov	r0, r3
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 800552c:	4618      	mov	r0, r3
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689a      	ldr	r2, [r3, #8]
 8005544:	4b04      	ldr	r3, [pc, #16]	; (8005558 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005546:	4013      	ands	r3, r2
 8005548:	687a      	ldr	r2, [r7, #4]
 800554a:	6093      	str	r3, [r2, #8]
}
 800554c:	bf00      	nop
 800554e:	370c      	adds	r7, #12
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr
 8005558:	5fffffc0 	.word	0x5fffffc0

0800555c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800555c:	b480      	push	{r7}
 800555e:	b083      	sub	sp, #12
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800556c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005570:	d101      	bne.n	8005576 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005572:	2301      	movs	r3, #1
 8005574:	e000      	b.n	8005578 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005576:	2300      	movs	r3, #0
}
 8005578:	4618      	mov	r0, r3
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	4b05      	ldr	r3, [pc, #20]	; (80055a8 <LL_ADC_EnableInternalRegulator+0x24>)
 8005592:	4013      	ands	r3, r2
 8005594:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	6fffffc0 	.word	0x6fffffc0

080055ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80055c0:	d101      	bne.n	80055c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80055c2:	2301      	movs	r3, #1
 80055c4:	e000      	b.n	80055c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	689a      	ldr	r2, [r3, #8]
 80055e0:	4b05      	ldr	r3, [pc, #20]	; (80055f8 <LL_ADC_Enable+0x24>)
 80055e2:	4013      	ands	r3, r2
 80055e4:	f043 0201 	orr.w	r2, r3, #1
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr
 80055f8:	7fffffc0 	.word	0x7fffffc0

080055fc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689a      	ldr	r2, [r3, #8]
 8005608:	4b05      	ldr	r3, [pc, #20]	; (8005620 <LL_ADC_Disable+0x24>)
 800560a:	4013      	ands	r3, r2
 800560c:	f043 0202 	orr.w	r2, r3, #2
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	7fffffc0 	.word	0x7fffffc0

08005624 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	2b01      	cmp	r3, #1
 8005636:	d101      	bne.n	800563c <LL_ADC_IsEnabled+0x18>
 8005638:	2301      	movs	r3, #1
 800563a:	e000      	b.n	800563e <LL_ADC_IsEnabled+0x1a>
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b02      	cmp	r3, #2
 800565c:	d101      	bne.n	8005662 <LL_ADC_IsDisableOngoing+0x18>
 800565e:	2301      	movs	r3, #1
 8005660:	e000      	b.n	8005664 <LL_ADC_IsDisableOngoing+0x1a>
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	4b05      	ldr	r3, [pc, #20]	; (8005694 <LL_ADC_REG_StartConversion+0x24>)
 800567e:	4013      	ands	r3, r2
 8005680:	f043 0204 	orr.w	r2, r3, #4
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005688:	bf00      	nop
 800568a:	370c      	adds	r7, #12
 800568c:	46bd      	mov	sp, r7
 800568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005692:	4770      	bx	lr
 8005694:	7fffffc0 	.word	0x7fffffc0

08005698 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	4b05      	ldr	r3, [pc, #20]	; (80056bc <LL_ADC_REG_StopConversion+0x24>)
 80056a6:	4013      	ands	r3, r2
 80056a8:	f043 0210 	orr.w	r2, r3, #16
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80056b0:	bf00      	nop
 80056b2:	370c      	adds	r7, #12
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr
 80056bc:	7fffffc0 	.word	0x7fffffc0

080056c0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f003 0304 	and.w	r3, r3, #4
 80056d0:	2b04      	cmp	r3, #4
 80056d2:	d101      	bne.n	80056d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80056d4:	2301      	movs	r3, #1
 80056d6:	e000      	b.n	80056da <LL_ADC_REG_IsConversionOngoing+0x1a>
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	370c      	adds	r7, #12
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
	...

080056e8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689a      	ldr	r2, [r3, #8]
 80056f4:	4b05      	ldr	r3, [pc, #20]	; (800570c <LL_ADC_INJ_StopConversion+0x24>)
 80056f6:	4013      	ands	r3, r2
 80056f8:	f043 0220 	orr.w	r2, r3, #32
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr
 800570c:	7fffffc0 	.word	0x7fffffc0

08005710 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f003 0308 	and.w	r3, r3, #8
 8005720:	2b08      	cmp	r3, #8
 8005722:	d101      	bne.n	8005728 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005724:	2301      	movs	r3, #1
 8005726:	e000      	b.n	800572a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr
	...

08005738 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005738:	b590      	push	{r4, r7, lr}
 800573a:	b089      	sub	sp, #36	; 0x24
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005740:	2300      	movs	r3, #0
 8005742:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005744:	2300      	movs	r3, #0
 8005746:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e1ee      	b.n	8005b30 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575c:	2b00      	cmp	r3, #0
 800575e:	d109      	bne.n	8005774 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7fe ff4d 	bl	8004600 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4618      	mov	r0, r3
 800577a:	f7ff feef 	bl	800555c <LL_ADC_IsDeepPowerDownEnabled>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d004      	beq.n	800578e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4618      	mov	r0, r3
 800578a:	f7ff fed5 	bl	8005538 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff ff0a 	bl	80055ac <LL_ADC_IsInternalRegulatorEnabled>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d114      	bne.n	80057c8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7ff feee 	bl	8005584 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057a8:	4b8e      	ldr	r3, [pc, #568]	; (80059e4 <HAL_ADC_Init+0x2ac>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	099b      	lsrs	r3, r3, #6
 80057ae:	4a8e      	ldr	r2, [pc, #568]	; (80059e8 <HAL_ADC_Init+0x2b0>)
 80057b0:	fba2 2303 	umull	r2, r3, r2, r3
 80057b4:	099b      	lsrs	r3, r3, #6
 80057b6:	3301      	adds	r3, #1
 80057b8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80057ba:	e002      	b.n	80057c2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	3b01      	subs	r3, #1
 80057c0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1f9      	bne.n	80057bc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff feed 	bl	80055ac <LL_ADC_IsInternalRegulatorEnabled>
 80057d2:	4603      	mov	r3, r0
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10d      	bne.n	80057f4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057dc:	f043 0210 	orr.w	r2, r3, #16
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057e8:	f043 0201 	orr.w	r2, r3, #1
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff ff61 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 80057fe:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005804:	f003 0310 	and.w	r3, r3, #16
 8005808:	2b00      	cmp	r3, #0
 800580a:	f040 8188 	bne.w	8005b1e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	2b00      	cmp	r3, #0
 8005812:	f040 8184 	bne.w	8005b1e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800581a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800581e:	f043 0202 	orr.w	r2, r3, #2
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4618      	mov	r0, r3
 800582c:	f7ff fefa 	bl	8005624 <LL_ADC_IsEnabled>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d136      	bne.n	80058a4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4a6c      	ldr	r2, [pc, #432]	; (80059ec <HAL_ADC_Init+0x2b4>)
 800583c:	4293      	cmp	r3, r2
 800583e:	d004      	beq.n	800584a <HAL_ADC_Init+0x112>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a6a      	ldr	r2, [pc, #424]	; (80059f0 <HAL_ADC_Init+0x2b8>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d10e      	bne.n	8005868 <HAL_ADC_Init+0x130>
 800584a:	4868      	ldr	r0, [pc, #416]	; (80059ec <HAL_ADC_Init+0x2b4>)
 800584c:	f7ff feea 	bl	8005624 <LL_ADC_IsEnabled>
 8005850:	4604      	mov	r4, r0
 8005852:	4867      	ldr	r0, [pc, #412]	; (80059f0 <HAL_ADC_Init+0x2b8>)
 8005854:	f7ff fee6 	bl	8005624 <LL_ADC_IsEnabled>
 8005858:	4603      	mov	r3, r0
 800585a:	4323      	orrs	r3, r4
 800585c:	2b00      	cmp	r3, #0
 800585e:	bf0c      	ite	eq
 8005860:	2301      	moveq	r3, #1
 8005862:	2300      	movne	r3, #0
 8005864:	b2db      	uxtb	r3, r3
 8005866:	e008      	b.n	800587a <HAL_ADC_Init+0x142>
 8005868:	4862      	ldr	r0, [pc, #392]	; (80059f4 <HAL_ADC_Init+0x2bc>)
 800586a:	f7ff fedb 	bl	8005624 <LL_ADC_IsEnabled>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	bf0c      	ite	eq
 8005874:	2301      	moveq	r3, #1
 8005876:	2300      	movne	r3, #0
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d012      	beq.n	80058a4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a5a      	ldr	r2, [pc, #360]	; (80059ec <HAL_ADC_Init+0x2b4>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d004      	beq.n	8005892 <HAL_ADC_Init+0x15a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a58      	ldr	r2, [pc, #352]	; (80059f0 <HAL_ADC_Init+0x2b8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d101      	bne.n	8005896 <HAL_ADC_Init+0x15e>
 8005892:	4a59      	ldr	r2, [pc, #356]	; (80059f8 <HAL_ADC_Init+0x2c0>)
 8005894:	e000      	b.n	8005898 <HAL_ADC_Init+0x160>
 8005896:	4a59      	ldr	r2, [pc, #356]	; (80059fc <HAL_ADC_Init+0x2c4>)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	4619      	mov	r1, r3
 800589e:	4610      	mov	r0, r2
 80058a0:	f7ff fc0e 	bl	80050c0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a52      	ldr	r2, [pc, #328]	; (80059f4 <HAL_ADC_Init+0x2bc>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d129      	bne.n	8005902 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	7e5b      	ldrb	r3, [r3, #25]
 80058b2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80058b8:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80058be:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	2b08      	cmp	r3, #8
 80058c6:	d013      	beq.n	80058f0 <HAL_ADC_Init+0x1b8>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	689b      	ldr	r3, [r3, #8]
 80058cc:	2b0c      	cmp	r3, #12
 80058ce:	d00d      	beq.n	80058ec <HAL_ADC_Init+0x1b4>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	2b1c      	cmp	r3, #28
 80058d6:	d007      	beq.n	80058e8 <HAL_ADC_Init+0x1b0>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	2b18      	cmp	r3, #24
 80058de:	d101      	bne.n	80058e4 <HAL_ADC_Init+0x1ac>
 80058e0:	2318      	movs	r3, #24
 80058e2:	e006      	b.n	80058f2 <HAL_ADC_Init+0x1ba>
 80058e4:	2300      	movs	r3, #0
 80058e6:	e004      	b.n	80058f2 <HAL_ADC_Init+0x1ba>
 80058e8:	2310      	movs	r3, #16
 80058ea:	e002      	b.n	80058f2 <HAL_ADC_Init+0x1ba>
 80058ec:	2308      	movs	r3, #8
 80058ee:	e000      	b.n	80058f2 <HAL_ADC_Init+0x1ba>
 80058f0:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80058f2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058fa:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80058fc:	4313      	orrs	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]
 8005900:	e00e      	b.n	8005920 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	7e5b      	ldrb	r3, [r3, #25]
 8005906:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800590c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005912:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3020 	ldrb.w	r3, [r3, #32]
 800591a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800591c:	4313      	orrs	r3, r2
 800591e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005926:	2b01      	cmp	r3, #1
 8005928:	d106      	bne.n	8005938 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592e:	3b01      	subs	r3, #1
 8005930:	045b      	lsls	r3, r3, #17
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	4313      	orrs	r3, r2
 8005936:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	2b00      	cmp	r3, #0
 800593e:	d009      	beq.n	8005954 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005944:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800594e:	69ba      	ldr	r2, [r7, #24]
 8005950:	4313      	orrs	r3, r2
 8005952:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a26      	ldr	r2, [pc, #152]	; (80059f4 <HAL_ADC_Init+0x2bc>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d115      	bne.n	800598a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	68da      	ldr	r2, [r3, #12]
 8005964:	4b26      	ldr	r3, [pc, #152]	; (8005a00 <HAL_ADC_Init+0x2c8>)
 8005966:	4013      	ands	r3, r2
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	69b9      	ldr	r1, [r7, #24]
 800596e:	430b      	orrs	r3, r1
 8005970:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	430a      	orrs	r2, r1
 8005986:	611a      	str	r2, [r3, #16]
 8005988:	e009      	b.n	800599e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	4b1c      	ldr	r3, [pc, #112]	; (8005a04 <HAL_ADC_Init+0x2cc>)
 8005992:	4013      	ands	r3, r2
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	6812      	ldr	r2, [r2, #0]
 8005998:	69b9      	ldr	r1, [r7, #24]
 800599a:	430b      	orrs	r3, r1
 800599c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4618      	mov	r0, r3
 80059a4:	f7ff fe8c 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 80059a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f7ff feae 	bl	8005710 <LL_ADC_INJ_IsConversionOngoing>
 80059b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f040 808e 	bne.w	8005ada <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f040 808a 	bne.w	8005ada <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a0a      	ldr	r2, [pc, #40]	; (80059f4 <HAL_ADC_Init+0x2bc>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d11b      	bne.n	8005a08 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	7e1b      	ldrb	r3, [r3, #24]
 80059d4:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80059dc:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80059de:	4313      	orrs	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
 80059e2:	e018      	b.n	8005a16 <HAL_ADC_Init+0x2de>
 80059e4:	24000148 	.word	0x24000148
 80059e8:	053e2d63 	.word	0x053e2d63
 80059ec:	40022000 	.word	0x40022000
 80059f0:	40022100 	.word	0x40022100
 80059f4:	58026000 	.word	0x58026000
 80059f8:	40022300 	.word	0x40022300
 80059fc:	58026300 	.word	0x58026300
 8005a00:	fff04007 	.word	0xfff04007
 8005a04:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	7e1b      	ldrb	r3, [r3, #24]
 8005a0c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 8005a12:	4313      	orrs	r3, r2
 8005a14:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68da      	ldr	r2, [r3, #12]
 8005a1c:	4b46      	ldr	r3, [pc, #280]	; (8005b38 <HAL_ADC_Init+0x400>)
 8005a1e:	4013      	ands	r3, r2
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	6812      	ldr	r2, [r2, #0]
 8005a24:	69b9      	ldr	r1, [r7, #24]
 8005a26:	430b      	orrs	r3, r1
 8005a28:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d137      	bne.n	8005aa4 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a38:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a3f      	ldr	r2, [pc, #252]	; (8005b3c <HAL_ADC_Init+0x404>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d116      	bne.n	8005a72 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	691a      	ldr	r2, [r3, #16]
 8005a4a:	4b3d      	ldr	r3, [pc, #244]	; (8005b40 <HAL_ADC_Init+0x408>)
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005a56:	4311      	orrs	r1, r2
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005a5c:	4311      	orrs	r1, r2
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005a62:	430a      	orrs	r2, r1
 8005a64:	431a      	orrs	r2, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 0201 	orr.w	r2, r2, #1
 8005a6e:	611a      	str	r2, [r3, #16]
 8005a70:	e020      	b.n	8005ab4 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	691a      	ldr	r2, [r3, #16]
 8005a78:	4b32      	ldr	r3, [pc, #200]	; (8005b44 <HAL_ADC_Init+0x40c>)
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	687a      	ldr	r2, [r7, #4]
 8005a7e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005a80:	3a01      	subs	r2, #1
 8005a82:	0411      	lsls	r1, r2, #16
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005a88:	4311      	orrs	r1, r2
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005a8e:	4311      	orrs	r1, r2
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005a94:	430a      	orrs	r2, r1
 8005a96:	431a      	orrs	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f042 0201 	orr.w	r2, r2, #1
 8005aa0:	611a      	str	r2, [r3, #16]
 8005aa2:	e007      	b.n	8005ab4 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	691a      	ldr	r2, [r3, #16]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f022 0201 	bic.w	r2, r2, #1
 8005ab2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1b      	ldr	r2, [pc, #108]	; (8005b3c <HAL_ADC_Init+0x404>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d002      	beq.n	8005ada <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f001 fb29 	bl	800712c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d10c      	bne.n	8005afc <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ae8:	f023 010f 	bic.w	r1, r3, #15
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	1e5a      	subs	r2, r3, #1
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	631a      	str	r2, [r3, #48]	; 0x30
 8005afa:	e007      	b.n	8005b0c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f022 020f 	bic.w	r2, r2, #15
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b10:	f023 0303 	bic.w	r3, r3, #3
 8005b14:	f043 0201 	orr.w	r2, r3, #1
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	661a      	str	r2, [r3, #96]	; 0x60
 8005b1c:	e007      	b.n	8005b2e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b22:	f043 0210 	orr.w	r2, r3, #16
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005b2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3724      	adds	r7, #36	; 0x24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd90      	pop	{r4, r7, pc}
 8005b38:	ffffbffc 	.word	0xffffbffc
 8005b3c:	58026000 	.word	0x58026000
 8005b40:	fc00f81f 	.word	0xfc00f81f
 8005b44:	fc00f81e 	.word	0xfc00f81e

08005b48 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a60      	ldr	r2, [pc, #384]	; (8005cdc <HAL_ADC_Start_DMA+0x194>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d004      	beq.n	8005b68 <HAL_ADC_Start_DMA+0x20>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a5f      	ldr	r2, [pc, #380]	; (8005ce0 <HAL_ADC_Start_DMA+0x198>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d101      	bne.n	8005b6c <HAL_ADC_Start_DMA+0x24>
 8005b68:	4b5e      	ldr	r3, [pc, #376]	; (8005ce4 <HAL_ADC_Start_DMA+0x19c>)
 8005b6a:	e000      	b.n	8005b6e <HAL_ADC_Start_DMA+0x26>
 8005b6c:	4b5e      	ldr	r3, [pc, #376]	; (8005ce8 <HAL_ADC_Start_DMA+0x1a0>)
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f7ff fcc6 	bl	8005500 <LL_ADC_GetMultimode>
 8005b74:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7ff fda0 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f040 80a2 	bne.w	8005ccc <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d101      	bne.n	8005b96 <HAL_ADC_Start_DMA+0x4e>
 8005b92:	2302      	movs	r3, #2
 8005b94:	e09d      	b.n	8005cd2 <HAL_ADC_Start_DMA+0x18a>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d006      	beq.n	8005bb2 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	2b05      	cmp	r3, #5
 8005ba8:	d003      	beq.n	8005bb2 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	2b09      	cmp	r3, #9
 8005bae:	f040 8086 	bne.w	8005cbe <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005bb2:	68f8      	ldr	r0, [r7, #12]
 8005bb4:	f001 f93c 	bl	8006e30 <ADC_Enable>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005bbc:	7dfb      	ldrb	r3, [r7, #23]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d178      	bne.n	8005cb4 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005bc6:	4b49      	ldr	r3, [pc, #292]	; (8005cec <HAL_ADC_Start_DMA+0x1a4>)
 8005bc8:	4013      	ands	r3, r2
 8005bca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	661a      	str	r2, [r3, #96]	; 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a42      	ldr	r2, [pc, #264]	; (8005ce0 <HAL_ADC_Start_DMA+0x198>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d002      	beq.n	8005be2 <HAL_ADC_Start_DMA+0x9a>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	e000      	b.n	8005be4 <HAL_ADC_Start_DMA+0x9c>
 8005be2:	4b3e      	ldr	r3, [pc, #248]	; (8005cdc <HAL_ADC_Start_DMA+0x194>)
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	6812      	ldr	r2, [r2, #0]
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d002      	beq.n	8005bf2 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d105      	bne.n	8005bfe <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bf6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d006      	beq.n	8005c18 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c0e:	f023 0206 	bic.w	r2, r3, #6
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	665a      	str	r2, [r3, #100]	; 0x64
 8005c16:	e002      	b.n	8005c1e <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	665a      	str	r2, [r3, #100]	; 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c22:	4a33      	ldr	r2, [pc, #204]	; (8005cf0 <HAL_ADC_Start_DMA+0x1a8>)
 8005c24:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c2a:	4a32      	ldr	r2, [pc, #200]	; (8005cf4 <HAL_ADC_Start_DMA+0x1ac>)
 8005c2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c32:	4a31      	ldr	r2, [pc, #196]	; (8005cf8 <HAL_ADC_Start_DMA+0x1b0>)
 8005c34:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	221c      	movs	r2, #28
 8005c3c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685a      	ldr	r2, [r3, #4]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f042 0210 	orr.w	r2, r2, #16
 8005c54:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a28      	ldr	r2, [pc, #160]	; (8005cfc <HAL_ADC_Start_DMA+0x1b4>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d10f      	bne.n	8005c80 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	4610      	mov	r0, r2
 8005c70:	f7ff fbae 	bl	80053d0 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f7ff fb99 	bl	80053b0 <LL_ADC_EnableDMAReq>
 8005c7e:	e007      	b.n	8005c90 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c88:	4619      	mov	r1, r3
 8005c8a:	4610      	mov	r0, r2
 8005c8c:	f7ff fb7d 	bl	800538a <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	3340      	adds	r3, #64	; 0x40
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	68ba      	ldr	r2, [r7, #8]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f002 fba2 	bl	80083e8 <HAL_DMA_Start_IT>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7ff fcdf 	bl	8005670 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005cb2:	e00d      	b.n	8005cd0 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
      if (tmp_hal_status == HAL_OK)
 8005cbc:	e008      	b.n	8005cd0 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 8005cca:	e001      	b.n	8005cd0 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005ccc:	2302      	movs	r3, #2
 8005cce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3718      	adds	r7, #24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	40022000 	.word	0x40022000
 8005ce0:	40022100 	.word	0x40022100
 8005ce4:	40022300 	.word	0x40022300
 8005ce8:	58026300 	.word	0x58026300
 8005cec:	fffff0fe 	.word	0xfffff0fe
 8005cf0:	08007003 	.word	0x08007003
 8005cf4:	080070db 	.word	0x080070db
 8005cf8:	080070f7 	.word	0x080070f7
 8005cfc:	58026000 	.word	0x58026000

08005d00 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d101      	bne.n	8005d16 <HAL_ADC_Stop_DMA+0x16>
 8005d12:	2302      	movs	r3, #2
 8005d14:	e04f      	b.n	8005db6 <HAL_ADC_Stop_DMA+0xb6>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8005d1e:	2103      	movs	r1, #3
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 ffc9 	bl	8006cb8 <ADC_ConversionStop>
 8005d26:	4603      	mov	r3, r0
 8005d28:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8005d2a:	7bfb      	ldrb	r3, [r7, #15]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d13d      	bne.n	8005dac <HAL_ADC_Stop_DMA+0xac>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1, 0UL);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 0203 	bic.w	r2, r2, #3
 8005d3e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d44:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d10f      	bne.n	8005d6e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d52:	4618      	mov	r0, r3
 8005d54:	f002 fdb2 	bl	80088bc <HAL_DMA_Abort>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8005d5c:	7bfb      	ldrb	r3, [r7, #15]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d005      	beq.n	8005d6e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d66:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	661a      	str	r2, [r3, #96]	; 0x60
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	685a      	ldr	r2, [r3, #4]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0210 	bic.w	r2, r2, #16
 8005d7c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8005d7e:	7bfb      	ldrb	r3, [r7, #15]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d105      	bne.n	8005d90 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f001 f8dd 	bl	8006f44 <ADC_Disable>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	73fb      	strb	r3, [r7, #15]
 8005d8e:	e002      	b.n	8005d96 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f001 f8d7 	bl	8006f44 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8005d96:	7bfb      	ldrb	r3, [r7, #15]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d107      	bne.n	8005dac <HAL_ADC_Stop_DMA+0xac>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005da0:	4b07      	ldr	r3, [pc, #28]	; (8005dc0 <HAL_ADC_Stop_DMA+0xc0>)
 8005da2:	4013      	ands	r3, r2
 8005da4:	f043 0201 	orr.w	r2, r3, #1
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	661a      	str	r2, [r3, #96]	; 0x60
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005db4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	ffffeefe 	.word	0xffffeefe

08005dc4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b08a      	sub	sp, #40	; 0x28
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005dcc:	2300      	movs	r3, #0
 8005dce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	4a87      	ldr	r2, [pc, #540]	; (8006004 <HAL_ADC_IRQHandler+0x240>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d004      	beq.n	8005df4 <HAL_ADC_IRQHandler+0x30>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a86      	ldr	r2, [pc, #536]	; (8006008 <HAL_ADC_IRQHandler+0x244>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d101      	bne.n	8005df8 <HAL_ADC_IRQHandler+0x34>
 8005df4:	4b85      	ldr	r3, [pc, #532]	; (800600c <HAL_ADC_IRQHandler+0x248>)
 8005df6:	e000      	b.n	8005dfa <HAL_ADC_IRQHandler+0x36>
 8005df8:	4b85      	ldr	r3, [pc, #532]	; (8006010 <HAL_ADC_IRQHandler+0x24c>)
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7ff fb80 	bl	8005500 <LL_ADC_GetMultimode>
 8005e00:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	f003 0302 	and.w	r3, r3, #2
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d017      	beq.n	8005e3c <HAL_ADC_IRQHandler+0x78>
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d012      	beq.n	8005e3c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e1a:	f003 0310 	and.w	r3, r3, #16
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d105      	bne.n	8005e2e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e26:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	661a      	str	r2, [r3, #96]	; 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f001 fb4e 	bl	80074d0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2202      	movs	r2, #2
 8005e3a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	f003 0304 	and.w	r3, r3, #4
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d004      	beq.n	8005e50 <HAL_ADC_IRQHandler+0x8c>
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10a      	bne.n	8005e66 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 8083 	beq.w	8005f62 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	f003 0308 	and.w	r3, r3, #8
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d07d      	beq.n	8005f62 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e6a:	f003 0310 	and.w	r3, r3, #16
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d105      	bne.n	8005e7e <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e76:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7ff fa42 	bl	800530c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d062      	beq.n	8005f54 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a5d      	ldr	r2, [pc, #372]	; (8006008 <HAL_ADC_IRQHandler+0x244>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d002      	beq.n	8005e9e <HAL_ADC_IRQHandler+0xda>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	e000      	b.n	8005ea0 <HAL_ADC_IRQHandler+0xdc>
 8005e9e:	4b59      	ldr	r3, [pc, #356]	; (8006004 <HAL_ADC_IRQHandler+0x240>)
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	6812      	ldr	r2, [r2, #0]
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d008      	beq.n	8005eba <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d005      	beq.n	8005eba <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2b05      	cmp	r3, #5
 8005eb2:	d002      	beq.n	8005eba <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	2b09      	cmp	r3, #9
 8005eb8:	d104      	bne.n	8005ec4 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	623b      	str	r3, [r7, #32]
 8005ec2:	e00c      	b.n	8005ede <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a4f      	ldr	r2, [pc, #316]	; (8006008 <HAL_ADC_IRQHandler+0x244>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d002      	beq.n	8005ed4 <HAL_ADC_IRQHandler+0x110>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	e000      	b.n	8005ed6 <HAL_ADC_IRQHandler+0x112>
 8005ed4:	4b4b      	ldr	r3, [pc, #300]	; (8006004 <HAL_ADC_IRQHandler+0x240>)
 8005ed6:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d135      	bne.n	8005f54 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0308 	and.w	r3, r3, #8
 8005ef2:	2b08      	cmp	r3, #8
 8005ef4:	d12e      	bne.n	8005f54 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4618      	mov	r0, r3
 8005efc:	f7ff fbe0 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 8005f00:	4603      	mov	r3, r0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d11a      	bne.n	8005f3c <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f022 020c 	bic.w	r2, r2, #12
 8005f14:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	661a      	str	r2, [r3, #96]	; 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d112      	bne.n	8005f54 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f32:	f043 0201 	orr.w	r2, r3, #1
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	661a      	str	r2, [r3, #96]	; 0x60
 8005f3a:	e00b      	b.n	8005f54 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f40:	f043 0210 	orr.w	r2, r3, #16
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f4c:	f043 0201 	orr.w	r2, r3, #1
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	665a      	str	r2, [r3, #100]	; 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7fd fc21 	bl	800379c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	220c      	movs	r2, #12
 8005f60:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005f62:	69fb      	ldr	r3, [r7, #28]
 8005f64:	f003 0320 	and.w	r3, r3, #32
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d004      	beq.n	8005f76 <HAL_ADC_IRQHandler+0x1b2>
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	f003 0320 	and.w	r3, r3, #32
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d10b      	bne.n	8005f8e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f000 80a0 	beq.w	80060c2 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f000 809a 	beq.w	80060c2 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f92:	f003 0310 	and.w	r3, r3, #16
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d105      	bne.n	8005fa6 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f9e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7ff fa2a 	bl	8005404 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005fb0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7ff f9a8 	bl	800530c <LL_ADC_REG_IsTriggerSourceSWStart>
 8005fbc:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a11      	ldr	r2, [pc, #68]	; (8006008 <HAL_ADC_IRQHandler+0x244>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d002      	beq.n	8005fce <HAL_ADC_IRQHandler+0x20a>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	e000      	b.n	8005fd0 <HAL_ADC_IRQHandler+0x20c>
 8005fce:	4b0d      	ldr	r3, [pc, #52]	; (8006004 <HAL_ADC_IRQHandler+0x240>)
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	6812      	ldr	r2, [r2, #0]
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d008      	beq.n	8005fea <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d005      	beq.n	8005fea <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b06      	cmp	r3, #6
 8005fe2:	d002      	beq.n	8005fea <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	2b07      	cmp	r3, #7
 8005fe8:	d104      	bne.n	8005ff4 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	623b      	str	r3, [r7, #32]
 8005ff2:	e014      	b.n	800601e <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a03      	ldr	r2, [pc, #12]	; (8006008 <HAL_ADC_IRQHandler+0x244>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d00a      	beq.n	8006014 <HAL_ADC_IRQHandler+0x250>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	e008      	b.n	8006016 <HAL_ADC_IRQHandler+0x252>
 8006004:	40022000 	.word	0x40022000
 8006008:	40022100 	.word	0x40022100
 800600c:	40022300 	.word	0x40022300
 8006010:	58026300 	.word	0x58026300
 8006014:	4b84      	ldr	r3, [pc, #528]	; (8006228 <HAL_ADC_IRQHandler+0x464>)
 8006016:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d047      	beq.n	80060b4 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d007      	beq.n	800603e <HAL_ADC_IRQHandler+0x27a>
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d03f      	beq.n	80060b4 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8006034:	6a3b      	ldr	r3, [r7, #32]
 8006036:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800603a:	2b00      	cmp	r3, #0
 800603c:	d13a      	bne.n	80060b4 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006048:	2b40      	cmp	r3, #64	; 0x40
 800604a:	d133      	bne.n	80060b4 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800604c:	6a3b      	ldr	r3, [r7, #32]
 800604e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006052:	2b00      	cmp	r3, #0
 8006054:	d12e      	bne.n	80060b4 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4618      	mov	r0, r3
 800605c:	f7ff fb58 	bl	8005710 <LL_ADC_INJ_IsConversionOngoing>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d11a      	bne.n	800609c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	685a      	ldr	r2, [r3, #4]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006074:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800607a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	661a      	str	r2, [r3, #96]	; 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800608a:	2b00      	cmp	r3, #0
 800608c:	d112      	bne.n	80060b4 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006092:	f043 0201 	orr.w	r2, r3, #1
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	661a      	str	r2, [r3, #96]	; 0x60
 800609a:	e00b      	b.n	80060b4 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060a0:	f043 0210 	orr.w	r2, r3, #16
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	661a      	str	r2, [r3, #96]	; 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060ac:	f043 0201 	orr.w	r2, r3, #1
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	665a      	str	r2, [r3, #100]	; 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f001 f9e3 	bl	8007480 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2260      	movs	r2, #96	; 0x60
 80060c0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d011      	beq.n	80060f0 <HAL_ADC_IRQHandler+0x32c>
 80060cc:	69bb      	ldr	r3, [r7, #24]
 80060ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00c      	beq.n	80060f0 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	f000 f8a8 	bl	8006238 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	2280      	movs	r2, #128	; 0x80
 80060ee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d012      	beq.n	8006120 <HAL_ADC_IRQHandler+0x35c>
 80060fa:	69bb      	ldr	r3, [r7, #24]
 80060fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00d      	beq.n	8006120 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006108:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f001 f9c9 	bl	80074a8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800611e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006126:	2b00      	cmp	r3, #0
 8006128:	d012      	beq.n	8006150 <HAL_ADC_IRQHandler+0x38c>
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00d      	beq.n	8006150 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006138:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f001 f9bb 	bl	80074bc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800614e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	f003 0310 	and.w	r3, r3, #16
 8006156:	2b00      	cmp	r3, #0
 8006158:	d043      	beq.n	80061e2 <HAL_ADC_IRQHandler+0x41e>
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	f003 0310 	and.w	r3, r3, #16
 8006160:	2b00      	cmp	r3, #0
 8006162:	d03e      	beq.n	80061e2 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006168:	2b00      	cmp	r3, #0
 800616a:	d102      	bne.n	8006172 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800616c:	2301      	movs	r3, #1
 800616e:	627b      	str	r3, [r7, #36]	; 0x24
 8006170:	e021      	b.n	80061b6 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d015      	beq.n	80061a4 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a2a      	ldr	r2, [pc, #168]	; (8006228 <HAL_ADC_IRQHandler+0x464>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d004      	beq.n	800618c <HAL_ADC_IRQHandler+0x3c8>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a29      	ldr	r2, [pc, #164]	; (800622c <HAL_ADC_IRQHandler+0x468>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d101      	bne.n	8006190 <HAL_ADC_IRQHandler+0x3cc>
 800618c:	4b28      	ldr	r3, [pc, #160]	; (8006230 <HAL_ADC_IRQHandler+0x46c>)
 800618e:	e000      	b.n	8006192 <HAL_ADC_IRQHandler+0x3ce>
 8006190:	4b28      	ldr	r3, [pc, #160]	; (8006234 <HAL_ADC_IRQHandler+0x470>)
 8006192:	4618      	mov	r0, r3
 8006194:	f7ff f9c2 	bl	800551c <LL_ADC_GetMultiDMATransfer>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d00b      	beq.n	80061b6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800619e:	2301      	movs	r3, #1
 80061a0:	627b      	str	r3, [r7, #36]	; 0x24
 80061a2:	e008      	b.n	80061b6 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	f003 0303 	and.w	r3, r3, #3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d001      	beq.n	80061b6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80061b2:	2301      	movs	r3, #1
 80061b4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80061b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b8:	2b01      	cmp	r3, #1
 80061ba:	d10e      	bne.n	80061da <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80061cc:	f043 0202 	orr.w	r2, r3, #2
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	665a      	str	r2, [r3, #100]	; 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 f839 	bl	800624c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2210      	movs	r2, #16
 80061e0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80061e2:	69fb      	ldr	r3, [r7, #28]
 80061e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d018      	beq.n	800621e <HAL_ADC_IRQHandler+0x45a>
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d013      	beq.n	800621e <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061fa:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006206:	f043 0208 	orr.w	r2, r3, #8
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	665a      	str	r2, [r3, #100]	; 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006216:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f001 f93b 	bl	8007494 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800621e:	bf00      	nop
 8006220:	3728      	adds	r7, #40	; 0x28
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
 8006226:	bf00      	nop
 8006228:	40022000 	.word	0x40022000
 800622c:	40022100 	.word	0x40022100
 8006230:	40022300 	.word	0x40022300
 8006234:	58026300 	.word	0x58026300

08006238 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8006254:	bf00      	nop
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006260:	b590      	push	{r4, r7, lr}
 8006262:	b0b9      	sub	sp, #228	; 0xe4
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006270:	2300      	movs	r3, #0
 8006272:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800627a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	4ab3      	ldr	r2, [pc, #716]	; (8006550 <HAL_ADC_ConfigChannel+0x2f0>)
 8006282:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800628a:	2b01      	cmp	r3, #1
 800628c:	d102      	bne.n	8006294 <HAL_ADC_ConfigChannel+0x34>
 800628e:	2302      	movs	r3, #2
 8006290:	f000 bcfa 	b.w	8006c88 <HAL_ADC_ConfigChannel+0xa28>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4618      	mov	r0, r3
 80062a2:	f7ff fa0d 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f040 84de 	bne.w	8006c6a <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4aa8      	ldr	r2, [pc, #672]	; (8006554 <HAL_ADC_ConfigChannel+0x2f4>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d033      	beq.n	8006320 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d108      	bne.n	80062d6 <HAL_ADC_ConfigChannel+0x76>
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	0e9b      	lsrs	r3, r3, #26
 80062ca:	f003 031f 	and.w	r3, r3, #31
 80062ce:	2201      	movs	r2, #1
 80062d0:	fa02 f303 	lsl.w	r3, r2, r3
 80062d4:	e01d      	b.n	8006312 <HAL_ADC_ConfigChannel+0xb2>
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062de:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80062e2:	fa93 f3a3 	rbit	r3, r3
 80062e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80062ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80062ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80062f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 80062fa:	2320      	movs	r3, #32
 80062fc:	e004      	b.n	8006308 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 80062fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006302:	fab3 f383 	clz	r3, r3
 8006306:	b2db      	uxtb	r3, r3
 8006308:	f003 031f 	and.w	r3, r3, #31
 800630c:	2201      	movs	r2, #1
 800630e:	fa02 f303 	lsl.w	r3, r2, r3
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6812      	ldr	r2, [r2, #0]
 8006316:	69d1      	ldr	r1, [r2, #28]
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	6812      	ldr	r2, [r2, #0]
 800631c:	430b      	orrs	r3, r1
 800631e:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6818      	ldr	r0, [r3, #0]
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	6859      	ldr	r1, [r3, #4]
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	461a      	mov	r2, r3
 800632e:	f7ff f800 	bl	8005332 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4618      	mov	r0, r3
 8006338:	f7ff f9c2 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 800633c:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4618      	mov	r0, r3
 8006346:	f7ff f9e3 	bl	8005710 <LL_ADC_INJ_IsConversionOngoing>
 800634a:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800634e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006352:	2b00      	cmp	r3, #0
 8006354:	f040 8270 	bne.w	8006838 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006358:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800635c:	2b00      	cmp	r3, #0
 800635e:	f040 826b 	bne.w	8006838 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6818      	ldr	r0, [r3, #0]
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	6819      	ldr	r1, [r3, #0]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	461a      	mov	r2, r3
 8006370:	f7ff f85b 	bl	800542a <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a76      	ldr	r2, [pc, #472]	; (8006554 <HAL_ADC_ConfigChannel+0x2f4>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d10d      	bne.n	800639a <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	695a      	ldr	r2, [r3, #20]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	08db      	lsrs	r3, r3, #3
 800638a:	f003 0303 	and.w	r3, r3, #3
 800638e:	005b      	lsls	r3, r3, #1
 8006390:	fa02 f303 	lsl.w	r3, r2, r3
 8006394:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006398:	e032      	b.n	8006400 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800639a:	4b6f      	ldr	r3, [pc, #444]	; (8006558 <HAL_ADC_ConfigChannel+0x2f8>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80063a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80063a6:	d10b      	bne.n	80063c0 <HAL_ADC_ConfigChannel+0x160>
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	695a      	ldr	r2, [r3, #20]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	089b      	lsrs	r3, r3, #2
 80063b4:	f003 0307 	and.w	r3, r3, #7
 80063b8:	005b      	lsls	r3, r3, #1
 80063ba:	fa02 f303 	lsl.w	r3, r2, r3
 80063be:	e01d      	b.n	80063fc <HAL_ADC_ConfigChannel+0x19c>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f003 0310 	and.w	r3, r3, #16
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10b      	bne.n	80063e6 <HAL_ADC_ConfigChannel+0x186>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	695a      	ldr	r2, [r3, #20]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	089b      	lsrs	r3, r3, #2
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	005b      	lsls	r3, r3, #1
 80063e0:	fa02 f303 	lsl.w	r3, r2, r3
 80063e4:	e00a      	b.n	80063fc <HAL_ADC_ConfigChannel+0x19c>
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	695a      	ldr	r2, [r3, #20]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	089b      	lsrs	r3, r3, #2
 80063f2:	f003 0304 	and.w	r3, r3, #4
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	fa02 f303 	lsl.w	r3, r2, r3
 80063fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	691b      	ldr	r3, [r3, #16]
 8006404:	2b04      	cmp	r3, #4
 8006406:	d048      	beq.n	800649a <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6818      	ldr	r0, [r3, #0]
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	6919      	ldr	r1, [r3, #16]
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006418:	f7fe fe86 	bl	8005128 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a4c      	ldr	r2, [pc, #304]	; (8006554 <HAL_ADC_ConfigChannel+0x2f4>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d119      	bne.n	800645a <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6919      	ldr	r1, [r3, #16]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	69db      	ldr	r3, [r3, #28]
 8006432:	461a      	mov	r2, r3
 8006434:	f7fe ff1e 	bl	8005274 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6818      	ldr	r0, [r3, #0]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	6919      	ldr	r1, [r3, #16]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d102      	bne.n	8006450 <HAL_ADC_ConfigChannel+0x1f0>
 800644a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800644e:	e000      	b.n	8006452 <HAL_ADC_ConfigChannel+0x1f2>
 8006450:	2300      	movs	r3, #0
 8006452:	461a      	mov	r2, r3
 8006454:	f7fe feec 	bl	8005230 <LL_ADC_SetOffsetSaturation>
 8006458:	e1ee      	b.n	8006838 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6818      	ldr	r0, [r3, #0]
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	6919      	ldr	r1, [r3, #16]
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006468:	2b01      	cmp	r3, #1
 800646a:	d102      	bne.n	8006472 <HAL_ADC_ConfigChannel+0x212>
 800646c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006470:	e000      	b.n	8006474 <HAL_ADC_ConfigChannel+0x214>
 8006472:	2300      	movs	r3, #0
 8006474:	461a      	mov	r2, r3
 8006476:	f7fe feb9 	bl	80051ec <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6818      	ldr	r0, [r3, #0]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	6919      	ldr	r1, [r3, #16]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	7e1b      	ldrb	r3, [r3, #24]
 8006486:	2b01      	cmp	r3, #1
 8006488:	d102      	bne.n	8006490 <HAL_ADC_ConfigChannel+0x230>
 800648a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800648e:	e000      	b.n	8006492 <HAL_ADC_ConfigChannel+0x232>
 8006490:	2300      	movs	r3, #0
 8006492:	461a      	mov	r2, r3
 8006494:	f7fe fe90 	bl	80051b8 <LL_ADC_SetDataRightShift>
 8006498:	e1ce      	b.n	8006838 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a2d      	ldr	r2, [pc, #180]	; (8006554 <HAL_ADC_ConfigChannel+0x2f4>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	f040 8181 	bne.w	80067a8 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2100      	movs	r1, #0
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7fe fe6d 	bl	800518c <LL_ADC_GetOffsetChannel>
 80064b2:	4603      	mov	r3, r0
 80064b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d10a      	bne.n	80064d2 <HAL_ADC_ConfigChannel+0x272>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2100      	movs	r1, #0
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7fe fe62 	bl	800518c <LL_ADC_GetOffsetChannel>
 80064c8:	4603      	mov	r3, r0
 80064ca:	0e9b      	lsrs	r3, r3, #26
 80064cc:	f003 021f 	and.w	r2, r3, #31
 80064d0:	e01e      	b.n	8006510 <HAL_ADC_ConfigChannel+0x2b0>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2100      	movs	r1, #0
 80064d8:	4618      	mov	r0, r3
 80064da:	f7fe fe57 	bl	800518c <LL_ADC_GetOffsetChannel>
 80064de:	4603      	mov	r3, r0
 80064e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80064e8:	fa93 f3a3 	rbit	r3, r3
 80064ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 80064f0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80064f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 80064f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8006500:	2320      	movs	r3, #32
 8006502:	e004      	b.n	800650e <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8006504:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006508:	fab3 f383 	clz	r3, r3
 800650c:	b2db      	uxtb	r3, r3
 800650e:	461a      	mov	r2, r3
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006518:	2b00      	cmp	r3, #0
 800651a:	d105      	bne.n	8006528 <HAL_ADC_ConfigChannel+0x2c8>
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	0e9b      	lsrs	r3, r3, #26
 8006522:	f003 031f 	and.w	r3, r3, #31
 8006526:	e01e      	b.n	8006566 <HAL_ADC_ConfigChannel+0x306>
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006530:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006534:	fa93 f3a3 	rbit	r3, r3
 8006538:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 800653c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006540:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8006544:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d107      	bne.n	800655c <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 800654c:	2320      	movs	r3, #32
 800654e:	e00a      	b.n	8006566 <HAL_ADC_ConfigChannel+0x306>
 8006550:	47ff0000 	.word	0x47ff0000
 8006554:	58026000 	.word	0x58026000
 8006558:	5c001000 	.word	0x5c001000
  return __builtin_clz(value);
 800655c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006560:	fab3 f383 	clz	r3, r3
 8006564:	b2db      	uxtb	r3, r3
 8006566:	429a      	cmp	r2, r3
 8006568:	d106      	bne.n	8006578 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2200      	movs	r2, #0
 8006570:	2100      	movs	r1, #0
 8006572:	4618      	mov	r0, r3
 8006574:	f7fe fea0 	bl	80052b8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2101      	movs	r1, #1
 800657e:	4618      	mov	r0, r3
 8006580:	f7fe fe04 	bl	800518c <LL_ADC_GetOffsetChannel>
 8006584:	4603      	mov	r3, r0
 8006586:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10a      	bne.n	80065a4 <HAL_ADC_ConfigChannel+0x344>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2101      	movs	r1, #1
 8006594:	4618      	mov	r0, r3
 8006596:	f7fe fdf9 	bl	800518c <LL_ADC_GetOffsetChannel>
 800659a:	4603      	mov	r3, r0
 800659c:	0e9b      	lsrs	r3, r3, #26
 800659e:	f003 021f 	and.w	r2, r3, #31
 80065a2:	e01e      	b.n	80065e2 <HAL_ADC_ConfigChannel+0x382>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	2101      	movs	r1, #1
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7fe fdee 	bl	800518c <LL_ADC_GetOffsetChannel>
 80065b0:	4603      	mov	r3, r0
 80065b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80065ba:	fa93 f3a3 	rbit	r3, r3
 80065be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80065c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80065ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d101      	bne.n	80065d6 <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 80065d2:	2320      	movs	r3, #32
 80065d4:	e004      	b.n	80065e0 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 80065d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80065da:	fab3 f383 	clz	r3, r3
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	461a      	mov	r2, r3
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d105      	bne.n	80065fa <HAL_ADC_ConfigChannel+0x39a>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	0e9b      	lsrs	r3, r3, #26
 80065f4:	f003 031f 	and.w	r3, r3, #31
 80065f8:	e018      	b.n	800662c <HAL_ADC_ConfigChannel+0x3cc>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006602:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006606:	fa93 f3a3 	rbit	r3, r3
 800660a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800660e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006612:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8006616:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800661a:	2b00      	cmp	r3, #0
 800661c:	d101      	bne.n	8006622 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 800661e:	2320      	movs	r3, #32
 8006620:	e004      	b.n	800662c <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8006622:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006626:	fab3 f383 	clz	r3, r3
 800662a:	b2db      	uxtb	r3, r3
 800662c:	429a      	cmp	r2, r3
 800662e:	d106      	bne.n	800663e <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2200      	movs	r2, #0
 8006636:	2101      	movs	r1, #1
 8006638:	4618      	mov	r0, r3
 800663a:	f7fe fe3d 	bl	80052b8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	2102      	movs	r1, #2
 8006644:	4618      	mov	r0, r3
 8006646:	f7fe fda1 	bl	800518c <LL_ADC_GetOffsetChannel>
 800664a:	4603      	mov	r3, r0
 800664c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10a      	bne.n	800666a <HAL_ADC_ConfigChannel+0x40a>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2102      	movs	r1, #2
 800665a:	4618      	mov	r0, r3
 800665c:	f7fe fd96 	bl	800518c <LL_ADC_GetOffsetChannel>
 8006660:	4603      	mov	r3, r0
 8006662:	0e9b      	lsrs	r3, r3, #26
 8006664:	f003 021f 	and.w	r2, r3, #31
 8006668:	e01e      	b.n	80066a8 <HAL_ADC_ConfigChannel+0x448>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	2102      	movs	r1, #2
 8006670:	4618      	mov	r0, r3
 8006672:	f7fe fd8b 	bl	800518c <LL_ADC_GetOffsetChannel>
 8006676:	4603      	mov	r3, r0
 8006678:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800667c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006680:	fa93 f3a3 	rbit	r3, r3
 8006684:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8006688:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800668c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8006690:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006694:	2b00      	cmp	r3, #0
 8006696:	d101      	bne.n	800669c <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8006698:	2320      	movs	r3, #32
 800669a:	e004      	b.n	80066a6 <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 800669c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066a0:	fab3 f383 	clz	r3, r3
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	461a      	mov	r2, r3
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d105      	bne.n	80066c0 <HAL_ADC_ConfigChannel+0x460>
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	0e9b      	lsrs	r3, r3, #26
 80066ba:	f003 031f 	and.w	r3, r3, #31
 80066be:	e014      	b.n	80066ea <HAL_ADC_ConfigChannel+0x48a>
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80066c8:	fa93 f3a3 	rbit	r3, r3
 80066cc:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80066ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066d0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80066d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d101      	bne.n	80066e0 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 80066dc:	2320      	movs	r3, #32
 80066de:	e004      	b.n	80066ea <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 80066e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80066e4:	fab3 f383 	clz	r3, r3
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d106      	bne.n	80066fc <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2200      	movs	r2, #0
 80066f4:	2102      	movs	r1, #2
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7fe fdde 	bl	80052b8 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	2103      	movs	r1, #3
 8006702:	4618      	mov	r0, r3
 8006704:	f7fe fd42 	bl	800518c <LL_ADC_GetOffsetChannel>
 8006708:	4603      	mov	r3, r0
 800670a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10a      	bne.n	8006728 <HAL_ADC_ConfigChannel+0x4c8>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	2103      	movs	r1, #3
 8006718:	4618      	mov	r0, r3
 800671a:	f7fe fd37 	bl	800518c <LL_ADC_GetOffsetChannel>
 800671e:	4603      	mov	r3, r0
 8006720:	0e9b      	lsrs	r3, r3, #26
 8006722:	f003 021f 	and.w	r2, r3, #31
 8006726:	e017      	b.n	8006758 <HAL_ADC_ConfigChannel+0x4f8>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	2103      	movs	r1, #3
 800672e:	4618      	mov	r0, r3
 8006730:	f7fe fd2c 	bl	800518c <LL_ADC_GetOffsetChannel>
 8006734:	4603      	mov	r3, r0
 8006736:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006738:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800673a:	fa93 f3a3 	rbit	r3, r3
 800673e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006742:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8006744:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006746:	2b00      	cmp	r3, #0
 8006748:	d101      	bne.n	800674e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800674a:	2320      	movs	r3, #32
 800674c:	e003      	b.n	8006756 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800674e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006750:	fab3 f383 	clz	r3, r3
 8006754:	b2db      	uxtb	r3, r3
 8006756:	461a      	mov	r2, r3
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006760:	2b00      	cmp	r3, #0
 8006762:	d105      	bne.n	8006770 <HAL_ADC_ConfigChannel+0x510>
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	0e9b      	lsrs	r3, r3, #26
 800676a:	f003 031f 	and.w	r3, r3, #31
 800676e:	e011      	b.n	8006794 <HAL_ADC_ConfigChannel+0x534>
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006776:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006778:	fa93 f3a3 	rbit	r3, r3
 800677c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800677e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006780:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8006782:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006784:	2b00      	cmp	r3, #0
 8006786:	d101      	bne.n	800678c <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8006788:	2320      	movs	r3, #32
 800678a:	e003      	b.n	8006794 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 800678c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800678e:	fab3 f383 	clz	r3, r3
 8006792:	b2db      	uxtb	r3, r3
 8006794:	429a      	cmp	r2, r3
 8006796:	d14f      	bne.n	8006838 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2200      	movs	r2, #0
 800679e:	2103      	movs	r1, #3
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7fe fd89 	bl	80052b8 <LL_ADC_SetOffsetState>
 80067a6:	e047      	b.n	8006838 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	069b      	lsls	r3, r3, #26
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d107      	bne.n	80067cc <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80067ca:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	069b      	lsls	r3, r3, #26
 80067dc:	429a      	cmp	r2, r3
 80067de:	d107      	bne.n	80067f0 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80067ee:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	069b      	lsls	r3, r3, #26
 8006800:	429a      	cmp	r2, r3
 8006802:	d107      	bne.n	8006814 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006812:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800681a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	069b      	lsls	r3, r3, #26
 8006824:	429a      	cmp	r2, r3
 8006826:	d107      	bne.n	8006838 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8006836:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4618      	mov	r0, r3
 800683e:	f7fe fef1 	bl	8005624 <LL_ADC_IsEnabled>
 8006842:	4603      	mov	r3, r0
 8006844:	2b00      	cmp	r3, #0
 8006846:	f040 8219 	bne.w	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6818      	ldr	r0, [r3, #0]
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	6819      	ldr	r1, [r3, #0]
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	461a      	mov	r2, r3
 8006858:	f7fe fe12 	bl	8005480 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	4aa1      	ldr	r2, [pc, #644]	; (8006ae8 <HAL_ADC_ConfigChannel+0x888>)
 8006862:	4293      	cmp	r3, r2
 8006864:	f040 812e 	bne.w	8006ac4 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006874:	2b00      	cmp	r3, #0
 8006876:	d10b      	bne.n	8006890 <HAL_ADC_ConfigChannel+0x630>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	0e9b      	lsrs	r3, r3, #26
 800687e:	3301      	adds	r3, #1
 8006880:	f003 031f 	and.w	r3, r3, #31
 8006884:	2b09      	cmp	r3, #9
 8006886:	bf94      	ite	ls
 8006888:	2301      	movls	r3, #1
 800688a:	2300      	movhi	r3, #0
 800688c:	b2db      	uxtb	r3, r3
 800688e:	e019      	b.n	80068c4 <HAL_ADC_ConfigChannel+0x664>
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006896:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006898:	fa93 f3a3 	rbit	r3, r3
 800689c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800689e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80068a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80068a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d101      	bne.n	80068ac <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 80068a8:	2320      	movs	r3, #32
 80068aa:	e003      	b.n	80068b4 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 80068ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068ae:	fab3 f383 	clz	r3, r3
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	3301      	adds	r3, #1
 80068b6:	f003 031f 	and.w	r3, r3, #31
 80068ba:	2b09      	cmp	r3, #9
 80068bc:	bf94      	ite	ls
 80068be:	2301      	movls	r3, #1
 80068c0:	2300      	movhi	r3, #0
 80068c2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d079      	beq.n	80069bc <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d107      	bne.n	80068e4 <HAL_ADC_ConfigChannel+0x684>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	0e9b      	lsrs	r3, r3, #26
 80068da:	3301      	adds	r3, #1
 80068dc:	069b      	lsls	r3, r3, #26
 80068de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80068e2:	e015      	b.n	8006910 <HAL_ADC_ConfigChannel+0x6b0>
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068ec:	fa93 f3a3 	rbit	r3, r3
 80068f0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80068f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068f4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80068f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 80068fc:	2320      	movs	r3, #32
 80068fe:	e003      	b.n	8006908 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8006900:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006902:	fab3 f383 	clz	r3, r3
 8006906:	b2db      	uxtb	r3, r3
 8006908:	3301      	adds	r3, #1
 800690a:	069b      	lsls	r3, r3, #26
 800690c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006918:	2b00      	cmp	r3, #0
 800691a:	d109      	bne.n	8006930 <HAL_ADC_ConfigChannel+0x6d0>
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	0e9b      	lsrs	r3, r3, #26
 8006922:	3301      	adds	r3, #1
 8006924:	f003 031f 	and.w	r3, r3, #31
 8006928:	2101      	movs	r1, #1
 800692a:	fa01 f303 	lsl.w	r3, r1, r3
 800692e:	e017      	b.n	8006960 <HAL_ADC_ConfigChannel+0x700>
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006936:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006938:	fa93 f3a3 	rbit	r3, r3
 800693c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800693e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006940:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8006942:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006944:	2b00      	cmp	r3, #0
 8006946:	d101      	bne.n	800694c <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8006948:	2320      	movs	r3, #32
 800694a:	e003      	b.n	8006954 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 800694c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800694e:	fab3 f383 	clz	r3, r3
 8006952:	b2db      	uxtb	r3, r3
 8006954:	3301      	adds	r3, #1
 8006956:	f003 031f 	and.w	r3, r3, #31
 800695a:	2101      	movs	r1, #1
 800695c:	fa01 f303 	lsl.w	r3, r1, r3
 8006960:	ea42 0103 	orr.w	r1, r2, r3
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800696c:	2b00      	cmp	r3, #0
 800696e:	d10a      	bne.n	8006986 <HAL_ADC_ConfigChannel+0x726>
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	0e9b      	lsrs	r3, r3, #26
 8006976:	3301      	adds	r3, #1
 8006978:	f003 021f 	and.w	r2, r3, #31
 800697c:	4613      	mov	r3, r2
 800697e:	005b      	lsls	r3, r3, #1
 8006980:	4413      	add	r3, r2
 8006982:	051b      	lsls	r3, r3, #20
 8006984:	e018      	b.n	80069b8 <HAL_ADC_ConfigChannel+0x758>
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800698c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800698e:	fa93 f3a3 	rbit	r3, r3
 8006992:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8006994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006996:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8006998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 800699e:	2320      	movs	r3, #32
 80069a0:	e003      	b.n	80069aa <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 80069a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a4:	fab3 f383 	clz	r3, r3
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	3301      	adds	r3, #1
 80069ac:	f003 021f 	and.w	r2, r3, #31
 80069b0:	4613      	mov	r3, r2
 80069b2:	005b      	lsls	r3, r3, #1
 80069b4:	4413      	add	r3, r2
 80069b6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80069b8:	430b      	orrs	r3, r1
 80069ba:	e07e      	b.n	8006aba <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d107      	bne.n	80069d8 <HAL_ADC_ConfigChannel+0x778>
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	0e9b      	lsrs	r3, r3, #26
 80069ce:	3301      	adds	r3, #1
 80069d0:	069b      	lsls	r3, r3, #26
 80069d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80069d6:	e015      	b.n	8006a04 <HAL_ADC_ConfigChannel+0x7a4>
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e0:	fa93 f3a3 	rbit	r3, r3
 80069e4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80069e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80069ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d101      	bne.n	80069f4 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 80069f0:	2320      	movs	r3, #32
 80069f2:	e003      	b.n	80069fc <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 80069f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f6:	fab3 f383 	clz	r3, r3
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	3301      	adds	r3, #1
 80069fe:	069b      	lsls	r3, r3, #26
 8006a00:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d109      	bne.n	8006a24 <HAL_ADC_ConfigChannel+0x7c4>
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	0e9b      	lsrs	r3, r3, #26
 8006a16:	3301      	adds	r3, #1
 8006a18:	f003 031f 	and.w	r3, r3, #31
 8006a1c:	2101      	movs	r1, #1
 8006a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a22:	e017      	b.n	8006a54 <HAL_ADC_ConfigChannel+0x7f4>
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	fa93 f3a3 	rbit	r3, r3
 8006a30:	61bb      	str	r3, [r7, #24]
  return result;
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006a36:	6a3b      	ldr	r3, [r7, #32]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d101      	bne.n	8006a40 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8006a3c:	2320      	movs	r3, #32
 8006a3e:	e003      	b.n	8006a48 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8006a40:	6a3b      	ldr	r3, [r7, #32]
 8006a42:	fab3 f383 	clz	r3, r3
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	3301      	adds	r3, #1
 8006a4a:	f003 031f 	and.w	r3, r3, #31
 8006a4e:	2101      	movs	r1, #1
 8006a50:	fa01 f303 	lsl.w	r3, r1, r3
 8006a54:	ea42 0103 	orr.w	r1, r2, r3
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10d      	bne.n	8006a80 <HAL_ADC_ConfigChannel+0x820>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	0e9b      	lsrs	r3, r3, #26
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	f003 021f 	and.w	r2, r3, #31
 8006a70:	4613      	mov	r3, r2
 8006a72:	005b      	lsls	r3, r3, #1
 8006a74:	4413      	add	r3, r2
 8006a76:	3b1e      	subs	r3, #30
 8006a78:	051b      	lsls	r3, r3, #20
 8006a7a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006a7e:	e01b      	b.n	8006ab8 <HAL_ADC_ConfigChannel+0x858>
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	fa93 f3a3 	rbit	r3, r3
 8006a8c:	60fb      	str	r3, [r7, #12]
  return result;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d101      	bne.n	8006a9c <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8006a98:	2320      	movs	r3, #32
 8006a9a:	e003      	b.n	8006aa4 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	fab3 f383 	clz	r3, r3
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	3301      	adds	r3, #1
 8006aa6:	f003 021f 	and.w	r2, r3, #31
 8006aaa:	4613      	mov	r3, r2
 8006aac:	005b      	lsls	r3, r3, #1
 8006aae:	4413      	add	r3, r2
 8006ab0:	3b1e      	subs	r3, #30
 8006ab2:	051b      	lsls	r3, r3, #20
 8006ab4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ab8:	430b      	orrs	r3, r1
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	6892      	ldr	r2, [r2, #8]
 8006abe:	4619      	mov	r1, r3
 8006ac0:	f7fe fcb3 	bl	800542a <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	f280 80d7 	bge.w	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a06      	ldr	r2, [pc, #24]	; (8006aec <HAL_ADC_ConfigChannel+0x88c>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d004      	beq.n	8006ae2 <HAL_ADC_ConfigChannel+0x882>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a04      	ldr	r2, [pc, #16]	; (8006af0 <HAL_ADC_ConfigChannel+0x890>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d10a      	bne.n	8006af8 <HAL_ADC_ConfigChannel+0x898>
 8006ae2:	4b04      	ldr	r3, [pc, #16]	; (8006af4 <HAL_ADC_ConfigChannel+0x894>)
 8006ae4:	e009      	b.n	8006afa <HAL_ADC_ConfigChannel+0x89a>
 8006ae6:	bf00      	nop
 8006ae8:	47ff0000 	.word	0x47ff0000
 8006aec:	40022000 	.word	0x40022000
 8006af0:	40022100 	.word	0x40022100
 8006af4:	40022300 	.word	0x40022300
 8006af8:	4b65      	ldr	r3, [pc, #404]	; (8006c90 <HAL_ADC_ConfigChannel+0xa30>)
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7fe fb06 	bl	800510c <LL_ADC_GetCommonPathInternalCh>
 8006b00:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a62      	ldr	r2, [pc, #392]	; (8006c94 <HAL_ADC_ConfigChannel+0xa34>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d004      	beq.n	8006b18 <HAL_ADC_ConfigChannel+0x8b8>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a61      	ldr	r2, [pc, #388]	; (8006c98 <HAL_ADC_ConfigChannel+0xa38>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d10e      	bne.n	8006b36 <HAL_ADC_ConfigChannel+0x8d6>
 8006b18:	485e      	ldr	r0, [pc, #376]	; (8006c94 <HAL_ADC_ConfigChannel+0xa34>)
 8006b1a:	f7fe fd83 	bl	8005624 <LL_ADC_IsEnabled>
 8006b1e:	4604      	mov	r4, r0
 8006b20:	485d      	ldr	r0, [pc, #372]	; (8006c98 <HAL_ADC_ConfigChannel+0xa38>)
 8006b22:	f7fe fd7f 	bl	8005624 <LL_ADC_IsEnabled>
 8006b26:	4603      	mov	r3, r0
 8006b28:	4323      	orrs	r3, r4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	bf0c      	ite	eq
 8006b2e:	2301      	moveq	r3, #1
 8006b30:	2300      	movne	r3, #0
 8006b32:	b2db      	uxtb	r3, r3
 8006b34:	e008      	b.n	8006b48 <HAL_ADC_ConfigChannel+0x8e8>
 8006b36:	4859      	ldr	r0, [pc, #356]	; (8006c9c <HAL_ADC_ConfigChannel+0xa3c>)
 8006b38:	f7fe fd74 	bl	8005624 <LL_ADC_IsEnabled>
 8006b3c:	4603      	mov	r3, r0
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	bf0c      	ite	eq
 8006b42:	2301      	moveq	r3, #1
 8006b44:	2300      	movne	r3, #0
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 8084 	beq.w	8006c56 <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	4a53      	ldr	r2, [pc, #332]	; (8006ca0 <HAL_ADC_ConfigChannel+0xa40>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d132      	bne.n	8006bbe <HAL_ADC_ConfigChannel+0x95e>
 8006b58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006b5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d12c      	bne.n	8006bbe <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a4c      	ldr	r2, [pc, #304]	; (8006c9c <HAL_ADC_ConfigChannel+0xa3c>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	f040 8086 	bne.w	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a47      	ldr	r2, [pc, #284]	; (8006c94 <HAL_ADC_ConfigChannel+0xa34>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d004      	beq.n	8006b84 <HAL_ADC_ConfigChannel+0x924>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a46      	ldr	r2, [pc, #280]	; (8006c98 <HAL_ADC_ConfigChannel+0xa38>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d101      	bne.n	8006b88 <HAL_ADC_ConfigChannel+0x928>
 8006b84:	4a47      	ldr	r2, [pc, #284]	; (8006ca4 <HAL_ADC_ConfigChannel+0xa44>)
 8006b86:	e000      	b.n	8006b8a <HAL_ADC_ConfigChannel+0x92a>
 8006b88:	4a41      	ldr	r2, [pc, #260]	; (8006c90 <HAL_ADC_ConfigChannel+0xa30>)
 8006b8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006b8e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006b92:	4619      	mov	r1, r3
 8006b94:	4610      	mov	r0, r2
 8006b96:	f7fe faa6 	bl	80050e6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006b9a:	4b43      	ldr	r3, [pc, #268]	; (8006ca8 <HAL_ADC_ConfigChannel+0xa48>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	099b      	lsrs	r3, r3, #6
 8006ba0:	4a42      	ldr	r2, [pc, #264]	; (8006cac <HAL_ADC_ConfigChannel+0xa4c>)
 8006ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ba6:	099b      	lsrs	r3, r3, #6
 8006ba8:	3301      	adds	r3, #1
 8006baa:	005b      	lsls	r3, r3, #1
 8006bac:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006bae:	e002      	b.n	8006bb6 <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d1f9      	bne.n	8006bb0 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006bbc:	e05e      	b.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a3b      	ldr	r2, [pc, #236]	; (8006cb0 <HAL_ADC_ConfigChannel+0xa50>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d120      	bne.n	8006c0a <HAL_ADC_ConfigChannel+0x9aa>
 8006bc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006bcc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d11a      	bne.n	8006c0a <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a30      	ldr	r2, [pc, #192]	; (8006c9c <HAL_ADC_ConfigChannel+0xa3c>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d14e      	bne.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a2c      	ldr	r2, [pc, #176]	; (8006c94 <HAL_ADC_ConfigChannel+0xa34>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d004      	beq.n	8006bf2 <HAL_ADC_ConfigChannel+0x992>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a2a      	ldr	r2, [pc, #168]	; (8006c98 <HAL_ADC_ConfigChannel+0xa38>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d101      	bne.n	8006bf6 <HAL_ADC_ConfigChannel+0x996>
 8006bf2:	4a2c      	ldr	r2, [pc, #176]	; (8006ca4 <HAL_ADC_ConfigChannel+0xa44>)
 8006bf4:	e000      	b.n	8006bf8 <HAL_ADC_ConfigChannel+0x998>
 8006bf6:	4a26      	ldr	r2, [pc, #152]	; (8006c90 <HAL_ADC_ConfigChannel+0xa30>)
 8006bf8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006bfc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c00:	4619      	mov	r1, r3
 8006c02:	4610      	mov	r0, r2
 8006c04:	f7fe fa6f 	bl	80050e6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006c08:	e038      	b.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a29      	ldr	r2, [pc, #164]	; (8006cb4 <HAL_ADC_ConfigChannel+0xa54>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d133      	bne.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
 8006c14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006c18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d12d      	bne.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a1d      	ldr	r2, [pc, #116]	; (8006c9c <HAL_ADC_ConfigChannel+0xa3c>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d128      	bne.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	4a19      	ldr	r2, [pc, #100]	; (8006c94 <HAL_ADC_ConfigChannel+0xa34>)
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d004      	beq.n	8006c3e <HAL_ADC_ConfigChannel+0x9de>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a17      	ldr	r2, [pc, #92]	; (8006c98 <HAL_ADC_ConfigChannel+0xa38>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d101      	bne.n	8006c42 <HAL_ADC_ConfigChannel+0x9e2>
 8006c3e:	4a19      	ldr	r2, [pc, #100]	; (8006ca4 <HAL_ADC_ConfigChannel+0xa44>)
 8006c40:	e000      	b.n	8006c44 <HAL_ADC_ConfigChannel+0x9e4>
 8006c42:	4a13      	ldr	r2, [pc, #76]	; (8006c90 <HAL_ADC_ConfigChannel+0xa30>)
 8006c44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006c48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	4610      	mov	r0, r2
 8006c50:	f7fe fa49 	bl	80050e6 <LL_ADC_SetCommonPathInternalCh>
 8006c54:	e012      	b.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c5a:	f043 0220 	orr.w	r2, r3, #32
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8006c68:	e008      	b.n	8006c7c <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c6e:	f043 0220 	orr.w	r2, r3, #32
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8006c84:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	37e4      	adds	r7, #228	; 0xe4
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	bd90      	pop	{r4, r7, pc}
 8006c90:	58026300 	.word	0x58026300
 8006c94:	40022000 	.word	0x40022000
 8006c98:	40022100 	.word	0x40022100
 8006c9c:	58026000 	.word	0x58026000
 8006ca0:	c7520000 	.word	0xc7520000
 8006ca4:	40022300 	.word	0x40022300
 8006ca8:	24000148 	.word	0x24000148
 8006cac:	053e2d63 	.word	0x053e2d63
 8006cb0:	c3210000 	.word	0xc3210000
 8006cb4:	cb840000 	.word	0xcb840000

08006cb8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b088      	sub	sp, #32
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7fe fcf6 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 8006cd4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fe fd18 	bl	8005710 <LL_ADC_INJ_IsConversionOngoing>
 8006ce0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d103      	bne.n	8006cf0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f000 8098 	beq.w	8006e20 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d02a      	beq.n	8006d54 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	7e5b      	ldrb	r3, [r3, #25]
 8006d02:	2b01      	cmp	r3, #1
 8006d04:	d126      	bne.n	8006d54 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	7e1b      	ldrb	r3, [r3, #24]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d122      	bne.n	8006d54 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006d12:	e014      	b.n	8006d3e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	4a45      	ldr	r2, [pc, #276]	; (8006e2c <ADC_ConversionStop+0x174>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d90d      	bls.n	8006d38 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d20:	f043 0210 	orr.w	r2, r3, #16
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d2c:	f043 0201 	orr.w	r2, r3, #1
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e074      	b.n	8006e22 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006d38:	69fb      	ldr	r3, [r7, #28]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d48:	2b40      	cmp	r3, #64	; 0x40
 8006d4a:	d1e3      	bne.n	8006d14 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2240      	movs	r2, #64	; 0x40
 8006d52:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d014      	beq.n	8006d84 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fe fcae 	bl	80056c0 <LL_ADC_REG_IsConversionOngoing>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00c      	beq.n	8006d84 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe fc6b 	bl	800564a <LL_ADC_IsDisableOngoing>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe fc8a 	bl	8005698 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d014      	beq.n	8006db4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7fe fcbe 	bl	8005710 <LL_ADC_INJ_IsConversionOngoing>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00c      	beq.n	8006db4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f7fe fc53 	bl	800564a <LL_ADC_IsDisableOngoing>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d104      	bne.n	8006db4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4618      	mov	r0, r3
 8006db0:	f7fe fc9a 	bl	80056e8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	2b02      	cmp	r3, #2
 8006db8:	d005      	beq.n	8006dc6 <ADC_ConversionStop+0x10e>
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	2b03      	cmp	r3, #3
 8006dbe:	d105      	bne.n	8006dcc <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006dc0:	230c      	movs	r3, #12
 8006dc2:	617b      	str	r3, [r7, #20]
        break;
 8006dc4:	e005      	b.n	8006dd2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006dc6:	2308      	movs	r3, #8
 8006dc8:	617b      	str	r3, [r7, #20]
        break;
 8006dca:	e002      	b.n	8006dd2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006dcc:	2304      	movs	r3, #4
 8006dce:	617b      	str	r3, [r7, #20]
        break;
 8006dd0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8006dd2:	f7fe f91f 	bl	8005014 <HAL_GetTick>
 8006dd6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006dd8:	e01b      	b.n	8006e12 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006dda:	f7fe f91b 	bl	8005014 <HAL_GetTick>
 8006dde:	4602      	mov	r2, r0
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	1ad3      	subs	r3, r2, r3
 8006de4:	2b05      	cmp	r3, #5
 8006de6:	d914      	bls.n	8006e12 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689a      	ldr	r2, [r3, #8]
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	4013      	ands	r3, r2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00d      	beq.n	8006e12 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dfa:	f043 0210 	orr.w	r2, r3, #16
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e06:	f043 0201 	orr.w	r2, r3, #1
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e007      	b.n	8006e22 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689a      	ldr	r2, [r3, #8]
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1dc      	bne.n	8006dda <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3720      	adds	r7, #32
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	000cdbff 	.word	0x000cdbff

08006e30 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7fe fbf1 	bl	8005624 <LL_ADC_IsEnabled>
 8006e42:	4603      	mov	r3, r0
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d16e      	bne.n	8006f26 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	689a      	ldr	r2, [r3, #8]
 8006e4e:	4b38      	ldr	r3, [pc, #224]	; (8006f30 <ADC_Enable+0x100>)
 8006e50:	4013      	ands	r3, r2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00d      	beq.n	8006e72 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e5a:	f043 0210 	orr.w	r2, r3, #16
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	661a      	str	r2, [r3, #96]	; 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e66:	f043 0201 	orr.w	r2, r3, #1
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	665a      	str	r2, [r3, #100]	; 0x64

      return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e05a      	b.n	8006f28 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4618      	mov	r0, r3
 8006e78:	f7fe fbac 	bl	80055d4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006e7c:	f7fe f8ca 	bl	8005014 <HAL_GetTick>
 8006e80:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a2b      	ldr	r2, [pc, #172]	; (8006f34 <ADC_Enable+0x104>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d004      	beq.n	8006e96 <ADC_Enable+0x66>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a29      	ldr	r2, [pc, #164]	; (8006f38 <ADC_Enable+0x108>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d101      	bne.n	8006e9a <ADC_Enable+0x6a>
 8006e96:	4b29      	ldr	r3, [pc, #164]	; (8006f3c <ADC_Enable+0x10c>)
 8006e98:	e000      	b.n	8006e9c <ADC_Enable+0x6c>
 8006e9a:	4b29      	ldr	r3, [pc, #164]	; (8006f40 <ADC_Enable+0x110>)
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7fe fb2f 	bl	8005500 <LL_ADC_GetMultimode>
 8006ea2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	4a23      	ldr	r2, [pc, #140]	; (8006f38 <ADC_Enable+0x108>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d002      	beq.n	8006eb4 <ADC_Enable+0x84>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	e000      	b.n	8006eb6 <ADC_Enable+0x86>
 8006eb4:	4b1f      	ldr	r3, [pc, #124]	; (8006f34 <ADC_Enable+0x104>)
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	6812      	ldr	r2, [r2, #0]
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d02c      	beq.n	8006f18 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d130      	bne.n	8006f26 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006ec4:	e028      	b.n	8006f18 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7fe fbaa 	bl	8005624 <LL_ADC_IsEnabled>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d104      	bne.n	8006ee0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fe fb7a 	bl	80055d4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006ee0:	f7fe f898 	bl	8005014 <HAL_GetTick>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	2b02      	cmp	r3, #2
 8006eec:	d914      	bls.n	8006f18 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0301 	and.w	r3, r3, #1
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d00d      	beq.n	8006f18 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f00:	f043 0210 	orr.w	r2, r3, #16
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	661a      	str	r2, [r3, #96]	; 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006f0c:	f043 0201 	orr.w	r2, r3, #1
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	665a      	str	r2, [r3, #100]	; 0x64

            return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e007      	b.n	8006f28 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d1cf      	bne.n	8006ec6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	8000003f 	.word	0x8000003f
 8006f34:	40022000 	.word	0x40022000
 8006f38:	40022100 	.word	0x40022100
 8006f3c:	40022300 	.word	0x40022300
 8006f40:	58026300 	.word	0x58026300

08006f44 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fe fb7a 	bl	800564a <LL_ADC_IsDisableOngoing>
 8006f56:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	f7fe fb61 	bl	8005624 <LL_ADC_IsEnabled>
 8006f62:	4603      	mov	r3, r0
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d047      	beq.n	8006ff8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d144      	bne.n	8006ff8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f003 030d 	and.w	r3, r3, #13
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d10c      	bne.n	8006f96 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7fe fb3b 	bl	80055fc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2203      	movs	r2, #3
 8006f8c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006f8e:	f7fe f841 	bl	8005014 <HAL_GetTick>
 8006f92:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006f94:	e029      	b.n	8006fea <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f9a:	f043 0210 	orr.w	r2, r3, #16
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	661a      	str	r2, [r3, #96]	; 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fa6:	f043 0201 	orr.w	r2, r3, #1
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	665a      	str	r2, [r3, #100]	; 0x64
      return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e023      	b.n	8006ffa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006fb2:	f7fe f82f 	bl	8005014 <HAL_GetTick>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	1ad3      	subs	r3, r2, r3
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	d914      	bls.n	8006fea <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f003 0301 	and.w	r3, r3, #1
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00d      	beq.n	8006fea <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fd2:	f043 0210 	orr.w	r2, r3, #16
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	661a      	str	r2, [r3, #96]	; 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006fde:	f043 0201 	orr.w	r2, r3, #1
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	665a      	str	r2, [r3, #100]	; 0x64

          return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e007      	b.n	8006ffa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f003 0301 	and.w	r3, r3, #1
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1dc      	bne.n	8006fb2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3710      	adds	r7, #16
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}

08007002 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8007002:	b580      	push	{r7, lr}
 8007004:	b084      	sub	sp, #16
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800700e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007014:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007018:	2b00      	cmp	r3, #0
 800701a:	d14b      	bne.n	80070b4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007020:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	661a      	str	r2, [r3, #96]	; 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0308 	and.w	r3, r3, #8
 8007032:	2b00      	cmp	r3, #0
 8007034:	d021      	beq.n	800707a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4618      	mov	r0, r3
 800703c:	f7fe f966 	bl	800530c <LL_ADC_REG_IsTriggerSourceSWStart>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	d032      	beq.n	80070ac <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007050:	2b00      	cmp	r3, #0
 8007052:	d12b      	bne.n	80070ac <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007058:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	661a      	str	r2, [r3, #96]	; 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007064:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d11f      	bne.n	80070ac <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007070:	f043 0201 	orr.w	r2, r3, #1
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	661a      	str	r2, [r3, #96]	; 0x60
 8007078:	e018      	b.n	80070ac <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	f003 0303 	and.w	r3, r3, #3
 8007084:	2b00      	cmp	r3, #0
 8007086:	d111      	bne.n	80070ac <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800708c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	661a      	str	r2, [r3, #96]	; 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007098:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d105      	bne.n	80070ac <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070a4:	f043 0201 	orr.w	r2, r3, #1
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	661a      	str	r2, [r3, #96]	; 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80070ac:	68f8      	ldr	r0, [r7, #12]
 80070ae:	f7fc fb75 	bl	800379c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80070b2:	e00e      	b.n	80070d2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070b8:	f003 0310 	and.w	r3, r3, #16
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d003      	beq.n	80070c8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80070c0:	68f8      	ldr	r0, [r7, #12]
 80070c2:	f7ff f8c3 	bl	800624c <HAL_ADC_ErrorCallback>
}
 80070c6:	e004      	b.n	80070d2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	4798      	blx	r3
}
 80070d2:	bf00      	nop
 80070d4:	3710      	adds	r7, #16
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}

080070da <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80070da:	b580      	push	{r7, lr}
 80070dc:	b084      	sub	sp, #16
 80070de:	af00      	add	r7, sp, #0
 80070e0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80070e8:	68f8      	ldr	r0, [r7, #12]
 80070ea:	f7fc fb41 	bl	8003770 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80070ee:	bf00      	nop
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b084      	sub	sp, #16
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007102:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007108:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007114:	f043 0204 	orr.w	r2, r3, #4
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f7ff f895 	bl	800624c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007122:	bf00      	nop
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
	...

0800712c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a6b      	ldr	r2, [pc, #428]	; (80072e8 <ADC_ConfigureBoostMode+0x1bc>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d004      	beq.n	8007148 <ADC_ConfigureBoostMode+0x1c>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a6a      	ldr	r2, [pc, #424]	; (80072ec <ADC_ConfigureBoostMode+0x1c0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d109      	bne.n	800715c <ADC_ConfigureBoostMode+0x30>
 8007148:	4b69      	ldr	r3, [pc, #420]	; (80072f0 <ADC_ConfigureBoostMode+0x1c4>)
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007150:	2b00      	cmp	r3, #0
 8007152:	bf14      	ite	ne
 8007154:	2301      	movne	r3, #1
 8007156:	2300      	moveq	r3, #0
 8007158:	b2db      	uxtb	r3, r3
 800715a:	e008      	b.n	800716e <ADC_ConfigureBoostMode+0x42>
 800715c:	4b65      	ldr	r3, [pc, #404]	; (80072f4 <ADC_ConfigureBoostMode+0x1c8>)
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007164:	2b00      	cmp	r3, #0
 8007166:	bf14      	ite	ne
 8007168:	2301      	movne	r3, #1
 800716a:	2300      	moveq	r3, #0
 800716c:	b2db      	uxtb	r3, r3
 800716e:	2b00      	cmp	r3, #0
 8007170:	d01c      	beq.n	80071ac <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8007172:	f004 fe09 	bl	800bd88 <HAL_RCC_GetHCLKFreq>
 8007176:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	685b      	ldr	r3, [r3, #4]
 800717c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007180:	d010      	beq.n	80071a4 <ADC_ConfigureBoostMode+0x78>
 8007182:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007186:	d871      	bhi.n	800726c <ADC_ConfigureBoostMode+0x140>
 8007188:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800718c:	d002      	beq.n	8007194 <ADC_ConfigureBoostMode+0x68>
 800718e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007192:	d16b      	bne.n	800726c <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	0c1b      	lsrs	r3, r3, #16
 800719a:	68fa      	ldr	r2, [r7, #12]
 800719c:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a0:	60fb      	str	r3, [r7, #12]
        break;
 80071a2:	e066      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	089b      	lsrs	r3, r3, #2
 80071a8:	60fb      	str	r3, [r7, #12]
        break;
 80071aa:	e062      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80071ac:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80071b0:	f005 fd40 	bl	800cc34 <HAL_RCCEx_GetPeriphCLKFreq>
 80071b4:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80071be:	d051      	beq.n	8007264 <ADC_ConfigureBoostMode+0x138>
 80071c0:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80071c4:	d854      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 80071c6:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80071ca:	d047      	beq.n	800725c <ADC_ConfigureBoostMode+0x130>
 80071cc:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80071d0:	d84e      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 80071d2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80071d6:	d03d      	beq.n	8007254 <ADC_ConfigureBoostMode+0x128>
 80071d8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80071dc:	d848      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 80071de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071e2:	d033      	beq.n	800724c <ADC_ConfigureBoostMode+0x120>
 80071e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071e8:	d842      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 80071ea:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80071ee:	d029      	beq.n	8007244 <ADC_ConfigureBoostMode+0x118>
 80071f0:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80071f4:	d83c      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 80071f6:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80071fa:	d01a      	beq.n	8007232 <ADC_ConfigureBoostMode+0x106>
 80071fc:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8007200:	d836      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 8007202:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8007206:	d014      	beq.n	8007232 <ADC_ConfigureBoostMode+0x106>
 8007208:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800720c:	d830      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 800720e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007212:	d00e      	beq.n	8007232 <ADC_ConfigureBoostMode+0x106>
 8007214:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007218:	d82a      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 800721a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800721e:	d008      	beq.n	8007232 <ADC_ConfigureBoostMode+0x106>
 8007220:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8007224:	d824      	bhi.n	8007270 <ADC_ConfigureBoostMode+0x144>
 8007226:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800722a:	d002      	beq.n	8007232 <ADC_ConfigureBoostMode+0x106>
 800722c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007230:	d11e      	bne.n	8007270 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	0c9b      	lsrs	r3, r3, #18
 8007238:	005b      	lsls	r3, r3, #1
 800723a:	68fa      	ldr	r2, [r7, #12]
 800723c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007240:	60fb      	str	r3, [r7, #12]
        break;
 8007242:	e016      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	091b      	lsrs	r3, r3, #4
 8007248:	60fb      	str	r3, [r7, #12]
        break;
 800724a:	e012      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	095b      	lsrs	r3, r3, #5
 8007250:	60fb      	str	r3, [r7, #12]
        break;
 8007252:	e00e      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	099b      	lsrs	r3, r3, #6
 8007258:	60fb      	str	r3, [r7, #12]
        break;
 800725a:	e00a      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	09db      	lsrs	r3, r3, #7
 8007260:	60fb      	str	r3, [r7, #12]
        break;
 8007262:	e006      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	0a1b      	lsrs	r3, r3, #8
 8007268:	60fb      	str	r3, [r7, #12]
        break;
 800726a:	e002      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
        break;
 800726c:	bf00      	nop
 800726e:	e000      	b.n	8007272 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8007270:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	085b      	lsrs	r3, r3, #1
 8007276:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	4a1f      	ldr	r2, [pc, #124]	; (80072f8 <ADC_ConfigureBoostMode+0x1cc>)
 800727c:	4293      	cmp	r3, r2
 800727e:	d808      	bhi.n	8007292 <ADC_ConfigureBoostMode+0x166>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689a      	ldr	r2, [r3, #8]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800728e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007290:	e025      	b.n	80072de <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 12500000UL)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	4a19      	ldr	r2, [pc, #100]	; (80072fc <ADC_ConfigureBoostMode+0x1d0>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d80a      	bhi.n	80072b0 <ADC_ConfigureBoostMode+0x184>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072ac:	609a      	str	r2, [r3, #8]
}
 80072ae:	e016      	b.n	80072de <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 25000000UL)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	4a13      	ldr	r2, [pc, #76]	; (8007300 <ADC_ConfigureBoostMode+0x1d4>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d80a      	bhi.n	80072ce <ADC_ConfigureBoostMode+0x1a2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072ca:	609a      	str	r2, [r3, #8]
}
 80072cc:	e007      	b.n	80072de <ADC_ConfigureBoostMode+0x1b2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	689a      	ldr	r2, [r3, #8]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80072dc:	609a      	str	r2, [r3, #8]
}
 80072de:	bf00      	nop
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	40022000 	.word	0x40022000
 80072ec:	40022100 	.word	0x40022100
 80072f0:	40022300 	.word	0x40022300
 80072f4:	58026300 	.word	0x58026300
 80072f8:	005f5e10 	.word	0x005f5e10
 80072fc:	00bebc20 	.word	0x00bebc20
 8007300:	017d7840 	.word	0x017d7840

08007304 <LL_ADC_IsEnabled>:
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	2b01      	cmp	r3, #1
 8007316:	d101      	bne.n	800731c <LL_ADC_IsEnabled+0x18>
 8007318:	2301      	movs	r3, #1
 800731a:	e000      	b.n	800731e <LL_ADC_IsEnabled+0x1a>
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
	...

0800732c <LL_ADC_StartCalibration>:
{
 800732c:	b480      	push	{r7}
 800732e:	b085      	sub	sp, #20
 8007330:	af00      	add	r7, sp, #0
 8007332:	60f8      	str	r0, [r7, #12]
 8007334:	60b9      	str	r1, [r7, #8]
 8007336:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	689a      	ldr	r2, [r3, #8]
 800733c:	4b09      	ldr	r3, [pc, #36]	; (8007364 <LL_ADC_StartCalibration+0x38>)
 800733e:	4013      	ands	r3, r2
 8007340:	68ba      	ldr	r2, [r7, #8]
 8007342:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8007346:	687a      	ldr	r2, [r7, #4]
 8007348:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800734c:	430a      	orrs	r2, r1
 800734e:	4313      	orrs	r3, r2
 8007350:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	609a      	str	r2, [r3, #8]
}
 8007358:	bf00      	nop
 800735a:	3714      	adds	r7, #20
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr
 8007364:	3ffeffc0 	.word	0x3ffeffc0

08007368 <LL_ADC_IsCalibrationOnGoing>:
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007378:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800737c:	d101      	bne.n	8007382 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800737e:	2301      	movs	r3, #1
 8007380:	e000      	b.n	8007384 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8007382:	2300      	movs	r3, #0
}
 8007384:	4618      	mov	r0, r3
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <LL_ADC_REG_IsConversionOngoing>:
{
 8007390:	b480      	push	{r7}
 8007392:	b083      	sub	sp, #12
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f003 0304 	and.w	r3, r3, #4
 80073a0:	2b04      	cmp	r3, #4
 80073a2:	d101      	bne.n	80073a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80073a4:	2301      	movs	r3, #1
 80073a6:	e000      	b.n	80073aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	370c      	adds	r7, #12
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
	...

080073b8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b086      	sub	sp, #24
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80073c4:	2300      	movs	r3, #0
 80073c6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d101      	bne.n	80073d6 <HAL_ADCEx_Calibration_Start+0x1e>
 80073d2:	2302      	movs	r3, #2
 80073d4:	e04c      	b.n	8007470 <HAL_ADCEx_Calibration_Start+0xb8>
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2201      	movs	r2, #1
 80073da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80073de:	68f8      	ldr	r0, [r7, #12]
 80073e0:	f7ff fdb0 	bl	8006f44 <ADC_Disable>
 80073e4:	4603      	mov	r3, r0
 80073e6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80073e8:	7dfb      	ldrb	r3, [r7, #23]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d135      	bne.n	800745a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80073f2:	4b21      	ldr	r3, [pc, #132]	; (8007478 <HAL_ADCEx_Calibration_Start+0xc0>)
 80073f4:	4013      	ands	r3, r2
 80073f6:	f043 0202 	orr.w	r2, r3, #2
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	661a      	str	r2, [r3, #96]	; 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	68b9      	ldr	r1, [r7, #8]
 8007406:	4618      	mov	r0, r3
 8007408:	f7ff ff90 	bl	800732c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800740c:	e014      	b.n	8007438 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	3301      	adds	r3, #1
 8007412:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	4a19      	ldr	r2, [pc, #100]	; (800747c <HAL_ADCEx_Calibration_Start+0xc4>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d30d      	bcc.n	8007438 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007420:	f023 0312 	bic.w	r3, r3, #18
 8007424:	f043 0210 	orr.w	r2, r3, #16
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	661a      	str	r2, [r3, #96]	; 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e01b      	b.n	8007470 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4618      	mov	r0, r3
 800743e:	f7ff ff93 	bl	8007368 <LL_ADC_IsCalibrationOnGoing>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e2      	bne.n	800740e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800744c:	f023 0303 	bic.w	r3, r3, #3
 8007450:	f043 0201 	orr.w	r2, r3, #1
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	661a      	str	r2, [r3, #96]	; 0x60
 8007458:	e005      	b.n	8007466 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800745e:	f043 0210 	orr.w	r2, r3, #16
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	661a      	str	r2, [r3, #96]	; 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 800746e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007470:	4618      	mov	r0, r3
 8007472:	3718      	adds	r7, #24
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	ffffeefd 	.word	0xffffeefd
 800747c:	25c3f800 	.word	0x25c3f800

08007480 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8007488:	bf00      	nop
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80074c4:	bf00      	nop
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80074d8:	bf00      	nop
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80074e4:	b590      	push	{r4, r7, lr}
 80074e6:	b0a3      	sub	sp, #140	; 0x8c
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80074ee:	2300      	movs	r3, #0
 80074f0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d101      	bne.n	8007502 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80074fe:	2302      	movs	r3, #2
 8007500:	e0c1      	b.n	8007686 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2201      	movs	r2, #1
 8007506:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800750a:	2300      	movs	r3, #0
 800750c:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800750e:	2300      	movs	r3, #0
 8007510:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a5e      	ldr	r2, [pc, #376]	; (8007690 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d102      	bne.n	8007522 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800751c:	4b5d      	ldr	r3, [pc, #372]	; (8007694 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	e001      	b.n	8007526 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007522:	2300      	movs	r3, #0
 8007524:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10b      	bne.n	8007544 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007530:	f043 0220 	orr.w	r2, r3, #32
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2200      	movs	r2, #0
 800753c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 8007540:	2301      	movs	r3, #1
 8007542:	e0a0      	b.n	8007686 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	4618      	mov	r0, r3
 8007548:	f7ff ff22 	bl	8007390 <LL_ADC_REG_IsConversionOngoing>
 800754c:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4618      	mov	r0, r3
 8007556:	f7ff ff1b 	bl	8007390 <LL_ADC_REG_IsConversionOngoing>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	f040 8081 	bne.w	8007664 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007562:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007566:	2b00      	cmp	r3, #0
 8007568:	d17c      	bne.n	8007664 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a48      	ldr	r2, [pc, #288]	; (8007690 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d004      	beq.n	800757e <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a46      	ldr	r2, [pc, #280]	; (8007694 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d101      	bne.n	8007582 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800757e:	4b46      	ldr	r3, [pc, #280]	; (8007698 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007580:	e000      	b.n	8007584 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8007582:	4b46      	ldr	r3, [pc, #280]	; (800769c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007584:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d039      	beq.n	8007602 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800758e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	431a      	orrs	r2, r3
 800759c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800759e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a3a      	ldr	r2, [pc, #232]	; (8007690 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d004      	beq.n	80075b4 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a39      	ldr	r2, [pc, #228]	; (8007694 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d10e      	bne.n	80075d2 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80075b4:	4836      	ldr	r0, [pc, #216]	; (8007690 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80075b6:	f7ff fea5 	bl	8007304 <LL_ADC_IsEnabled>
 80075ba:	4604      	mov	r4, r0
 80075bc:	4835      	ldr	r0, [pc, #212]	; (8007694 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80075be:	f7ff fea1 	bl	8007304 <LL_ADC_IsEnabled>
 80075c2:	4603      	mov	r3, r0
 80075c4:	4323      	orrs	r3, r4
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	bf0c      	ite	eq
 80075ca:	2301      	moveq	r3, #1
 80075cc:	2300      	movne	r3, #0
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	e008      	b.n	80075e4 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80075d2:	4833      	ldr	r0, [pc, #204]	; (80076a0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80075d4:	f7ff fe96 	bl	8007304 <LL_ADC_IsEnabled>
 80075d8:	4603      	mov	r3, r0
 80075da:	2b00      	cmp	r3, #0
 80075dc:	bf0c      	ite	eq
 80075de:	2301      	moveq	r3, #1
 80075e0:	2300      	movne	r3, #0
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d047      	beq.n	8007678 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80075e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80075ea:	689a      	ldr	r2, [r3, #8]
 80075ec:	4b2d      	ldr	r3, [pc, #180]	; (80076a4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80075ee:	4013      	ands	r3, r2
 80075f0:	683a      	ldr	r2, [r7, #0]
 80075f2:	6811      	ldr	r1, [r2, #0]
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	6892      	ldr	r2, [r2, #8]
 80075f8:	430a      	orrs	r2, r1
 80075fa:	431a      	orrs	r2, r3
 80075fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80075fe:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007600:	e03a      	b.n	8007678 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007602:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007604:	689b      	ldr	r3, [r3, #8]
 8007606:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800760a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800760c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a1f      	ldr	r2, [pc, #124]	; (8007690 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d004      	beq.n	8007622 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a1d      	ldr	r2, [pc, #116]	; (8007694 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d10e      	bne.n	8007640 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8007622:	481b      	ldr	r0, [pc, #108]	; (8007690 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007624:	f7ff fe6e 	bl	8007304 <LL_ADC_IsEnabled>
 8007628:	4604      	mov	r4, r0
 800762a:	481a      	ldr	r0, [pc, #104]	; (8007694 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800762c:	f7ff fe6a 	bl	8007304 <LL_ADC_IsEnabled>
 8007630:	4603      	mov	r3, r0
 8007632:	4323      	orrs	r3, r4
 8007634:	2b00      	cmp	r3, #0
 8007636:	bf0c      	ite	eq
 8007638:	2301      	moveq	r3, #1
 800763a:	2300      	movne	r3, #0
 800763c:	b2db      	uxtb	r3, r3
 800763e:	e008      	b.n	8007652 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8007640:	4817      	ldr	r0, [pc, #92]	; (80076a0 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8007642:	f7ff fe5f 	bl	8007304 <LL_ADC_IsEnabled>
 8007646:	4603      	mov	r3, r0
 8007648:	2b00      	cmp	r3, #0
 800764a:	bf0c      	ite	eq
 800764c:	2301      	moveq	r3, #1
 800764e:	2300      	movne	r3, #0
 8007650:	b2db      	uxtb	r3, r3
 8007652:	2b00      	cmp	r3, #0
 8007654:	d010      	beq.n	8007678 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007656:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007658:	689a      	ldr	r2, [r3, #8]
 800765a:	4b12      	ldr	r3, [pc, #72]	; (80076a4 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800765c:	4013      	ands	r3, r2
 800765e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8007660:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007662:	e009      	b.n	8007678 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007668:	f043 0220 	orr.w	r2, r3, #32
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8007670:	2301      	movs	r3, #1
 8007672:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8007676:	e000      	b.n	800767a <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007678:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8007682:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 8007686:	4618      	mov	r0, r3
 8007688:	378c      	adds	r7, #140	; 0x8c
 800768a:	46bd      	mov	sp, r7
 800768c:	bd90      	pop	{r4, r7, pc}
 800768e:	bf00      	nop
 8007690:	40022000 	.word	0x40022000
 8007694:	40022100 	.word	0x40022100
 8007698:	40022300 	.word	0x40022300
 800769c:	58026300 	.word	0x58026300
 80076a0:	58026000 	.word	0x58026000
 80076a4:	fffff0e0 	.word	0xfffff0e0

080076a8 <__NVIC_SetPriorityGrouping>:
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f003 0307 	and.w	r3, r3, #7
 80076b6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80076b8:	4b0b      	ldr	r3, [pc, #44]	; (80076e8 <__NVIC_SetPriorityGrouping+0x40>)
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80076be:	68ba      	ldr	r2, [r7, #8]
 80076c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80076c4:	4013      	ands	r3, r2
 80076c6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80076d0:	4b06      	ldr	r3, [pc, #24]	; (80076ec <__NVIC_SetPriorityGrouping+0x44>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80076d6:	4a04      	ldr	r2, [pc, #16]	; (80076e8 <__NVIC_SetPriorityGrouping+0x40>)
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	60d3      	str	r3, [r2, #12]
}
 80076dc:	bf00      	nop
 80076de:	3714      	adds	r7, #20
 80076e0:	46bd      	mov	sp, r7
 80076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e6:	4770      	bx	lr
 80076e8:	e000ed00 	.word	0xe000ed00
 80076ec:	05fa0000 	.word	0x05fa0000

080076f0 <__NVIC_GetPriorityGrouping>:
{
 80076f0:	b480      	push	{r7}
 80076f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80076f4:	4b04      	ldr	r3, [pc, #16]	; (8007708 <__NVIC_GetPriorityGrouping+0x18>)
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	0a1b      	lsrs	r3, r3, #8
 80076fa:	f003 0307 	and.w	r3, r3, #7
}
 80076fe:	4618      	mov	r0, r3
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr
 8007708:	e000ed00 	.word	0xe000ed00

0800770c <__NVIC_EnableIRQ>:
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	4603      	mov	r3, r0
 8007714:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007716:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800771a:	2b00      	cmp	r3, #0
 800771c:	db0b      	blt.n	8007736 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800771e:	88fb      	ldrh	r3, [r7, #6]
 8007720:	f003 021f 	and.w	r2, r3, #31
 8007724:	4907      	ldr	r1, [pc, #28]	; (8007744 <__NVIC_EnableIRQ+0x38>)
 8007726:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800772a:	095b      	lsrs	r3, r3, #5
 800772c:	2001      	movs	r0, #1
 800772e:	fa00 f202 	lsl.w	r2, r0, r2
 8007732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007736:	bf00      	nop
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop
 8007744:	e000e100 	.word	0xe000e100

08007748 <__NVIC_SetPriority>:
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	4603      	mov	r3, r0
 8007750:	6039      	str	r1, [r7, #0]
 8007752:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007754:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007758:	2b00      	cmp	r3, #0
 800775a:	db0a      	blt.n	8007772 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	b2da      	uxtb	r2, r3
 8007760:	490c      	ldr	r1, [pc, #48]	; (8007794 <__NVIC_SetPriority+0x4c>)
 8007762:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007766:	0112      	lsls	r2, r2, #4
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	440b      	add	r3, r1
 800776c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007770:	e00a      	b.n	8007788 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	b2da      	uxtb	r2, r3
 8007776:	4908      	ldr	r1, [pc, #32]	; (8007798 <__NVIC_SetPriority+0x50>)
 8007778:	88fb      	ldrh	r3, [r7, #6]
 800777a:	f003 030f 	and.w	r3, r3, #15
 800777e:	3b04      	subs	r3, #4
 8007780:	0112      	lsls	r2, r2, #4
 8007782:	b2d2      	uxtb	r2, r2
 8007784:	440b      	add	r3, r1
 8007786:	761a      	strb	r2, [r3, #24]
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr
 8007794:	e000e100 	.word	0xe000e100
 8007798:	e000ed00 	.word	0xe000ed00

0800779c <NVIC_EncodePriority>:
{
 800779c:	b480      	push	{r7}
 800779e:	b089      	sub	sp, #36	; 0x24
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	f003 0307 	and.w	r3, r3, #7
 80077ae:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	f1c3 0307 	rsb	r3, r3, #7
 80077b6:	2b04      	cmp	r3, #4
 80077b8:	bf28      	it	cs
 80077ba:	2304      	movcs	r3, #4
 80077bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	3304      	adds	r3, #4
 80077c2:	2b06      	cmp	r3, #6
 80077c4:	d902      	bls.n	80077cc <NVIC_EncodePriority+0x30>
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	3b03      	subs	r3, #3
 80077ca:	e000      	b.n	80077ce <NVIC_EncodePriority+0x32>
 80077cc:	2300      	movs	r3, #0
 80077ce:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	fa02 f303 	lsl.w	r3, r2, r3
 80077da:	43da      	mvns	r2, r3
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	401a      	ands	r2, r3
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80077e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	fa01 f303 	lsl.w	r3, r1, r3
 80077ee:	43d9      	mvns	r1, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80077f4:	4313      	orrs	r3, r2
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3724      	adds	r7, #36	; 0x24
 80077fa:	46bd      	mov	sp, r7
 80077fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007800:	4770      	bx	lr
	...

08007804 <SysTick_Config>:
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b082      	sub	sp, #8
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	3b01      	subs	r3, #1
 8007810:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007814:	d301      	bcc.n	800781a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8007816:	2301      	movs	r3, #1
 8007818:	e00f      	b.n	800783a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800781a:	4a0a      	ldr	r2, [pc, #40]	; (8007844 <SysTick_Config+0x40>)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	3b01      	subs	r3, #1
 8007820:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007822:	210f      	movs	r1, #15
 8007824:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007828:	f7ff ff8e 	bl	8007748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800782c:	4b05      	ldr	r3, [pc, #20]	; (8007844 <SysTick_Config+0x40>)
 800782e:	2200      	movs	r2, #0
 8007830:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007832:	4b04      	ldr	r3, [pc, #16]	; (8007844 <SysTick_Config+0x40>)
 8007834:	2207      	movs	r2, #7
 8007836:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	e000e010 	.word	0xe000e010

08007848 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b082      	sub	sp, #8
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f7ff ff29 	bl	80076a8 <__NVIC_SetPriorityGrouping>
}
 8007856:	bf00      	nop
 8007858:	3708      	adds	r7, #8
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}

0800785e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800785e:	b580      	push	{r7, lr}
 8007860:	b086      	sub	sp, #24
 8007862:	af00      	add	r7, sp, #0
 8007864:	4603      	mov	r3, r0
 8007866:	60b9      	str	r1, [r7, #8]
 8007868:	607a      	str	r2, [r7, #4]
 800786a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800786c:	f7ff ff40 	bl	80076f0 <__NVIC_GetPriorityGrouping>
 8007870:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	68b9      	ldr	r1, [r7, #8]
 8007876:	6978      	ldr	r0, [r7, #20]
 8007878:	f7ff ff90 	bl	800779c <NVIC_EncodePriority>
 800787c:	4602      	mov	r2, r0
 800787e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007882:	4611      	mov	r1, r2
 8007884:	4618      	mov	r0, r3
 8007886:	f7ff ff5f 	bl	8007748 <__NVIC_SetPriority>
}
 800788a:	bf00      	nop
 800788c:	3718      	adds	r7, #24
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007892:	b580      	push	{r7, lr}
 8007894:	b082      	sub	sp, #8
 8007896:	af00      	add	r7, sp, #0
 8007898:	4603      	mov	r3, r0
 800789a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800789c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80078a0:	4618      	mov	r0, r3
 80078a2:	f7ff ff33 	bl	800770c <__NVIC_EnableIRQ>
}
 80078a6:	bf00      	nop
 80078a8:	3708      	adds	r7, #8
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bd80      	pop	{r7, pc}

080078ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80078ae:	b580      	push	{r7, lr}
 80078b0:	b082      	sub	sp, #8
 80078b2:	af00      	add	r7, sp, #0
 80078b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f7ff ffa4 	bl	8007804 <SysTick_Config>
 80078bc:	4603      	mov	r3, r0
}
 80078be:	4618      	mov	r0, r3
 80078c0:	3708      	adds	r7, #8
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}

080078c6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80078c6:	b580      	push	{r7, lr}
 80078c8:	b082      	sub	sp, #8
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d101      	bne.n	80078d8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80078d4:	2301      	movs	r3, #1
 80078d6:	e014      	b.n	8007902 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	791b      	ldrb	r3, [r3, #4]
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d105      	bne.n	80078ee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f7fc ff09 	bl	8004700 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2202      	movs	r2, #2
 80078f2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8007900:	2300      	movs	r3, #0
}
 8007902:	4618      	mov	r0, r3
 8007904:	3708      	adds	r7, #8
 8007906:	46bd      	mov	sp, r7
 8007908:	bd80      	pop	{r7, pc}

0800790a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800790a:	b480      	push	{r7}
 800790c:	b083      	sub	sp, #12
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
 8007912:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	795b      	ldrb	r3, [r3, #5]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d101      	bne.n	8007920 <HAL_DAC_Start+0x16>
 800791c:	2302      	movs	r3, #2
 800791e:	e040      	b.n	80079a2 <HAL_DAC_Start+0x98>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2201      	movs	r2, #1
 8007924:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2202      	movs	r2, #2
 800792a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	6819      	ldr	r1, [r3, #0]
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	f003 0310 	and.w	r3, r3, #16
 8007938:	2201      	movs	r2, #1
 800793a:	409a      	lsls	r2, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	430a      	orrs	r2, r1
 8007942:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10f      	bne.n	800796a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8007954:	2b02      	cmp	r3, #2
 8007956:	d11d      	bne.n	8007994 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685a      	ldr	r2, [r3, #4]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f042 0201 	orr.w	r2, r2, #1
 8007966:	605a      	str	r2, [r3, #4]
 8007968:	e014      	b.n	8007994 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	f003 0310 	and.w	r3, r3, #16
 800797a:	2102      	movs	r1, #2
 800797c:	fa01 f303 	lsl.w	r3, r1, r3
 8007980:	429a      	cmp	r2, r3
 8007982:	d107      	bne.n	8007994 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	685a      	ldr	r2, [r3, #4]
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f042 0202 	orr.w	r2, r2, #2
 8007992:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr

080079ae <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80079ae:	b580      	push	{r7, lr}
 80079b0:	b082      	sub	sp, #8
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80079c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079c4:	d120      	bne.n	8007a08 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80079d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079d4:	d118      	bne.n	8007a08 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2204      	movs	r2, #4
 80079da:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	f043 0201 	orr.w	r2, r3, #1
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80079f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007a00:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f852 	bl	8007aac <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a16:	d120      	bne.n	8007a5a <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007a26:	d118      	bne.n	8007a5a <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2204      	movs	r2, #4
 8007a2c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	691b      	ldr	r3, [r3, #16]
 8007a32:	f043 0202 	orr.w	r2, r3, #2
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007a42:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007a52:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8007a54:	6878      	ldr	r0, [r7, #4]
 8007a56:	f000 f963 	bl	8007d20 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8007a5a:	bf00      	nop
 8007a5c:	3708      	adds	r7, #8
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8007a62:	b480      	push	{r7}
 8007a64:	b087      	sub	sp, #28
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	60f8      	str	r0, [r7, #12]
 8007a6a:	60b9      	str	r1, [r7, #8]
 8007a6c:	607a      	str	r2, [r7, #4]
 8007a6e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8007a70:	2300      	movs	r3, #0
 8007a72:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d105      	bne.n	8007a8c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4413      	add	r3, r2
 8007a86:	3308      	adds	r3, #8
 8007a88:	617b      	str	r3, [r7, #20]
 8007a8a:	e004      	b.n	8007a96 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4413      	add	r3, r2
 8007a92:	3314      	adds	r3, #20
 8007a94:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	461a      	mov	r2, r3
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	371c      	adds	r7, #28
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8007ab4:	bf00      	nop
 8007ab6:	370c      	adds	r7, #12
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abe:	4770      	bx	lr

08007ac0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b088      	sub	sp, #32
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	795b      	ldrb	r3, [r3, #5]
 8007ad0:	2b01      	cmp	r3, #1
 8007ad2:	d101      	bne.n	8007ad8 <HAL_DAC_ConfigChannel+0x18>
 8007ad4:	2302      	movs	r3, #2
 8007ad6:	e11d      	b.n	8007d14 <HAL_DAC_ConfigChannel+0x254>
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2201      	movs	r2, #1
 8007adc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2202      	movs	r2, #2
 8007ae2:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2b04      	cmp	r3, #4
 8007aea:	d174      	bne.n	8007bd6 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8007aec:	f7fd fa92 	bl	8005014 <HAL_GetTick>
 8007af0:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d134      	bne.n	8007b62 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007af8:	e011      	b.n	8007b1e <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007afa:	f7fd fa8b 	bl	8005014 <HAL_GetTick>
 8007afe:	4602      	mov	r2, r0
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	1ad3      	subs	r3, r2, r3
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d90a      	bls.n	8007b1e <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	f043 0208 	orr.w	r2, r3, #8
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2203      	movs	r2, #3
 8007b18:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e0fa      	b.n	8007d14 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b24:	4b7d      	ldr	r3, [pc, #500]	; (8007d1c <HAL_DAC_ConfigChannel+0x25c>)
 8007b26:	4013      	ands	r3, r2
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e6      	bne.n	8007afa <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8007b2c:	2001      	movs	r0, #1
 8007b2e:	f7fd fa7d 	bl	800502c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	68ba      	ldr	r2, [r7, #8]
 8007b38:	6992      	ldr	r2, [r2, #24]
 8007b3a:	641a      	str	r2, [r3, #64]	; 0x40
 8007b3c:	e01e      	b.n	8007b7c <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8007b3e:	f7fd fa69 	bl	8005014 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	69bb      	ldr	r3, [r7, #24]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d90a      	bls.n	8007b62 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	691b      	ldr	r3, [r3, #16]
 8007b50:	f043 0208 	orr.w	r2, r3, #8
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2203      	movs	r2, #3
 8007b5c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e0d8      	b.n	8007d14 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	dbe8      	blt.n	8007b3e <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8007b6c:	2001      	movs	r0, #1
 8007b6e:	f7fd fa5d 	bl	800502c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	6992      	ldr	r2, [r2, #24]
 8007b7a:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f003 0310 	and.w	r3, r3, #16
 8007b88:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8007b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8007b90:	43db      	mvns	r3, r3
 8007b92:	ea02 0103 	and.w	r1, r2, r3
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	69da      	ldr	r2, [r3, #28]
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f003 0310 	and.w	r3, r3, #16
 8007ba0:	409a      	lsls	r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f003 0310 	and.w	r3, r3, #16
 8007bb6:	21ff      	movs	r1, #255	; 0xff
 8007bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8007bbc:	43db      	mvns	r3, r3
 8007bbe:	ea02 0103 	and.w	r1, r2, r3
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	6a1a      	ldr	r2, [r3, #32]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f003 0310 	and.w	r3, r3, #16
 8007bcc:	409a      	lsls	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	691b      	ldr	r3, [r3, #16]
 8007bda:	2b01      	cmp	r3, #1
 8007bdc:	d11d      	bne.n	8007c1a <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be4:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f003 0310 	and.w	r3, r3, #16
 8007bec:	221f      	movs	r2, #31
 8007bee:	fa02 f303 	lsl.w	r3, r2, r3
 8007bf2:	43db      	mvns	r3, r3
 8007bf4:	697a      	ldr	r2, [r7, #20]
 8007bf6:	4013      	ands	r3, r2
 8007bf8:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	695b      	ldr	r3, [r3, #20]
 8007bfe:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f003 0310 	and.w	r3, r3, #16
 8007c06:	693a      	ldr	r2, [r7, #16]
 8007c08:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0c:	697a      	ldr	r2, [r7, #20]
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	697a      	ldr	r2, [r7, #20]
 8007c18:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c20:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f003 0310 	and.w	r3, r3, #16
 8007c28:	2207      	movs	r2, #7
 8007c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007c2e:	43db      	mvns	r3, r3
 8007c30:	697a      	ldr	r2, [r7, #20]
 8007c32:	4013      	ands	r3, r2
 8007c34:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d102      	bne.n	8007c44 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	61fb      	str	r3, [r7, #28]
 8007c42:	e00f      	b.n	8007c64 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d102      	bne.n	8007c52 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	61fb      	str	r3, [r7, #28]
 8007c50:	e008      	b.n	8007c64 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d102      	bne.n	8007c60 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	61fb      	str	r3, [r7, #28]
 8007c5e:	e001      	b.n	8007c64 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8007c60:	2300      	movs	r3, #0
 8007c62:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	69fa      	ldr	r2, [r7, #28]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f003 0310 	and.w	r3, r3, #16
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c80:	697a      	ldr	r2, [r7, #20]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	6819      	ldr	r1, [r3, #0]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f003 0310 	and.w	r3, r3, #16
 8007c9a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ca2:	43da      	mvns	r2, r3
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	400a      	ands	r2, r1
 8007caa:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f003 0310 	and.w	r3, r3, #16
 8007cba:	f640 72fe 	movw	r2, #4094	; 0xffe
 8007cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8007cc2:	43db      	mvns	r3, r3
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f003 0310 	and.w	r3, r3, #16
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	697a      	ldr	r2, [r7, #20]
 8007ce8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	6819      	ldr	r1, [r3, #0]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f003 0310 	and.w	r3, r3, #16
 8007cf6:	22c0      	movs	r2, #192	; 0xc0
 8007cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cfc:	43da      	mvns	r2, r3
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	400a      	ands	r2, r1
 8007d04:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2201      	movs	r2, #1
 8007d0a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8007d12:	2300      	movs	r3, #0
}
 8007d14:	4618      	mov	r0, r3
 8007d16:	3720      	adds	r7, #32
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	20008000 	.word	0x20008000

08007d20 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b086      	sub	sp, #24
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007d3c:	f7fd f96a 	bl	8005014 <HAL_GetTick>
 8007d40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d101      	bne.n	8007d4c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e314      	b.n	8008376 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a66      	ldr	r2, [pc, #408]	; (8007eec <HAL_DMA_Init+0x1b8>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d04a      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a65      	ldr	r2, [pc, #404]	; (8007ef0 <HAL_DMA_Init+0x1bc>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d045      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a63      	ldr	r2, [pc, #396]	; (8007ef4 <HAL_DMA_Init+0x1c0>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d040      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a62      	ldr	r2, [pc, #392]	; (8007ef8 <HAL_DMA_Init+0x1c4>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d03b      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a60      	ldr	r2, [pc, #384]	; (8007efc <HAL_DMA_Init+0x1c8>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d036      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a5f      	ldr	r2, [pc, #380]	; (8007f00 <HAL_DMA_Init+0x1cc>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d031      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a5d      	ldr	r2, [pc, #372]	; (8007f04 <HAL_DMA_Init+0x1d0>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d02c      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a5c      	ldr	r2, [pc, #368]	; (8007f08 <HAL_DMA_Init+0x1d4>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d027      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a5a      	ldr	r2, [pc, #360]	; (8007f0c <HAL_DMA_Init+0x1d8>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d022      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a59      	ldr	r2, [pc, #356]	; (8007f10 <HAL_DMA_Init+0x1dc>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d01d      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a57      	ldr	r2, [pc, #348]	; (8007f14 <HAL_DMA_Init+0x1e0>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d018      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a56      	ldr	r2, [pc, #344]	; (8007f18 <HAL_DMA_Init+0x1e4>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d013      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a54      	ldr	r2, [pc, #336]	; (8007f1c <HAL_DMA_Init+0x1e8>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d00e      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a53      	ldr	r2, [pc, #332]	; (8007f20 <HAL_DMA_Init+0x1ec>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d009      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a51      	ldr	r2, [pc, #324]	; (8007f24 <HAL_DMA_Init+0x1f0>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d004      	beq.n	8007dec <HAL_DMA_Init+0xb8>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a50      	ldr	r2, [pc, #320]	; (8007f28 <HAL_DMA_Init+0x1f4>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d101      	bne.n	8007df0 <HAL_DMA_Init+0xbc>
 8007dec:	2301      	movs	r3, #1
 8007dee:	e000      	b.n	8007df2 <HAL_DMA_Init+0xbe>
 8007df0:	2300      	movs	r3, #0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	f000 813c 	beq.w	8008070 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2202      	movs	r2, #2
 8007dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a37      	ldr	r2, [pc, #220]	; (8007eec <HAL_DMA_Init+0x1b8>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d04a      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	4a36      	ldr	r2, [pc, #216]	; (8007ef0 <HAL_DMA_Init+0x1bc>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d045      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4a34      	ldr	r2, [pc, #208]	; (8007ef4 <HAL_DMA_Init+0x1c0>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d040      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	4a33      	ldr	r2, [pc, #204]	; (8007ef8 <HAL_DMA_Init+0x1c4>)
 8007e2c:	4293      	cmp	r3, r2
 8007e2e:	d03b      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a31      	ldr	r2, [pc, #196]	; (8007efc <HAL_DMA_Init+0x1c8>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d036      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a30      	ldr	r2, [pc, #192]	; (8007f00 <HAL_DMA_Init+0x1cc>)
 8007e40:	4293      	cmp	r3, r2
 8007e42:	d031      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a2e      	ldr	r2, [pc, #184]	; (8007f04 <HAL_DMA_Init+0x1d0>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d02c      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a2d      	ldr	r2, [pc, #180]	; (8007f08 <HAL_DMA_Init+0x1d4>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d027      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a2b      	ldr	r2, [pc, #172]	; (8007f0c <HAL_DMA_Init+0x1d8>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d022      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	4a2a      	ldr	r2, [pc, #168]	; (8007f10 <HAL_DMA_Init+0x1dc>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d01d      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a28      	ldr	r2, [pc, #160]	; (8007f14 <HAL_DMA_Init+0x1e0>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d018      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	4a27      	ldr	r2, [pc, #156]	; (8007f18 <HAL_DMA_Init+0x1e4>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d013      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	4a25      	ldr	r2, [pc, #148]	; (8007f1c <HAL_DMA_Init+0x1e8>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d00e      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4a24      	ldr	r2, [pc, #144]	; (8007f20 <HAL_DMA_Init+0x1ec>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d009      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	4a22      	ldr	r2, [pc, #136]	; (8007f24 <HAL_DMA_Init+0x1f0>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d004      	beq.n	8007ea8 <HAL_DMA_Init+0x174>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4a21      	ldr	r2, [pc, #132]	; (8007f28 <HAL_DMA_Init+0x1f4>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d108      	bne.n	8007eba <HAL_DMA_Init+0x186>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f022 0201 	bic.w	r2, r2, #1
 8007eb6:	601a      	str	r2, [r3, #0]
 8007eb8:	e007      	b.n	8007eca <HAL_DMA_Init+0x196>
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f022 0201 	bic.w	r2, r2, #1
 8007ec8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007eca:	e02f      	b.n	8007f2c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007ecc:	f7fd f8a2 	bl	8005014 <HAL_GetTick>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	2b05      	cmp	r3, #5
 8007ed8:	d928      	bls.n	8007f2c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2220      	movs	r2, #32
 8007ede:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2203      	movs	r2, #3
 8007ee4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e244      	b.n	8008376 <HAL_DMA_Init+0x642>
 8007eec:	40020010 	.word	0x40020010
 8007ef0:	40020028 	.word	0x40020028
 8007ef4:	40020040 	.word	0x40020040
 8007ef8:	40020058 	.word	0x40020058
 8007efc:	40020070 	.word	0x40020070
 8007f00:	40020088 	.word	0x40020088
 8007f04:	400200a0 	.word	0x400200a0
 8007f08:	400200b8 	.word	0x400200b8
 8007f0c:	40020410 	.word	0x40020410
 8007f10:	40020428 	.word	0x40020428
 8007f14:	40020440 	.word	0x40020440
 8007f18:	40020458 	.word	0x40020458
 8007f1c:	40020470 	.word	0x40020470
 8007f20:	40020488 	.word	0x40020488
 8007f24:	400204a0 	.word	0x400204a0
 8007f28:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f003 0301 	and.w	r3, r3, #1
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d1c8      	bne.n	8007ecc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007f42:	697a      	ldr	r2, [r7, #20]
 8007f44:	4b84      	ldr	r3, [pc, #528]	; (8008158 <HAL_DMA_Init+0x424>)
 8007f46:	4013      	ands	r3, r2
 8007f48:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8007f52:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007f5e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	699b      	ldr	r3, [r3, #24]
 8007f64:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007f6a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6a1b      	ldr	r3, [r3, #32]
 8007f70:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8007f72:	697a      	ldr	r2, [r7, #20]
 8007f74:	4313      	orrs	r3, r2
 8007f76:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f7c:	2b04      	cmp	r3, #4
 8007f7e:	d107      	bne.n	8007f90 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	2b28      	cmp	r3, #40	; 0x28
 8007f96:	d903      	bls.n	8007fa0 <HAL_DMA_Init+0x26c>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	2b2e      	cmp	r3, #46	; 0x2e
 8007f9e:	d91f      	bls.n	8007fe0 <HAL_DMA_Init+0x2ac>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	2b3e      	cmp	r3, #62	; 0x3e
 8007fa6:	d903      	bls.n	8007fb0 <HAL_DMA_Init+0x27c>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	2b42      	cmp	r3, #66	; 0x42
 8007fae:	d917      	bls.n	8007fe0 <HAL_DMA_Init+0x2ac>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	685b      	ldr	r3, [r3, #4]
 8007fb4:	2b46      	cmp	r3, #70	; 0x46
 8007fb6:	d903      	bls.n	8007fc0 <HAL_DMA_Init+0x28c>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	2b48      	cmp	r3, #72	; 0x48
 8007fbe:	d90f      	bls.n	8007fe0 <HAL_DMA_Init+0x2ac>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	2b4e      	cmp	r3, #78	; 0x4e
 8007fc6:	d903      	bls.n	8007fd0 <HAL_DMA_Init+0x29c>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	2b52      	cmp	r3, #82	; 0x52
 8007fce:	d907      	bls.n	8007fe0 <HAL_DMA_Init+0x2ac>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	2b73      	cmp	r3, #115	; 0x73
 8007fd6:	d905      	bls.n	8007fe4 <HAL_DMA_Init+0x2b0>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	2b77      	cmp	r3, #119	; 0x77
 8007fde:	d801      	bhi.n	8007fe4 <HAL_DMA_Init+0x2b0>
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e000      	b.n	8007fe6 <HAL_DMA_Init+0x2b2>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d003      	beq.n	8007ff2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ff0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	695b      	ldr	r3, [r3, #20]
 8008000:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	f023 0307 	bic.w	r3, r3, #7
 8008008:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	4313      	orrs	r3, r2
 8008012:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008018:	2b04      	cmp	r3, #4
 800801a:	d117      	bne.n	800804c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008020:	697a      	ldr	r2, [r7, #20]
 8008022:	4313      	orrs	r3, r2
 8008024:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00e      	beq.n	800804c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f002 fb2e 	bl	800a690 <DMA_CheckFifoParam>
 8008034:	4603      	mov	r3, r0
 8008036:	2b00      	cmp	r3, #0
 8008038:	d008      	beq.n	800804c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2240      	movs	r2, #64	; 0x40
 800803e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8008048:	2301      	movs	r3, #1
 800804a:	e194      	b.n	8008376 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	697a      	ldr	r2, [r7, #20]
 8008052:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f002 fa69 	bl	800a52c <DMA_CalcBaseAndBitshift>
 800805a:	4603      	mov	r3, r0
 800805c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008062:	f003 031f 	and.w	r3, r3, #31
 8008066:	223f      	movs	r2, #63	; 0x3f
 8008068:	409a      	lsls	r2, r3
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	609a      	str	r2, [r3, #8]
 800806e:	e0ca      	b.n	8008206 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a39      	ldr	r2, [pc, #228]	; (800815c <HAL_DMA_Init+0x428>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d022      	beq.n	80080c0 <HAL_DMA_Init+0x38c>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a38      	ldr	r2, [pc, #224]	; (8008160 <HAL_DMA_Init+0x42c>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d01d      	beq.n	80080c0 <HAL_DMA_Init+0x38c>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a36      	ldr	r2, [pc, #216]	; (8008164 <HAL_DMA_Init+0x430>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d018      	beq.n	80080c0 <HAL_DMA_Init+0x38c>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a35      	ldr	r2, [pc, #212]	; (8008168 <HAL_DMA_Init+0x434>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d013      	beq.n	80080c0 <HAL_DMA_Init+0x38c>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a33      	ldr	r2, [pc, #204]	; (800816c <HAL_DMA_Init+0x438>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d00e      	beq.n	80080c0 <HAL_DMA_Init+0x38c>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a32      	ldr	r2, [pc, #200]	; (8008170 <HAL_DMA_Init+0x43c>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d009      	beq.n	80080c0 <HAL_DMA_Init+0x38c>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a30      	ldr	r2, [pc, #192]	; (8008174 <HAL_DMA_Init+0x440>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d004      	beq.n	80080c0 <HAL_DMA_Init+0x38c>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a2f      	ldr	r2, [pc, #188]	; (8008178 <HAL_DMA_Init+0x444>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d101      	bne.n	80080c4 <HAL_DMA_Init+0x390>
 80080c0:	2301      	movs	r3, #1
 80080c2:	e000      	b.n	80080c6 <HAL_DMA_Init+0x392>
 80080c4:	2300      	movs	r3, #0
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	f000 8094 	beq.w	80081f4 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a22      	ldr	r2, [pc, #136]	; (800815c <HAL_DMA_Init+0x428>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d021      	beq.n	800811a <HAL_DMA_Init+0x3e6>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a21      	ldr	r2, [pc, #132]	; (8008160 <HAL_DMA_Init+0x42c>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d01c      	beq.n	800811a <HAL_DMA_Init+0x3e6>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a1f      	ldr	r2, [pc, #124]	; (8008164 <HAL_DMA_Init+0x430>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d017      	beq.n	800811a <HAL_DMA_Init+0x3e6>
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a1e      	ldr	r2, [pc, #120]	; (8008168 <HAL_DMA_Init+0x434>)
 80080f0:	4293      	cmp	r3, r2
 80080f2:	d012      	beq.n	800811a <HAL_DMA_Init+0x3e6>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4a1c      	ldr	r2, [pc, #112]	; (800816c <HAL_DMA_Init+0x438>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d00d      	beq.n	800811a <HAL_DMA_Init+0x3e6>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a1b      	ldr	r2, [pc, #108]	; (8008170 <HAL_DMA_Init+0x43c>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d008      	beq.n	800811a <HAL_DMA_Init+0x3e6>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a19      	ldr	r2, [pc, #100]	; (8008174 <HAL_DMA_Init+0x440>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d003      	beq.n	800811a <HAL_DMA_Init+0x3e6>
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4a18      	ldr	r2, [pc, #96]	; (8008178 <HAL_DMA_Init+0x444>)
 8008118:	4293      	cmp	r3, r2
 800811a:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2202      	movs	r2, #2
 8008120:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8008134:	697a      	ldr	r2, [r7, #20]
 8008136:	4b11      	ldr	r3, [pc, #68]	; (800817c <HAL_DMA_Init+0x448>)
 8008138:	4013      	ands	r3, r2
 800813a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	2b40      	cmp	r3, #64	; 0x40
 8008142:	d01d      	beq.n	8008180 <HAL_DMA_Init+0x44c>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	2b80      	cmp	r3, #128	; 0x80
 800814a:	d102      	bne.n	8008152 <HAL_DMA_Init+0x41e>
 800814c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008150:	e017      	b.n	8008182 <HAL_DMA_Init+0x44e>
 8008152:	2300      	movs	r3, #0
 8008154:	e015      	b.n	8008182 <HAL_DMA_Init+0x44e>
 8008156:	bf00      	nop
 8008158:	fe10803f 	.word	0xfe10803f
 800815c:	58025408 	.word	0x58025408
 8008160:	5802541c 	.word	0x5802541c
 8008164:	58025430 	.word	0x58025430
 8008168:	58025444 	.word	0x58025444
 800816c:	58025458 	.word	0x58025458
 8008170:	5802546c 	.word	0x5802546c
 8008174:	58025480 	.word	0x58025480
 8008178:	58025494 	.word	0x58025494
 800817c:	fffe000f 	.word	0xfffe000f
 8008180:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	68d2      	ldr	r2, [r2, #12]
 8008186:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8008188:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8008190:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	695b      	ldr	r3, [r3, #20]
 8008196:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8008198:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	699b      	ldr	r3, [r3, #24]
 800819e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80081a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	69db      	ldr	r3, [r3, #28]
 80081a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80081a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6a1b      	ldr	r3, [r3, #32]
 80081ae:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80081b0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80081b2:	697a      	ldr	r2, [r7, #20]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	697a      	ldr	r2, [r7, #20]
 80081be:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	461a      	mov	r2, r3
 80081c6:	4b6e      	ldr	r3, [pc, #440]	; (8008380 <HAL_DMA_Init+0x64c>)
 80081c8:	4413      	add	r3, r2
 80081ca:	4a6e      	ldr	r2, [pc, #440]	; (8008384 <HAL_DMA_Init+0x650>)
 80081cc:	fba2 2303 	umull	r2, r3, r2, r3
 80081d0:	091b      	lsrs	r3, r3, #4
 80081d2:	009a      	lsls	r2, r3, #2
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f002 f9a7 	bl	800a52c <DMA_CalcBaseAndBitshift>
 80081de:	4603      	mov	r3, r0
 80081e0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081e6:	f003 031f 	and.w	r3, r3, #31
 80081ea:	2201      	movs	r2, #1
 80081ec:	409a      	lsls	r2, r3
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	605a      	str	r2, [r3, #4]
 80081f2:	e008      	b.n	8008206 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2240      	movs	r2, #64	; 0x40
 80081f8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2203      	movs	r2, #3
 80081fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	e0b7      	b.n	8008376 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a5f      	ldr	r2, [pc, #380]	; (8008388 <HAL_DMA_Init+0x654>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d072      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4a5d      	ldr	r2, [pc, #372]	; (800838c <HAL_DMA_Init+0x658>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d06d      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	4a5c      	ldr	r2, [pc, #368]	; (8008390 <HAL_DMA_Init+0x65c>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d068      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4a5a      	ldr	r2, [pc, #360]	; (8008394 <HAL_DMA_Init+0x660>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d063      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a59      	ldr	r2, [pc, #356]	; (8008398 <HAL_DMA_Init+0x664>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d05e      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a57      	ldr	r2, [pc, #348]	; (800839c <HAL_DMA_Init+0x668>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d059      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a56      	ldr	r2, [pc, #344]	; (80083a0 <HAL_DMA_Init+0x66c>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d054      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a54      	ldr	r2, [pc, #336]	; (80083a4 <HAL_DMA_Init+0x670>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d04f      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a53      	ldr	r2, [pc, #332]	; (80083a8 <HAL_DMA_Init+0x674>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d04a      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a51      	ldr	r2, [pc, #324]	; (80083ac <HAL_DMA_Init+0x678>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d045      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a50      	ldr	r2, [pc, #320]	; (80083b0 <HAL_DMA_Init+0x67c>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d040      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a4e      	ldr	r2, [pc, #312]	; (80083b4 <HAL_DMA_Init+0x680>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d03b      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a4d      	ldr	r2, [pc, #308]	; (80083b8 <HAL_DMA_Init+0x684>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d036      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a4b      	ldr	r2, [pc, #300]	; (80083bc <HAL_DMA_Init+0x688>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d031      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a4a      	ldr	r2, [pc, #296]	; (80083c0 <HAL_DMA_Init+0x68c>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d02c      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a48      	ldr	r2, [pc, #288]	; (80083c4 <HAL_DMA_Init+0x690>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d027      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a47      	ldr	r2, [pc, #284]	; (80083c8 <HAL_DMA_Init+0x694>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d022      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a45      	ldr	r2, [pc, #276]	; (80083cc <HAL_DMA_Init+0x698>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d01d      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a44      	ldr	r2, [pc, #272]	; (80083d0 <HAL_DMA_Init+0x69c>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d018      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a42      	ldr	r2, [pc, #264]	; (80083d4 <HAL_DMA_Init+0x6a0>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d013      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a41      	ldr	r2, [pc, #260]	; (80083d8 <HAL_DMA_Init+0x6a4>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d00e      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a3f      	ldr	r2, [pc, #252]	; (80083dc <HAL_DMA_Init+0x6a8>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d009      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a3e      	ldr	r2, [pc, #248]	; (80083e0 <HAL_DMA_Init+0x6ac>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d004      	beq.n	80082f6 <HAL_DMA_Init+0x5c2>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a3c      	ldr	r2, [pc, #240]	; (80083e4 <HAL_DMA_Init+0x6b0>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d101      	bne.n	80082fa <HAL_DMA_Init+0x5c6>
 80082f6:	2301      	movs	r3, #1
 80082f8:	e000      	b.n	80082fc <HAL_DMA_Init+0x5c8>
 80082fa:	2300      	movs	r3, #0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d032      	beq.n	8008366 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f002 fa41 	bl	800a788 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	2b80      	cmp	r3, #128	; 0x80
 800830c:	d102      	bne.n	8008314 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2200      	movs	r2, #0
 8008312:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685a      	ldr	r2, [r3, #4]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800831c:	b2d2      	uxtb	r2, r2
 800831e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008328:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d010      	beq.n	8008354 <HAL_DMA_Init+0x620>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	2b08      	cmp	r3, #8
 8008338:	d80c      	bhi.n	8008354 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f002 fabe 	bl	800a8bc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008344:	2200      	movs	r2, #0
 8008346:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008350:	605a      	str	r2, [r3, #4]
 8008352:	e008      	b.n	8008366 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3718      	adds	r7, #24
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
 800837e:	bf00      	nop
 8008380:	a7fdabf8 	.word	0xa7fdabf8
 8008384:	cccccccd 	.word	0xcccccccd
 8008388:	40020010 	.word	0x40020010
 800838c:	40020028 	.word	0x40020028
 8008390:	40020040 	.word	0x40020040
 8008394:	40020058 	.word	0x40020058
 8008398:	40020070 	.word	0x40020070
 800839c:	40020088 	.word	0x40020088
 80083a0:	400200a0 	.word	0x400200a0
 80083a4:	400200b8 	.word	0x400200b8
 80083a8:	40020410 	.word	0x40020410
 80083ac:	40020428 	.word	0x40020428
 80083b0:	40020440 	.word	0x40020440
 80083b4:	40020458 	.word	0x40020458
 80083b8:	40020470 	.word	0x40020470
 80083bc:	40020488 	.word	0x40020488
 80083c0:	400204a0 	.word	0x400204a0
 80083c4:	400204b8 	.word	0x400204b8
 80083c8:	58025408 	.word	0x58025408
 80083cc:	5802541c 	.word	0x5802541c
 80083d0:	58025430 	.word	0x58025430
 80083d4:	58025444 	.word	0x58025444
 80083d8:	58025458 	.word	0x58025458
 80083dc:	5802546c 	.word	0x5802546c
 80083e0:	58025480 	.word	0x58025480
 80083e4:	58025494 	.word	0x58025494

080083e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b086      	sub	sp, #24
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	60f8      	str	r0, [r7, #12]
 80083f0:	60b9      	str	r1, [r7, #8]
 80083f2:	607a      	str	r2, [r7, #4]
 80083f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083f6:	2300      	movs	r3, #0
 80083f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d101      	bne.n	8008404 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8008400:	2301      	movs	r3, #1
 8008402:	e226      	b.n	8008852 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800840a:	2b01      	cmp	r3, #1
 800840c:	d101      	bne.n	8008412 <HAL_DMA_Start_IT+0x2a>
 800840e:	2302      	movs	r3, #2
 8008410:	e21f      	b.n	8008852 <HAL_DMA_Start_IT+0x46a>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2201      	movs	r2, #1
 8008416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008420:	b2db      	uxtb	r3, r3
 8008422:	2b01      	cmp	r3, #1
 8008424:	f040 820a 	bne.w	800883c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2202      	movs	r2, #2
 800842c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2200      	movs	r2, #0
 8008434:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4a68      	ldr	r2, [pc, #416]	; (80085dc <HAL_DMA_Start_IT+0x1f4>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d04a      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a66      	ldr	r2, [pc, #408]	; (80085e0 <HAL_DMA_Start_IT+0x1f8>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d045      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a65      	ldr	r2, [pc, #404]	; (80085e4 <HAL_DMA_Start_IT+0x1fc>)
 8008450:	4293      	cmp	r3, r2
 8008452:	d040      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a63      	ldr	r2, [pc, #396]	; (80085e8 <HAL_DMA_Start_IT+0x200>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d03b      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a62      	ldr	r2, [pc, #392]	; (80085ec <HAL_DMA_Start_IT+0x204>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d036      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a60      	ldr	r2, [pc, #384]	; (80085f0 <HAL_DMA_Start_IT+0x208>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d031      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a5f      	ldr	r2, [pc, #380]	; (80085f4 <HAL_DMA_Start_IT+0x20c>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d02c      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a5d      	ldr	r2, [pc, #372]	; (80085f8 <HAL_DMA_Start_IT+0x210>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d027      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a5c      	ldr	r2, [pc, #368]	; (80085fc <HAL_DMA_Start_IT+0x214>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d022      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a5a      	ldr	r2, [pc, #360]	; (8008600 <HAL_DMA_Start_IT+0x218>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d01d      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a59      	ldr	r2, [pc, #356]	; (8008604 <HAL_DMA_Start_IT+0x21c>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d018      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a57      	ldr	r2, [pc, #348]	; (8008608 <HAL_DMA_Start_IT+0x220>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d013      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a56      	ldr	r2, [pc, #344]	; (800860c <HAL_DMA_Start_IT+0x224>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d00e      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a54      	ldr	r2, [pc, #336]	; (8008610 <HAL_DMA_Start_IT+0x228>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d009      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a53      	ldr	r2, [pc, #332]	; (8008614 <HAL_DMA_Start_IT+0x22c>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d004      	beq.n	80084d6 <HAL_DMA_Start_IT+0xee>
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a51      	ldr	r2, [pc, #324]	; (8008618 <HAL_DMA_Start_IT+0x230>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d108      	bne.n	80084e8 <HAL_DMA_Start_IT+0x100>
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f022 0201 	bic.w	r2, r2, #1
 80084e4:	601a      	str	r2, [r3, #0]
 80084e6:	e007      	b.n	80084f8 <HAL_DMA_Start_IT+0x110>
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	f022 0201 	bic.w	r2, r2, #1
 80084f6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	68b9      	ldr	r1, [r7, #8]
 80084fe:	68f8      	ldr	r0, [r7, #12]
 8008500:	f001 fe68 	bl	800a1d4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a34      	ldr	r2, [pc, #208]	; (80085dc <HAL_DMA_Start_IT+0x1f4>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d04a      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a33      	ldr	r2, [pc, #204]	; (80085e0 <HAL_DMA_Start_IT+0x1f8>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d045      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a31      	ldr	r2, [pc, #196]	; (80085e4 <HAL_DMA_Start_IT+0x1fc>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d040      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a30      	ldr	r2, [pc, #192]	; (80085e8 <HAL_DMA_Start_IT+0x200>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d03b      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a2e      	ldr	r2, [pc, #184]	; (80085ec <HAL_DMA_Start_IT+0x204>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d036      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a2d      	ldr	r2, [pc, #180]	; (80085f0 <HAL_DMA_Start_IT+0x208>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d031      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a2b      	ldr	r2, [pc, #172]	; (80085f4 <HAL_DMA_Start_IT+0x20c>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d02c      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a2a      	ldr	r2, [pc, #168]	; (80085f8 <HAL_DMA_Start_IT+0x210>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d027      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a28      	ldr	r2, [pc, #160]	; (80085fc <HAL_DMA_Start_IT+0x214>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d022      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a27      	ldr	r2, [pc, #156]	; (8008600 <HAL_DMA_Start_IT+0x218>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d01d      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a25      	ldr	r2, [pc, #148]	; (8008604 <HAL_DMA_Start_IT+0x21c>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d018      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a24      	ldr	r2, [pc, #144]	; (8008608 <HAL_DMA_Start_IT+0x220>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d013      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a22      	ldr	r2, [pc, #136]	; (800860c <HAL_DMA_Start_IT+0x224>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d00e      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a21      	ldr	r2, [pc, #132]	; (8008610 <HAL_DMA_Start_IT+0x228>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d009      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	4a1f      	ldr	r2, [pc, #124]	; (8008614 <HAL_DMA_Start_IT+0x22c>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d004      	beq.n	80085a4 <HAL_DMA_Start_IT+0x1bc>
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4a1e      	ldr	r2, [pc, #120]	; (8008618 <HAL_DMA_Start_IT+0x230>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d101      	bne.n	80085a8 <HAL_DMA_Start_IT+0x1c0>
 80085a4:	2301      	movs	r3, #1
 80085a6:	e000      	b.n	80085aa <HAL_DMA_Start_IT+0x1c2>
 80085a8:	2300      	movs	r3, #0
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d036      	beq.n	800861c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f023 021e 	bic.w	r2, r3, #30
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f042 0216 	orr.w	r2, r2, #22
 80085c0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d03e      	beq.n	8008648 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	681a      	ldr	r2, [r3, #0]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f042 0208 	orr.w	r2, r2, #8
 80085d8:	601a      	str	r2, [r3, #0]
 80085da:	e035      	b.n	8008648 <HAL_DMA_Start_IT+0x260>
 80085dc:	40020010 	.word	0x40020010
 80085e0:	40020028 	.word	0x40020028
 80085e4:	40020040 	.word	0x40020040
 80085e8:	40020058 	.word	0x40020058
 80085ec:	40020070 	.word	0x40020070
 80085f0:	40020088 	.word	0x40020088
 80085f4:	400200a0 	.word	0x400200a0
 80085f8:	400200b8 	.word	0x400200b8
 80085fc:	40020410 	.word	0x40020410
 8008600:	40020428 	.word	0x40020428
 8008604:	40020440 	.word	0x40020440
 8008608:	40020458 	.word	0x40020458
 800860c:	40020470 	.word	0x40020470
 8008610:	40020488 	.word	0x40020488
 8008614:	400204a0 	.word	0x400204a0
 8008618:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f023 020e 	bic.w	r2, r3, #14
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f042 020a 	orr.w	r2, r2, #10
 800862e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008634:	2b00      	cmp	r3, #0
 8008636:	d007      	beq.n	8008648 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f042 0204 	orr.w	r2, r2, #4
 8008646:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a83      	ldr	r2, [pc, #524]	; (800885c <HAL_DMA_Start_IT+0x474>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d072      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a82      	ldr	r2, [pc, #520]	; (8008860 <HAL_DMA_Start_IT+0x478>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d06d      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a80      	ldr	r2, [pc, #512]	; (8008864 <HAL_DMA_Start_IT+0x47c>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d068      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a7f      	ldr	r2, [pc, #508]	; (8008868 <HAL_DMA_Start_IT+0x480>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d063      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a7d      	ldr	r2, [pc, #500]	; (800886c <HAL_DMA_Start_IT+0x484>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d05e      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a7c      	ldr	r2, [pc, #496]	; (8008870 <HAL_DMA_Start_IT+0x488>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d059      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a7a      	ldr	r2, [pc, #488]	; (8008874 <HAL_DMA_Start_IT+0x48c>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d054      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a79      	ldr	r2, [pc, #484]	; (8008878 <HAL_DMA_Start_IT+0x490>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d04f      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a77      	ldr	r2, [pc, #476]	; (800887c <HAL_DMA_Start_IT+0x494>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d04a      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a76      	ldr	r2, [pc, #472]	; (8008880 <HAL_DMA_Start_IT+0x498>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d045      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a74      	ldr	r2, [pc, #464]	; (8008884 <HAL_DMA_Start_IT+0x49c>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d040      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a73      	ldr	r2, [pc, #460]	; (8008888 <HAL_DMA_Start_IT+0x4a0>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d03b      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a71      	ldr	r2, [pc, #452]	; (800888c <HAL_DMA_Start_IT+0x4a4>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d036      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a70      	ldr	r2, [pc, #448]	; (8008890 <HAL_DMA_Start_IT+0x4a8>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d031      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a6e      	ldr	r2, [pc, #440]	; (8008894 <HAL_DMA_Start_IT+0x4ac>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d02c      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a6d      	ldr	r2, [pc, #436]	; (8008898 <HAL_DMA_Start_IT+0x4b0>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d027      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a6b      	ldr	r2, [pc, #428]	; (800889c <HAL_DMA_Start_IT+0x4b4>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d022      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a6a      	ldr	r2, [pc, #424]	; (80088a0 <HAL_DMA_Start_IT+0x4b8>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d01d      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a68      	ldr	r2, [pc, #416]	; (80088a4 <HAL_DMA_Start_IT+0x4bc>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d018      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4a67      	ldr	r2, [pc, #412]	; (80088a8 <HAL_DMA_Start_IT+0x4c0>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d013      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a65      	ldr	r2, [pc, #404]	; (80088ac <HAL_DMA_Start_IT+0x4c4>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d00e      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a64      	ldr	r2, [pc, #400]	; (80088b0 <HAL_DMA_Start_IT+0x4c8>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d009      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a62      	ldr	r2, [pc, #392]	; (80088b4 <HAL_DMA_Start_IT+0x4cc>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d004      	beq.n	8008738 <HAL_DMA_Start_IT+0x350>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4a61      	ldr	r2, [pc, #388]	; (80088b8 <HAL_DMA_Start_IT+0x4d0>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d101      	bne.n	800873c <HAL_DMA_Start_IT+0x354>
 8008738:	2301      	movs	r3, #1
 800873a:	e000      	b.n	800873e <HAL_DMA_Start_IT+0x356>
 800873c:	2300      	movs	r3, #0
 800873e:	2b00      	cmp	r3, #0
 8008740:	d01a      	beq.n	8008778 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800874c:	2b00      	cmp	r3, #0
 800874e:	d007      	beq.n	8008760 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800875a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800875e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008764:	2b00      	cmp	r3, #0
 8008766:	d007      	beq.n	8008778 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008772:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008776:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	4a37      	ldr	r2, [pc, #220]	; (800885c <HAL_DMA_Start_IT+0x474>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d04a      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	4a36      	ldr	r2, [pc, #216]	; (8008860 <HAL_DMA_Start_IT+0x478>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d045      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a34      	ldr	r2, [pc, #208]	; (8008864 <HAL_DMA_Start_IT+0x47c>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d040      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a33      	ldr	r2, [pc, #204]	; (8008868 <HAL_DMA_Start_IT+0x480>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d03b      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	4a31      	ldr	r2, [pc, #196]	; (800886c <HAL_DMA_Start_IT+0x484>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d036      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4a30      	ldr	r2, [pc, #192]	; (8008870 <HAL_DMA_Start_IT+0x488>)
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d031      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a2e      	ldr	r2, [pc, #184]	; (8008874 <HAL_DMA_Start_IT+0x48c>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d02c      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4a2d      	ldr	r2, [pc, #180]	; (8008878 <HAL_DMA_Start_IT+0x490>)
 80087c4:	4293      	cmp	r3, r2
 80087c6:	d027      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a2b      	ldr	r2, [pc, #172]	; (800887c <HAL_DMA_Start_IT+0x494>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d022      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a2a      	ldr	r2, [pc, #168]	; (8008880 <HAL_DMA_Start_IT+0x498>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d01d      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a28      	ldr	r2, [pc, #160]	; (8008884 <HAL_DMA_Start_IT+0x49c>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d018      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a27      	ldr	r2, [pc, #156]	; (8008888 <HAL_DMA_Start_IT+0x4a0>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d013      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a25      	ldr	r2, [pc, #148]	; (800888c <HAL_DMA_Start_IT+0x4a4>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d00e      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a24      	ldr	r2, [pc, #144]	; (8008890 <HAL_DMA_Start_IT+0x4a8>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d009      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a22      	ldr	r2, [pc, #136]	; (8008894 <HAL_DMA_Start_IT+0x4ac>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d004      	beq.n	8008818 <HAL_DMA_Start_IT+0x430>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a21      	ldr	r2, [pc, #132]	; (8008898 <HAL_DMA_Start_IT+0x4b0>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d108      	bne.n	800882a <HAL_DMA_Start_IT+0x442>
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f042 0201 	orr.w	r2, r2, #1
 8008826:	601a      	str	r2, [r3, #0]
 8008828:	e012      	b.n	8008850 <HAL_DMA_Start_IT+0x468>
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f042 0201 	orr.w	r2, r2, #1
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	e009      	b.n	8008850 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008842:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 800884c:	2301      	movs	r3, #1
 800884e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8008850:	7dfb      	ldrb	r3, [r7, #23]
}
 8008852:	4618      	mov	r0, r3
 8008854:	3718      	adds	r7, #24
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	40020010 	.word	0x40020010
 8008860:	40020028 	.word	0x40020028
 8008864:	40020040 	.word	0x40020040
 8008868:	40020058 	.word	0x40020058
 800886c:	40020070 	.word	0x40020070
 8008870:	40020088 	.word	0x40020088
 8008874:	400200a0 	.word	0x400200a0
 8008878:	400200b8 	.word	0x400200b8
 800887c:	40020410 	.word	0x40020410
 8008880:	40020428 	.word	0x40020428
 8008884:	40020440 	.word	0x40020440
 8008888:	40020458 	.word	0x40020458
 800888c:	40020470 	.word	0x40020470
 8008890:	40020488 	.word	0x40020488
 8008894:	400204a0 	.word	0x400204a0
 8008898:	400204b8 	.word	0x400204b8
 800889c:	58025408 	.word	0x58025408
 80088a0:	5802541c 	.word	0x5802541c
 80088a4:	58025430 	.word	0x58025430
 80088a8:	58025444 	.word	0x58025444
 80088ac:	58025458 	.word	0x58025458
 80088b0:	5802546c 	.word	0x5802546c
 80088b4:	58025480 	.word	0x58025480
 80088b8:	58025494 	.word	0x58025494

080088bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80088c4:	f7fc fba6 	bl	8005014 <HAL_GetTick>
 80088c8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d101      	bne.n	80088d4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80088d0:	2301      	movs	r3, #1
 80088d2:	e2dc      	b.n	8008e8e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80088da:	b2db      	uxtb	r3, r3
 80088dc:	2b02      	cmp	r3, #2
 80088de:	d008      	beq.n	80088f2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2280      	movs	r2, #128	; 0x80
 80088e4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	e2cd      	b.n	8008e8e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a76      	ldr	r2, [pc, #472]	; (8008ad0 <HAL_DMA_Abort+0x214>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d04a      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4a74      	ldr	r2, [pc, #464]	; (8008ad4 <HAL_DMA_Abort+0x218>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d045      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a73      	ldr	r2, [pc, #460]	; (8008ad8 <HAL_DMA_Abort+0x21c>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d040      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a71      	ldr	r2, [pc, #452]	; (8008adc <HAL_DMA_Abort+0x220>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d03b      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a70      	ldr	r2, [pc, #448]	; (8008ae0 <HAL_DMA_Abort+0x224>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d036      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a6e      	ldr	r2, [pc, #440]	; (8008ae4 <HAL_DMA_Abort+0x228>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d031      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a6d      	ldr	r2, [pc, #436]	; (8008ae8 <HAL_DMA_Abort+0x22c>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d02c      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a6b      	ldr	r2, [pc, #428]	; (8008aec <HAL_DMA_Abort+0x230>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d027      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a6a      	ldr	r2, [pc, #424]	; (8008af0 <HAL_DMA_Abort+0x234>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d022      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a68      	ldr	r2, [pc, #416]	; (8008af4 <HAL_DMA_Abort+0x238>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d01d      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a67      	ldr	r2, [pc, #412]	; (8008af8 <HAL_DMA_Abort+0x23c>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d018      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a65      	ldr	r2, [pc, #404]	; (8008afc <HAL_DMA_Abort+0x240>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d013      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a64      	ldr	r2, [pc, #400]	; (8008b00 <HAL_DMA_Abort+0x244>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d00e      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a62      	ldr	r2, [pc, #392]	; (8008b04 <HAL_DMA_Abort+0x248>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d009      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a61      	ldr	r2, [pc, #388]	; (8008b08 <HAL_DMA_Abort+0x24c>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d004      	beq.n	8008992 <HAL_DMA_Abort+0xd6>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a5f      	ldr	r2, [pc, #380]	; (8008b0c <HAL_DMA_Abort+0x250>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d101      	bne.n	8008996 <HAL_DMA_Abort+0xda>
 8008992:	2301      	movs	r3, #1
 8008994:	e000      	b.n	8008998 <HAL_DMA_Abort+0xdc>
 8008996:	2300      	movs	r3, #0
 8008998:	2b00      	cmp	r3, #0
 800899a:	d013      	beq.n	80089c4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681a      	ldr	r2, [r3, #0]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f022 021e 	bic.w	r2, r2, #30
 80089aa:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	695a      	ldr	r2, [r3, #20]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089ba:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	617b      	str	r3, [r7, #20]
 80089c2:	e00a      	b.n	80089da <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	681a      	ldr	r2, [r3, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f022 020e 	bic.w	r2, r2, #14
 80089d2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4a3c      	ldr	r2, [pc, #240]	; (8008ad0 <HAL_DMA_Abort+0x214>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d072      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a3a      	ldr	r2, [pc, #232]	; (8008ad4 <HAL_DMA_Abort+0x218>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d06d      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a39      	ldr	r2, [pc, #228]	; (8008ad8 <HAL_DMA_Abort+0x21c>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d068      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a37      	ldr	r2, [pc, #220]	; (8008adc <HAL_DMA_Abort+0x220>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d063      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a36      	ldr	r2, [pc, #216]	; (8008ae0 <HAL_DMA_Abort+0x224>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d05e      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a34      	ldr	r2, [pc, #208]	; (8008ae4 <HAL_DMA_Abort+0x228>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d059      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a33      	ldr	r2, [pc, #204]	; (8008ae8 <HAL_DMA_Abort+0x22c>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d054      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a31      	ldr	r2, [pc, #196]	; (8008aec <HAL_DMA_Abort+0x230>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d04f      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a30      	ldr	r2, [pc, #192]	; (8008af0 <HAL_DMA_Abort+0x234>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d04a      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a2e      	ldr	r2, [pc, #184]	; (8008af4 <HAL_DMA_Abort+0x238>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d045      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a2d      	ldr	r2, [pc, #180]	; (8008af8 <HAL_DMA_Abort+0x23c>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d040      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a2b      	ldr	r2, [pc, #172]	; (8008afc <HAL_DMA_Abort+0x240>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d03b      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a2a      	ldr	r2, [pc, #168]	; (8008b00 <HAL_DMA_Abort+0x244>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d036      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a28      	ldr	r2, [pc, #160]	; (8008b04 <HAL_DMA_Abort+0x248>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d031      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a27      	ldr	r2, [pc, #156]	; (8008b08 <HAL_DMA_Abort+0x24c>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d02c      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a25      	ldr	r2, [pc, #148]	; (8008b0c <HAL_DMA_Abort+0x250>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d027      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a24      	ldr	r2, [pc, #144]	; (8008b10 <HAL_DMA_Abort+0x254>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d022      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a22      	ldr	r2, [pc, #136]	; (8008b14 <HAL_DMA_Abort+0x258>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d01d      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4a21      	ldr	r2, [pc, #132]	; (8008b18 <HAL_DMA_Abort+0x25c>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d018      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a1f      	ldr	r2, [pc, #124]	; (8008b1c <HAL_DMA_Abort+0x260>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d013      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a1e      	ldr	r2, [pc, #120]	; (8008b20 <HAL_DMA_Abort+0x264>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d00e      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a1c      	ldr	r2, [pc, #112]	; (8008b24 <HAL_DMA_Abort+0x268>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d009      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a1b      	ldr	r2, [pc, #108]	; (8008b28 <HAL_DMA_Abort+0x26c>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d004      	beq.n	8008aca <HAL_DMA_Abort+0x20e>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a19      	ldr	r2, [pc, #100]	; (8008b2c <HAL_DMA_Abort+0x270>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d132      	bne.n	8008b30 <HAL_DMA_Abort+0x274>
 8008aca:	2301      	movs	r3, #1
 8008acc:	e031      	b.n	8008b32 <HAL_DMA_Abort+0x276>
 8008ace:	bf00      	nop
 8008ad0:	40020010 	.word	0x40020010
 8008ad4:	40020028 	.word	0x40020028
 8008ad8:	40020040 	.word	0x40020040
 8008adc:	40020058 	.word	0x40020058
 8008ae0:	40020070 	.word	0x40020070
 8008ae4:	40020088 	.word	0x40020088
 8008ae8:	400200a0 	.word	0x400200a0
 8008aec:	400200b8 	.word	0x400200b8
 8008af0:	40020410 	.word	0x40020410
 8008af4:	40020428 	.word	0x40020428
 8008af8:	40020440 	.word	0x40020440
 8008afc:	40020458 	.word	0x40020458
 8008b00:	40020470 	.word	0x40020470
 8008b04:	40020488 	.word	0x40020488
 8008b08:	400204a0 	.word	0x400204a0
 8008b0c:	400204b8 	.word	0x400204b8
 8008b10:	58025408 	.word	0x58025408
 8008b14:	5802541c 	.word	0x5802541c
 8008b18:	58025430 	.word	0x58025430
 8008b1c:	58025444 	.word	0x58025444
 8008b20:	58025458 	.word	0x58025458
 8008b24:	5802546c 	.word	0x5802546c
 8008b28:	58025480 	.word	0x58025480
 8008b2c:	58025494 	.word	0x58025494
 8008b30:	2300      	movs	r3, #0
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d007      	beq.n	8008b46 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b44:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a6d      	ldr	r2, [pc, #436]	; (8008d00 <HAL_DMA_Abort+0x444>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d04a      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a6b      	ldr	r2, [pc, #428]	; (8008d04 <HAL_DMA_Abort+0x448>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d045      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a6a      	ldr	r2, [pc, #424]	; (8008d08 <HAL_DMA_Abort+0x44c>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d040      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a68      	ldr	r2, [pc, #416]	; (8008d0c <HAL_DMA_Abort+0x450>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d03b      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a67      	ldr	r2, [pc, #412]	; (8008d10 <HAL_DMA_Abort+0x454>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d036      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a65      	ldr	r2, [pc, #404]	; (8008d14 <HAL_DMA_Abort+0x458>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d031      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a64      	ldr	r2, [pc, #400]	; (8008d18 <HAL_DMA_Abort+0x45c>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d02c      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a62      	ldr	r2, [pc, #392]	; (8008d1c <HAL_DMA_Abort+0x460>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d027      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a61      	ldr	r2, [pc, #388]	; (8008d20 <HAL_DMA_Abort+0x464>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d022      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a5f      	ldr	r2, [pc, #380]	; (8008d24 <HAL_DMA_Abort+0x468>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d01d      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a5e      	ldr	r2, [pc, #376]	; (8008d28 <HAL_DMA_Abort+0x46c>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d018      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a5c      	ldr	r2, [pc, #368]	; (8008d2c <HAL_DMA_Abort+0x470>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d013      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a5b      	ldr	r2, [pc, #364]	; (8008d30 <HAL_DMA_Abort+0x474>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d00e      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a59      	ldr	r2, [pc, #356]	; (8008d34 <HAL_DMA_Abort+0x478>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d009      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a58      	ldr	r2, [pc, #352]	; (8008d38 <HAL_DMA_Abort+0x47c>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d004      	beq.n	8008be6 <HAL_DMA_Abort+0x32a>
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	4a56      	ldr	r2, [pc, #344]	; (8008d3c <HAL_DMA_Abort+0x480>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d108      	bne.n	8008bf8 <HAL_DMA_Abort+0x33c>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f022 0201 	bic.w	r2, r2, #1
 8008bf4:	601a      	str	r2, [r3, #0]
 8008bf6:	e007      	b.n	8008c08 <HAL_DMA_Abort+0x34c>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f022 0201 	bic.w	r2, r2, #1
 8008c06:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008c08:	e013      	b.n	8008c32 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008c0a:	f7fc fa03 	bl	8005014 <HAL_GetTick>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	1ad3      	subs	r3, r2, r3
 8008c14:	2b05      	cmp	r3, #5
 8008c16:	d90c      	bls.n	8008c32 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2220      	movs	r2, #32
 8008c1c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2203      	movs	r2, #3
 8008c22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e12d      	b.n	8008e8e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f003 0301 	and.w	r3, r3, #1
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1e5      	bne.n	8008c0a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a2f      	ldr	r2, [pc, #188]	; (8008d00 <HAL_DMA_Abort+0x444>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d04a      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a2d      	ldr	r2, [pc, #180]	; (8008d04 <HAL_DMA_Abort+0x448>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d045      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a2c      	ldr	r2, [pc, #176]	; (8008d08 <HAL_DMA_Abort+0x44c>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d040      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	4a2a      	ldr	r2, [pc, #168]	; (8008d0c <HAL_DMA_Abort+0x450>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d03b      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a29      	ldr	r2, [pc, #164]	; (8008d10 <HAL_DMA_Abort+0x454>)
 8008c6c:	4293      	cmp	r3, r2
 8008c6e:	d036      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	4a27      	ldr	r2, [pc, #156]	; (8008d14 <HAL_DMA_Abort+0x458>)
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d031      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	4a26      	ldr	r2, [pc, #152]	; (8008d18 <HAL_DMA_Abort+0x45c>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d02c      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a24      	ldr	r2, [pc, #144]	; (8008d1c <HAL_DMA_Abort+0x460>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d027      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a23      	ldr	r2, [pc, #140]	; (8008d20 <HAL_DMA_Abort+0x464>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d022      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a21      	ldr	r2, [pc, #132]	; (8008d24 <HAL_DMA_Abort+0x468>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d01d      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a20      	ldr	r2, [pc, #128]	; (8008d28 <HAL_DMA_Abort+0x46c>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d018      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a1e      	ldr	r2, [pc, #120]	; (8008d2c <HAL_DMA_Abort+0x470>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d013      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a1d      	ldr	r2, [pc, #116]	; (8008d30 <HAL_DMA_Abort+0x474>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d00e      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a1b      	ldr	r2, [pc, #108]	; (8008d34 <HAL_DMA_Abort+0x478>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d009      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a1a      	ldr	r2, [pc, #104]	; (8008d38 <HAL_DMA_Abort+0x47c>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d004      	beq.n	8008cde <HAL_DMA_Abort+0x422>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a18      	ldr	r2, [pc, #96]	; (8008d3c <HAL_DMA_Abort+0x480>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d101      	bne.n	8008ce2 <HAL_DMA_Abort+0x426>
 8008cde:	2301      	movs	r3, #1
 8008ce0:	e000      	b.n	8008ce4 <HAL_DMA_Abort+0x428>
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d02b      	beq.n	8008d40 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008cec:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cf2:	f003 031f 	and.w	r3, r3, #31
 8008cf6:	223f      	movs	r2, #63	; 0x3f
 8008cf8:	409a      	lsls	r2, r3
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	609a      	str	r2, [r3, #8]
 8008cfe:	e02a      	b.n	8008d56 <HAL_DMA_Abort+0x49a>
 8008d00:	40020010 	.word	0x40020010
 8008d04:	40020028 	.word	0x40020028
 8008d08:	40020040 	.word	0x40020040
 8008d0c:	40020058 	.word	0x40020058
 8008d10:	40020070 	.word	0x40020070
 8008d14:	40020088 	.word	0x40020088
 8008d18:	400200a0 	.word	0x400200a0
 8008d1c:	400200b8 	.word	0x400200b8
 8008d20:	40020410 	.word	0x40020410
 8008d24:	40020428 	.word	0x40020428
 8008d28:	40020440 	.word	0x40020440
 8008d2c:	40020458 	.word	0x40020458
 8008d30:	40020470 	.word	0x40020470
 8008d34:	40020488 	.word	0x40020488
 8008d38:	400204a0 	.word	0x400204a0
 8008d3c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d44:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d4a:	f003 031f 	and.w	r3, r3, #31
 8008d4e:	2201      	movs	r2, #1
 8008d50:	409a      	lsls	r2, r3
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a4f      	ldr	r2, [pc, #316]	; (8008e98 <HAL_DMA_Abort+0x5dc>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d072      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a4d      	ldr	r2, [pc, #308]	; (8008e9c <HAL_DMA_Abort+0x5e0>)
 8008d66:	4293      	cmp	r3, r2
 8008d68:	d06d      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	4a4c      	ldr	r2, [pc, #304]	; (8008ea0 <HAL_DMA_Abort+0x5e4>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d068      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a4a      	ldr	r2, [pc, #296]	; (8008ea4 <HAL_DMA_Abort+0x5e8>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d063      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	4a49      	ldr	r2, [pc, #292]	; (8008ea8 <HAL_DMA_Abort+0x5ec>)
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d05e      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a47      	ldr	r2, [pc, #284]	; (8008eac <HAL_DMA_Abort+0x5f0>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d059      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a46      	ldr	r2, [pc, #280]	; (8008eb0 <HAL_DMA_Abort+0x5f4>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d054      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a44      	ldr	r2, [pc, #272]	; (8008eb4 <HAL_DMA_Abort+0x5f8>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d04f      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a43      	ldr	r2, [pc, #268]	; (8008eb8 <HAL_DMA_Abort+0x5fc>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d04a      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	4a41      	ldr	r2, [pc, #260]	; (8008ebc <HAL_DMA_Abort+0x600>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d045      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	4a40      	ldr	r2, [pc, #256]	; (8008ec0 <HAL_DMA_Abort+0x604>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d040      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	4a3e      	ldr	r2, [pc, #248]	; (8008ec4 <HAL_DMA_Abort+0x608>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d03b      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a3d      	ldr	r2, [pc, #244]	; (8008ec8 <HAL_DMA_Abort+0x60c>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d036      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	4a3b      	ldr	r2, [pc, #236]	; (8008ecc <HAL_DMA_Abort+0x610>)
 8008dde:	4293      	cmp	r3, r2
 8008de0:	d031      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a3a      	ldr	r2, [pc, #232]	; (8008ed0 <HAL_DMA_Abort+0x614>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d02c      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a38      	ldr	r2, [pc, #224]	; (8008ed4 <HAL_DMA_Abort+0x618>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d027      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a37      	ldr	r2, [pc, #220]	; (8008ed8 <HAL_DMA_Abort+0x61c>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d022      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a35      	ldr	r2, [pc, #212]	; (8008edc <HAL_DMA_Abort+0x620>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d01d      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a34      	ldr	r2, [pc, #208]	; (8008ee0 <HAL_DMA_Abort+0x624>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	d018      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a32      	ldr	r2, [pc, #200]	; (8008ee4 <HAL_DMA_Abort+0x628>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d013      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4a31      	ldr	r2, [pc, #196]	; (8008ee8 <HAL_DMA_Abort+0x62c>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d00e      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	4a2f      	ldr	r2, [pc, #188]	; (8008eec <HAL_DMA_Abort+0x630>)
 8008e2e:	4293      	cmp	r3, r2
 8008e30:	d009      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a2e      	ldr	r2, [pc, #184]	; (8008ef0 <HAL_DMA_Abort+0x634>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d004      	beq.n	8008e46 <HAL_DMA_Abort+0x58a>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a2c      	ldr	r2, [pc, #176]	; (8008ef4 <HAL_DMA_Abort+0x638>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d101      	bne.n	8008e4a <HAL_DMA_Abort+0x58e>
 8008e46:	2301      	movs	r3, #1
 8008e48:	e000      	b.n	8008e4c <HAL_DMA_Abort+0x590>
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d015      	beq.n	8008e7c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008e58:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d00c      	beq.n	8008e7c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e70:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008e7a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	2200      	movs	r2, #0
 8008e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8008e8c:	2300      	movs	r3, #0
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3718      	adds	r7, #24
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	40020010 	.word	0x40020010
 8008e9c:	40020028 	.word	0x40020028
 8008ea0:	40020040 	.word	0x40020040
 8008ea4:	40020058 	.word	0x40020058
 8008ea8:	40020070 	.word	0x40020070
 8008eac:	40020088 	.word	0x40020088
 8008eb0:	400200a0 	.word	0x400200a0
 8008eb4:	400200b8 	.word	0x400200b8
 8008eb8:	40020410 	.word	0x40020410
 8008ebc:	40020428 	.word	0x40020428
 8008ec0:	40020440 	.word	0x40020440
 8008ec4:	40020458 	.word	0x40020458
 8008ec8:	40020470 	.word	0x40020470
 8008ecc:	40020488 	.word	0x40020488
 8008ed0:	400204a0 	.word	0x400204a0
 8008ed4:	400204b8 	.word	0x400204b8
 8008ed8:	58025408 	.word	0x58025408
 8008edc:	5802541c 	.word	0x5802541c
 8008ee0:	58025430 	.word	0x58025430
 8008ee4:	58025444 	.word	0x58025444
 8008ee8:	58025458 	.word	0x58025458
 8008eec:	5802546c 	.word	0x5802546c
 8008ef0:	58025480 	.word	0x58025480
 8008ef4:	58025494 	.word	0x58025494

08008ef8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d101      	bne.n	8008f0a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8008f06:	2301      	movs	r3, #1
 8008f08:	e205      	b.n	8009316 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	2b02      	cmp	r3, #2
 8008f14:	d004      	beq.n	8008f20 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2280      	movs	r2, #128	; 0x80
 8008f1a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e1fa      	b.n	8009316 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a8c      	ldr	r2, [pc, #560]	; (8009158 <HAL_DMA_Abort_IT+0x260>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d04a      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	4a8b      	ldr	r2, [pc, #556]	; (800915c <HAL_DMA_Abort_IT+0x264>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d045      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	4a89      	ldr	r2, [pc, #548]	; (8009160 <HAL_DMA_Abort_IT+0x268>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d040      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a88      	ldr	r2, [pc, #544]	; (8009164 <HAL_DMA_Abort_IT+0x26c>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d03b      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	4a86      	ldr	r2, [pc, #536]	; (8009168 <HAL_DMA_Abort_IT+0x270>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d036      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a85      	ldr	r2, [pc, #532]	; (800916c <HAL_DMA_Abort_IT+0x274>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d031      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	4a83      	ldr	r2, [pc, #524]	; (8009170 <HAL_DMA_Abort_IT+0x278>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d02c      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a82      	ldr	r2, [pc, #520]	; (8009174 <HAL_DMA_Abort_IT+0x27c>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d027      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a80      	ldr	r2, [pc, #512]	; (8009178 <HAL_DMA_Abort_IT+0x280>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d022      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a7f      	ldr	r2, [pc, #508]	; (800917c <HAL_DMA_Abort_IT+0x284>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d01d      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a7d      	ldr	r2, [pc, #500]	; (8009180 <HAL_DMA_Abort_IT+0x288>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d018      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a7c      	ldr	r2, [pc, #496]	; (8009184 <HAL_DMA_Abort_IT+0x28c>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d013      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a7a      	ldr	r2, [pc, #488]	; (8009188 <HAL_DMA_Abort_IT+0x290>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d00e      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a79      	ldr	r2, [pc, #484]	; (800918c <HAL_DMA_Abort_IT+0x294>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d009      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a77      	ldr	r2, [pc, #476]	; (8009190 <HAL_DMA_Abort_IT+0x298>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d004      	beq.n	8008fc0 <HAL_DMA_Abort_IT+0xc8>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a76      	ldr	r2, [pc, #472]	; (8009194 <HAL_DMA_Abort_IT+0x29c>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d101      	bne.n	8008fc4 <HAL_DMA_Abort_IT+0xcc>
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e000      	b.n	8008fc6 <HAL_DMA_Abort_IT+0xce>
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d065      	beq.n	8009096 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2204      	movs	r2, #4
 8008fce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a60      	ldr	r2, [pc, #384]	; (8009158 <HAL_DMA_Abort_IT+0x260>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d04a      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a5e      	ldr	r2, [pc, #376]	; (800915c <HAL_DMA_Abort_IT+0x264>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d045      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a5d      	ldr	r2, [pc, #372]	; (8009160 <HAL_DMA_Abort_IT+0x268>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d040      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a5b      	ldr	r2, [pc, #364]	; (8009164 <HAL_DMA_Abort_IT+0x26c>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d03b      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a5a      	ldr	r2, [pc, #360]	; (8009168 <HAL_DMA_Abort_IT+0x270>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d036      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a58      	ldr	r2, [pc, #352]	; (800916c <HAL_DMA_Abort_IT+0x274>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d031      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a57      	ldr	r2, [pc, #348]	; (8009170 <HAL_DMA_Abort_IT+0x278>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d02c      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a55      	ldr	r2, [pc, #340]	; (8009174 <HAL_DMA_Abort_IT+0x27c>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d027      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a54      	ldr	r2, [pc, #336]	; (8009178 <HAL_DMA_Abort_IT+0x280>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d022      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a52      	ldr	r2, [pc, #328]	; (800917c <HAL_DMA_Abort_IT+0x284>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d01d      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	4a51      	ldr	r2, [pc, #324]	; (8009180 <HAL_DMA_Abort_IT+0x288>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d018      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	4a4f      	ldr	r2, [pc, #316]	; (8009184 <HAL_DMA_Abort_IT+0x28c>)
 8009046:	4293      	cmp	r3, r2
 8009048:	d013      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a4e      	ldr	r2, [pc, #312]	; (8009188 <HAL_DMA_Abort_IT+0x290>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d00e      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a4c      	ldr	r2, [pc, #304]	; (800918c <HAL_DMA_Abort_IT+0x294>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d009      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a4b      	ldr	r2, [pc, #300]	; (8009190 <HAL_DMA_Abort_IT+0x298>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d004      	beq.n	8009072 <HAL_DMA_Abort_IT+0x17a>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a49      	ldr	r2, [pc, #292]	; (8009194 <HAL_DMA_Abort_IT+0x29c>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d108      	bne.n	8009084 <HAL_DMA_Abort_IT+0x18c>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	681a      	ldr	r2, [r3, #0]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f022 0201 	bic.w	r2, r2, #1
 8009080:	601a      	str	r2, [r3, #0]
 8009082:	e147      	b.n	8009314 <HAL_DMA_Abort_IT+0x41c>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f022 0201 	bic.w	r2, r2, #1
 8009092:	601a      	str	r2, [r3, #0]
 8009094:	e13e      	b.n	8009314 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f022 020e 	bic.w	r2, r2, #14
 80090a4:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a2b      	ldr	r2, [pc, #172]	; (8009158 <HAL_DMA_Abort_IT+0x260>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d04a      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a29      	ldr	r2, [pc, #164]	; (800915c <HAL_DMA_Abort_IT+0x264>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d045      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a28      	ldr	r2, [pc, #160]	; (8009160 <HAL_DMA_Abort_IT+0x268>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d040      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	4a26      	ldr	r2, [pc, #152]	; (8009164 <HAL_DMA_Abort_IT+0x26c>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d03b      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	4a25      	ldr	r2, [pc, #148]	; (8009168 <HAL_DMA_Abort_IT+0x270>)
 80090d4:	4293      	cmp	r3, r2
 80090d6:	d036      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	4a23      	ldr	r2, [pc, #140]	; (800916c <HAL_DMA_Abort_IT+0x274>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	d031      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a22      	ldr	r2, [pc, #136]	; (8009170 <HAL_DMA_Abort_IT+0x278>)
 80090e8:	4293      	cmp	r3, r2
 80090ea:	d02c      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a20      	ldr	r2, [pc, #128]	; (8009174 <HAL_DMA_Abort_IT+0x27c>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d027      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a1f      	ldr	r2, [pc, #124]	; (8009178 <HAL_DMA_Abort_IT+0x280>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d022      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a1d      	ldr	r2, [pc, #116]	; (800917c <HAL_DMA_Abort_IT+0x284>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d01d      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4a1c      	ldr	r2, [pc, #112]	; (8009180 <HAL_DMA_Abort_IT+0x288>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d018      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	4a1a      	ldr	r2, [pc, #104]	; (8009184 <HAL_DMA_Abort_IT+0x28c>)
 800911a:	4293      	cmp	r3, r2
 800911c:	d013      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4a19      	ldr	r2, [pc, #100]	; (8009188 <HAL_DMA_Abort_IT+0x290>)
 8009124:	4293      	cmp	r3, r2
 8009126:	d00e      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a17      	ldr	r2, [pc, #92]	; (800918c <HAL_DMA_Abort_IT+0x294>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d009      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a16      	ldr	r2, [pc, #88]	; (8009190 <HAL_DMA_Abort_IT+0x298>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d004      	beq.n	8009146 <HAL_DMA_Abort_IT+0x24e>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	4a14      	ldr	r2, [pc, #80]	; (8009194 <HAL_DMA_Abort_IT+0x29c>)
 8009142:	4293      	cmp	r3, r2
 8009144:	d128      	bne.n	8009198 <HAL_DMA_Abort_IT+0x2a0>
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f022 0201 	bic.w	r2, r2, #1
 8009154:	601a      	str	r2, [r3, #0]
 8009156:	e027      	b.n	80091a8 <HAL_DMA_Abort_IT+0x2b0>
 8009158:	40020010 	.word	0x40020010
 800915c:	40020028 	.word	0x40020028
 8009160:	40020040 	.word	0x40020040
 8009164:	40020058 	.word	0x40020058
 8009168:	40020070 	.word	0x40020070
 800916c:	40020088 	.word	0x40020088
 8009170:	400200a0 	.word	0x400200a0
 8009174:	400200b8 	.word	0x400200b8
 8009178:	40020410 	.word	0x40020410
 800917c:	40020428 	.word	0x40020428
 8009180:	40020440 	.word	0x40020440
 8009184:	40020458 	.word	0x40020458
 8009188:	40020470 	.word	0x40020470
 800918c:	40020488 	.word	0x40020488
 8009190:	400204a0 	.word	0x400204a0
 8009194:	400204b8 	.word	0x400204b8
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	681a      	ldr	r2, [r3, #0]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f022 0201 	bic.w	r2, r2, #1
 80091a6:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a5c      	ldr	r2, [pc, #368]	; (8009320 <HAL_DMA_Abort_IT+0x428>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d072      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a5b      	ldr	r2, [pc, #364]	; (8009324 <HAL_DMA_Abort_IT+0x42c>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d06d      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a59      	ldr	r2, [pc, #356]	; (8009328 <HAL_DMA_Abort_IT+0x430>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d068      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a58      	ldr	r2, [pc, #352]	; (800932c <HAL_DMA_Abort_IT+0x434>)
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d063      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	4a56      	ldr	r2, [pc, #344]	; (8009330 <HAL_DMA_Abort_IT+0x438>)
 80091d6:	4293      	cmp	r3, r2
 80091d8:	d05e      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a55      	ldr	r2, [pc, #340]	; (8009334 <HAL_DMA_Abort_IT+0x43c>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d059      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	4a53      	ldr	r2, [pc, #332]	; (8009338 <HAL_DMA_Abort_IT+0x440>)
 80091ea:	4293      	cmp	r3, r2
 80091ec:	d054      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a52      	ldr	r2, [pc, #328]	; (800933c <HAL_DMA_Abort_IT+0x444>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d04f      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	4a50      	ldr	r2, [pc, #320]	; (8009340 <HAL_DMA_Abort_IT+0x448>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d04a      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	4a4f      	ldr	r2, [pc, #316]	; (8009344 <HAL_DMA_Abort_IT+0x44c>)
 8009208:	4293      	cmp	r3, r2
 800920a:	d045      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4a4d      	ldr	r2, [pc, #308]	; (8009348 <HAL_DMA_Abort_IT+0x450>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d040      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4a4c      	ldr	r2, [pc, #304]	; (800934c <HAL_DMA_Abort_IT+0x454>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d03b      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	4a4a      	ldr	r2, [pc, #296]	; (8009350 <HAL_DMA_Abort_IT+0x458>)
 8009226:	4293      	cmp	r3, r2
 8009228:	d036      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4a49      	ldr	r2, [pc, #292]	; (8009354 <HAL_DMA_Abort_IT+0x45c>)
 8009230:	4293      	cmp	r3, r2
 8009232:	d031      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	4a47      	ldr	r2, [pc, #284]	; (8009358 <HAL_DMA_Abort_IT+0x460>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d02c      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	4a46      	ldr	r2, [pc, #280]	; (800935c <HAL_DMA_Abort_IT+0x464>)
 8009244:	4293      	cmp	r3, r2
 8009246:	d027      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a44      	ldr	r2, [pc, #272]	; (8009360 <HAL_DMA_Abort_IT+0x468>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d022      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4a43      	ldr	r2, [pc, #268]	; (8009364 <HAL_DMA_Abort_IT+0x46c>)
 8009258:	4293      	cmp	r3, r2
 800925a:	d01d      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a41      	ldr	r2, [pc, #260]	; (8009368 <HAL_DMA_Abort_IT+0x470>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d018      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a40      	ldr	r2, [pc, #256]	; (800936c <HAL_DMA_Abort_IT+0x474>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d013      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a3e      	ldr	r2, [pc, #248]	; (8009370 <HAL_DMA_Abort_IT+0x478>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d00e      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a3d      	ldr	r2, [pc, #244]	; (8009374 <HAL_DMA_Abort_IT+0x47c>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d009      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a3b      	ldr	r2, [pc, #236]	; (8009378 <HAL_DMA_Abort_IT+0x480>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d004      	beq.n	8009298 <HAL_DMA_Abort_IT+0x3a0>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a3a      	ldr	r2, [pc, #232]	; (800937c <HAL_DMA_Abort_IT+0x484>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d101      	bne.n	800929c <HAL_DMA_Abort_IT+0x3a4>
 8009298:	2301      	movs	r3, #1
 800929a:	e000      	b.n	800929e <HAL_DMA_Abort_IT+0x3a6>
 800929c:	2300      	movs	r3, #0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d028      	beq.n	80092f4 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80092b0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092b6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80092bc:	f003 031f 	and.w	r3, r3, #31
 80092c0:	2201      	movs	r2, #1
 80092c2:	409a      	lsls	r2, r3
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80092cc:	687a      	ldr	r2, [r7, #4]
 80092ce:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80092d0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d00c      	beq.n	80092f4 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092de:	681a      	ldr	r2, [r3, #0]
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80092e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80092e8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092ee:	687a      	ldr	r2, [r7, #4]
 80092f0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80092f2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2201      	movs	r2, #1
 80092f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009308:	2b00      	cmp	r3, #0
 800930a:	d003      	beq.n	8009314 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	3710      	adds	r7, #16
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop
 8009320:	40020010 	.word	0x40020010
 8009324:	40020028 	.word	0x40020028
 8009328:	40020040 	.word	0x40020040
 800932c:	40020058 	.word	0x40020058
 8009330:	40020070 	.word	0x40020070
 8009334:	40020088 	.word	0x40020088
 8009338:	400200a0 	.word	0x400200a0
 800933c:	400200b8 	.word	0x400200b8
 8009340:	40020410 	.word	0x40020410
 8009344:	40020428 	.word	0x40020428
 8009348:	40020440 	.word	0x40020440
 800934c:	40020458 	.word	0x40020458
 8009350:	40020470 	.word	0x40020470
 8009354:	40020488 	.word	0x40020488
 8009358:	400204a0 	.word	0x400204a0
 800935c:	400204b8 	.word	0x400204b8
 8009360:	58025408 	.word	0x58025408
 8009364:	5802541c 	.word	0x5802541c
 8009368:	58025430 	.word	0x58025430
 800936c:	58025444 	.word	0x58025444
 8009370:	58025458 	.word	0x58025458
 8009374:	5802546c 	.word	0x5802546c
 8009378:	58025480 	.word	0x58025480
 800937c:	58025494 	.word	0x58025494

08009380 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b08a      	sub	sp, #40	; 0x28
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009388:	2300      	movs	r3, #0
 800938a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800938c:	4b67      	ldr	r3, [pc, #412]	; (800952c <HAL_DMA_IRQHandler+0x1ac>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a67      	ldr	r2, [pc, #412]	; (8009530 <HAL_DMA_IRQHandler+0x1b0>)
 8009392:	fba2 2303 	umull	r2, r3, r2, r3
 8009396:	0a9b      	lsrs	r3, r3, #10
 8009398:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800939e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093a4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80093a6:	6a3b      	ldr	r3, [r7, #32]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a5f      	ldr	r2, [pc, #380]	; (8009534 <HAL_DMA_IRQHandler+0x1b4>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d04a      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	4a5d      	ldr	r2, [pc, #372]	; (8009538 <HAL_DMA_IRQHandler+0x1b8>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d045      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4a5c      	ldr	r2, [pc, #368]	; (800953c <HAL_DMA_IRQHandler+0x1bc>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d040      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	4a5a      	ldr	r2, [pc, #360]	; (8009540 <HAL_DMA_IRQHandler+0x1c0>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d03b      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a59      	ldr	r2, [pc, #356]	; (8009544 <HAL_DMA_IRQHandler+0x1c4>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d036      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a57      	ldr	r2, [pc, #348]	; (8009548 <HAL_DMA_IRQHandler+0x1c8>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d031      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	4a56      	ldr	r2, [pc, #344]	; (800954c <HAL_DMA_IRQHandler+0x1cc>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d02c      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a54      	ldr	r2, [pc, #336]	; (8009550 <HAL_DMA_IRQHandler+0x1d0>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d027      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a53      	ldr	r2, [pc, #332]	; (8009554 <HAL_DMA_IRQHandler+0x1d4>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d022      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a51      	ldr	r2, [pc, #324]	; (8009558 <HAL_DMA_IRQHandler+0x1d8>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d01d      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4a50      	ldr	r2, [pc, #320]	; (800955c <HAL_DMA_IRQHandler+0x1dc>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d018      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a4e      	ldr	r2, [pc, #312]	; (8009560 <HAL_DMA_IRQHandler+0x1e0>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d013      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a4d      	ldr	r2, [pc, #308]	; (8009564 <HAL_DMA_IRQHandler+0x1e4>)
 8009430:	4293      	cmp	r3, r2
 8009432:	d00e      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4a4b      	ldr	r2, [pc, #300]	; (8009568 <HAL_DMA_IRQHandler+0x1e8>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d009      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a4a      	ldr	r2, [pc, #296]	; (800956c <HAL_DMA_IRQHandler+0x1ec>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d004      	beq.n	8009452 <HAL_DMA_IRQHandler+0xd2>
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a48      	ldr	r2, [pc, #288]	; (8009570 <HAL_DMA_IRQHandler+0x1f0>)
 800944e:	4293      	cmp	r3, r2
 8009450:	d101      	bne.n	8009456 <HAL_DMA_IRQHandler+0xd6>
 8009452:	2301      	movs	r3, #1
 8009454:	e000      	b.n	8009458 <HAL_DMA_IRQHandler+0xd8>
 8009456:	2300      	movs	r3, #0
 8009458:	2b00      	cmp	r3, #0
 800945a:	f000 842b 	beq.w	8009cb4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009462:	f003 031f 	and.w	r3, r3, #31
 8009466:	2208      	movs	r2, #8
 8009468:	409a      	lsls	r2, r3
 800946a:	69bb      	ldr	r3, [r7, #24]
 800946c:	4013      	ands	r3, r2
 800946e:	2b00      	cmp	r3, #0
 8009470:	f000 80a2 	beq.w	80095b8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	4a2e      	ldr	r2, [pc, #184]	; (8009534 <HAL_DMA_IRQHandler+0x1b4>)
 800947a:	4293      	cmp	r3, r2
 800947c:	d04a      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	4a2d      	ldr	r2, [pc, #180]	; (8009538 <HAL_DMA_IRQHandler+0x1b8>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d045      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	4a2b      	ldr	r2, [pc, #172]	; (800953c <HAL_DMA_IRQHandler+0x1bc>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d040      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	4a2a      	ldr	r2, [pc, #168]	; (8009540 <HAL_DMA_IRQHandler+0x1c0>)
 8009498:	4293      	cmp	r3, r2
 800949a:	d03b      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a28      	ldr	r2, [pc, #160]	; (8009544 <HAL_DMA_IRQHandler+0x1c4>)
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d036      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	4a27      	ldr	r2, [pc, #156]	; (8009548 <HAL_DMA_IRQHandler+0x1c8>)
 80094ac:	4293      	cmp	r3, r2
 80094ae:	d031      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	4a25      	ldr	r2, [pc, #148]	; (800954c <HAL_DMA_IRQHandler+0x1cc>)
 80094b6:	4293      	cmp	r3, r2
 80094b8:	d02c      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4a24      	ldr	r2, [pc, #144]	; (8009550 <HAL_DMA_IRQHandler+0x1d0>)
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d027      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a22      	ldr	r2, [pc, #136]	; (8009554 <HAL_DMA_IRQHandler+0x1d4>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d022      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	4a21      	ldr	r2, [pc, #132]	; (8009558 <HAL_DMA_IRQHandler+0x1d8>)
 80094d4:	4293      	cmp	r3, r2
 80094d6:	d01d      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	4a1f      	ldr	r2, [pc, #124]	; (800955c <HAL_DMA_IRQHandler+0x1dc>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d018      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a1e      	ldr	r2, [pc, #120]	; (8009560 <HAL_DMA_IRQHandler+0x1e0>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d013      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a1c      	ldr	r2, [pc, #112]	; (8009564 <HAL_DMA_IRQHandler+0x1e4>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d00e      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a1b      	ldr	r2, [pc, #108]	; (8009568 <HAL_DMA_IRQHandler+0x1e8>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d009      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a19      	ldr	r2, [pc, #100]	; (800956c <HAL_DMA_IRQHandler+0x1ec>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d004      	beq.n	8009514 <HAL_DMA_IRQHandler+0x194>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a18      	ldr	r2, [pc, #96]	; (8009570 <HAL_DMA_IRQHandler+0x1f0>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d12f      	bne.n	8009574 <HAL_DMA_IRQHandler+0x1f4>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	f003 0304 	and.w	r3, r3, #4
 800951e:	2b00      	cmp	r3, #0
 8009520:	bf14      	ite	ne
 8009522:	2301      	movne	r3, #1
 8009524:	2300      	moveq	r3, #0
 8009526:	b2db      	uxtb	r3, r3
 8009528:	e02e      	b.n	8009588 <HAL_DMA_IRQHandler+0x208>
 800952a:	bf00      	nop
 800952c:	24000148 	.word	0x24000148
 8009530:	1b4e81b5 	.word	0x1b4e81b5
 8009534:	40020010 	.word	0x40020010
 8009538:	40020028 	.word	0x40020028
 800953c:	40020040 	.word	0x40020040
 8009540:	40020058 	.word	0x40020058
 8009544:	40020070 	.word	0x40020070
 8009548:	40020088 	.word	0x40020088
 800954c:	400200a0 	.word	0x400200a0
 8009550:	400200b8 	.word	0x400200b8
 8009554:	40020410 	.word	0x40020410
 8009558:	40020428 	.word	0x40020428
 800955c:	40020440 	.word	0x40020440
 8009560:	40020458 	.word	0x40020458
 8009564:	40020470 	.word	0x40020470
 8009568:	40020488 	.word	0x40020488
 800956c:	400204a0 	.word	0x400204a0
 8009570:	400204b8 	.word	0x400204b8
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f003 0308 	and.w	r3, r3, #8
 800957e:	2b00      	cmp	r3, #0
 8009580:	bf14      	ite	ne
 8009582:	2301      	movne	r3, #1
 8009584:	2300      	moveq	r3, #0
 8009586:	b2db      	uxtb	r3, r3
 8009588:	2b00      	cmp	r3, #0
 800958a:	d015      	beq.n	80095b8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	681a      	ldr	r2, [r3, #0]
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f022 0204 	bic.w	r2, r2, #4
 800959a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095a0:	f003 031f 	and.w	r3, r3, #31
 80095a4:	2208      	movs	r2, #8
 80095a6:	409a      	lsls	r2, r3
 80095a8:	6a3b      	ldr	r3, [r7, #32]
 80095aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095b0:	f043 0201 	orr.w	r2, r3, #1
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095bc:	f003 031f 	and.w	r3, r3, #31
 80095c0:	69ba      	ldr	r2, [r7, #24]
 80095c2:	fa22 f303 	lsr.w	r3, r2, r3
 80095c6:	f003 0301 	and.w	r3, r3, #1
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d06e      	beq.n	80096ac <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a69      	ldr	r2, [pc, #420]	; (8009778 <HAL_DMA_IRQHandler+0x3f8>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d04a      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4a67      	ldr	r2, [pc, #412]	; (800977c <HAL_DMA_IRQHandler+0x3fc>)
 80095de:	4293      	cmp	r3, r2
 80095e0:	d045      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a66      	ldr	r2, [pc, #408]	; (8009780 <HAL_DMA_IRQHandler+0x400>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d040      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a64      	ldr	r2, [pc, #400]	; (8009784 <HAL_DMA_IRQHandler+0x404>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d03b      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a63      	ldr	r2, [pc, #396]	; (8009788 <HAL_DMA_IRQHandler+0x408>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d036      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	4a61      	ldr	r2, [pc, #388]	; (800978c <HAL_DMA_IRQHandler+0x40c>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d031      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a60      	ldr	r2, [pc, #384]	; (8009790 <HAL_DMA_IRQHandler+0x410>)
 8009610:	4293      	cmp	r3, r2
 8009612:	d02c      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a5e      	ldr	r2, [pc, #376]	; (8009794 <HAL_DMA_IRQHandler+0x414>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d027      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a5d      	ldr	r2, [pc, #372]	; (8009798 <HAL_DMA_IRQHandler+0x418>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d022      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	4a5b      	ldr	r2, [pc, #364]	; (800979c <HAL_DMA_IRQHandler+0x41c>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d01d      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a5a      	ldr	r2, [pc, #360]	; (80097a0 <HAL_DMA_IRQHandler+0x420>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d018      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a58      	ldr	r2, [pc, #352]	; (80097a4 <HAL_DMA_IRQHandler+0x424>)
 8009642:	4293      	cmp	r3, r2
 8009644:	d013      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	4a57      	ldr	r2, [pc, #348]	; (80097a8 <HAL_DMA_IRQHandler+0x428>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d00e      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	4a55      	ldr	r2, [pc, #340]	; (80097ac <HAL_DMA_IRQHandler+0x42c>)
 8009656:	4293      	cmp	r3, r2
 8009658:	d009      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	4a54      	ldr	r2, [pc, #336]	; (80097b0 <HAL_DMA_IRQHandler+0x430>)
 8009660:	4293      	cmp	r3, r2
 8009662:	d004      	beq.n	800966e <HAL_DMA_IRQHandler+0x2ee>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	4a52      	ldr	r2, [pc, #328]	; (80097b4 <HAL_DMA_IRQHandler+0x434>)
 800966a:	4293      	cmp	r3, r2
 800966c:	d10a      	bne.n	8009684 <HAL_DMA_IRQHandler+0x304>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	695b      	ldr	r3, [r3, #20]
 8009674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009678:	2b00      	cmp	r3, #0
 800967a:	bf14      	ite	ne
 800967c:	2301      	movne	r3, #1
 800967e:	2300      	moveq	r3, #0
 8009680:	b2db      	uxtb	r3, r3
 8009682:	e003      	b.n	800968c <HAL_DMA_IRQHandler+0x30c>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	2300      	movs	r3, #0
 800968c:	2b00      	cmp	r3, #0
 800968e:	d00d      	beq.n	80096ac <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009694:	f003 031f 	and.w	r3, r3, #31
 8009698:	2201      	movs	r2, #1
 800969a:	409a      	lsls	r2, r3
 800969c:	6a3b      	ldr	r3, [r7, #32]
 800969e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096a4:	f043 0202 	orr.w	r2, r3, #2
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80096b0:	f003 031f 	and.w	r3, r3, #31
 80096b4:	2204      	movs	r2, #4
 80096b6:	409a      	lsls	r2, r3
 80096b8:	69bb      	ldr	r3, [r7, #24]
 80096ba:	4013      	ands	r3, r2
 80096bc:	2b00      	cmp	r3, #0
 80096be:	f000 808f 	beq.w	80097e0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a2c      	ldr	r2, [pc, #176]	; (8009778 <HAL_DMA_IRQHandler+0x3f8>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d04a      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a2a      	ldr	r2, [pc, #168]	; (800977c <HAL_DMA_IRQHandler+0x3fc>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d045      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a29      	ldr	r2, [pc, #164]	; (8009780 <HAL_DMA_IRQHandler+0x400>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d040      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a27      	ldr	r2, [pc, #156]	; (8009784 <HAL_DMA_IRQHandler+0x404>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d03b      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a26      	ldr	r2, [pc, #152]	; (8009788 <HAL_DMA_IRQHandler+0x408>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d036      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a24      	ldr	r2, [pc, #144]	; (800978c <HAL_DMA_IRQHandler+0x40c>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d031      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a23      	ldr	r2, [pc, #140]	; (8009790 <HAL_DMA_IRQHandler+0x410>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d02c      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	4a21      	ldr	r2, [pc, #132]	; (8009794 <HAL_DMA_IRQHandler+0x414>)
 800970e:	4293      	cmp	r3, r2
 8009710:	d027      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a20      	ldr	r2, [pc, #128]	; (8009798 <HAL_DMA_IRQHandler+0x418>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d022      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	4a1e      	ldr	r2, [pc, #120]	; (800979c <HAL_DMA_IRQHandler+0x41c>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d01d      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	4a1d      	ldr	r2, [pc, #116]	; (80097a0 <HAL_DMA_IRQHandler+0x420>)
 800972c:	4293      	cmp	r3, r2
 800972e:	d018      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a1b      	ldr	r2, [pc, #108]	; (80097a4 <HAL_DMA_IRQHandler+0x424>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d013      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4a1a      	ldr	r2, [pc, #104]	; (80097a8 <HAL_DMA_IRQHandler+0x428>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d00e      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a18      	ldr	r2, [pc, #96]	; (80097ac <HAL_DMA_IRQHandler+0x42c>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d009      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a17      	ldr	r2, [pc, #92]	; (80097b0 <HAL_DMA_IRQHandler+0x430>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d004      	beq.n	8009762 <HAL_DMA_IRQHandler+0x3e2>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a15      	ldr	r2, [pc, #84]	; (80097b4 <HAL_DMA_IRQHandler+0x434>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d12a      	bne.n	80097b8 <HAL_DMA_IRQHandler+0x438>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f003 0302 	and.w	r3, r3, #2
 800976c:	2b00      	cmp	r3, #0
 800976e:	bf14      	ite	ne
 8009770:	2301      	movne	r3, #1
 8009772:	2300      	moveq	r3, #0
 8009774:	b2db      	uxtb	r3, r3
 8009776:	e023      	b.n	80097c0 <HAL_DMA_IRQHandler+0x440>
 8009778:	40020010 	.word	0x40020010
 800977c:	40020028 	.word	0x40020028
 8009780:	40020040 	.word	0x40020040
 8009784:	40020058 	.word	0x40020058
 8009788:	40020070 	.word	0x40020070
 800978c:	40020088 	.word	0x40020088
 8009790:	400200a0 	.word	0x400200a0
 8009794:	400200b8 	.word	0x400200b8
 8009798:	40020410 	.word	0x40020410
 800979c:	40020428 	.word	0x40020428
 80097a0:	40020440 	.word	0x40020440
 80097a4:	40020458 	.word	0x40020458
 80097a8:	40020470 	.word	0x40020470
 80097ac:	40020488 	.word	0x40020488
 80097b0:	400204a0 	.word	0x400204a0
 80097b4:	400204b8 	.word	0x400204b8
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2300      	movs	r3, #0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d00d      	beq.n	80097e0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097c8:	f003 031f 	and.w	r3, r3, #31
 80097cc:	2204      	movs	r2, #4
 80097ce:	409a      	lsls	r2, r3
 80097d0:	6a3b      	ldr	r3, [r7, #32]
 80097d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097d8:	f043 0204 	orr.w	r2, r3, #4
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80097e4:	f003 031f 	and.w	r3, r3, #31
 80097e8:	2210      	movs	r2, #16
 80097ea:	409a      	lsls	r2, r3
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	4013      	ands	r3, r2
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f000 80a6 	beq.w	8009942 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a85      	ldr	r2, [pc, #532]	; (8009a10 <HAL_DMA_IRQHandler+0x690>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d04a      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a83      	ldr	r2, [pc, #524]	; (8009a14 <HAL_DMA_IRQHandler+0x694>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d045      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a82      	ldr	r2, [pc, #520]	; (8009a18 <HAL_DMA_IRQHandler+0x698>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d040      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a80      	ldr	r2, [pc, #512]	; (8009a1c <HAL_DMA_IRQHandler+0x69c>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d03b      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a7f      	ldr	r2, [pc, #508]	; (8009a20 <HAL_DMA_IRQHandler+0x6a0>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d036      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a7d      	ldr	r2, [pc, #500]	; (8009a24 <HAL_DMA_IRQHandler+0x6a4>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d031      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a7c      	ldr	r2, [pc, #496]	; (8009a28 <HAL_DMA_IRQHandler+0x6a8>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d02c      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	4a7a      	ldr	r2, [pc, #488]	; (8009a2c <HAL_DMA_IRQHandler+0x6ac>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d027      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	4a79      	ldr	r2, [pc, #484]	; (8009a30 <HAL_DMA_IRQHandler+0x6b0>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d022      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	4a77      	ldr	r2, [pc, #476]	; (8009a34 <HAL_DMA_IRQHandler+0x6b4>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d01d      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	4a76      	ldr	r2, [pc, #472]	; (8009a38 <HAL_DMA_IRQHandler+0x6b8>)
 8009860:	4293      	cmp	r3, r2
 8009862:	d018      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	4a74      	ldr	r2, [pc, #464]	; (8009a3c <HAL_DMA_IRQHandler+0x6bc>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d013      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	4a73      	ldr	r2, [pc, #460]	; (8009a40 <HAL_DMA_IRQHandler+0x6c0>)
 8009874:	4293      	cmp	r3, r2
 8009876:	d00e      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4a71      	ldr	r2, [pc, #452]	; (8009a44 <HAL_DMA_IRQHandler+0x6c4>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d009      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a70      	ldr	r2, [pc, #448]	; (8009a48 <HAL_DMA_IRQHandler+0x6c8>)
 8009888:	4293      	cmp	r3, r2
 800988a:	d004      	beq.n	8009896 <HAL_DMA_IRQHandler+0x516>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a6e      	ldr	r2, [pc, #440]	; (8009a4c <HAL_DMA_IRQHandler+0x6cc>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d10a      	bne.n	80098ac <HAL_DMA_IRQHandler+0x52c>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	f003 0308 	and.w	r3, r3, #8
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	bf14      	ite	ne
 80098a4:	2301      	movne	r3, #1
 80098a6:	2300      	moveq	r3, #0
 80098a8:	b2db      	uxtb	r3, r3
 80098aa:	e009      	b.n	80098c0 <HAL_DMA_IRQHandler+0x540>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	f003 0304 	and.w	r3, r3, #4
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	bf14      	ite	ne
 80098ba:	2301      	movne	r3, #1
 80098bc:	2300      	moveq	r3, #0
 80098be:	b2db      	uxtb	r3, r3
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d03e      	beq.n	8009942 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80098c8:	f003 031f 	and.w	r3, r3, #31
 80098cc:	2210      	movs	r2, #16
 80098ce:	409a      	lsls	r2, r3
 80098d0:	6a3b      	ldr	r3, [r7, #32]
 80098d2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d018      	beq.n	8009914 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d108      	bne.n	8009902 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d024      	beq.n	8009942 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	4798      	blx	r3
 8009900:	e01f      	b.n	8009942 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009906:	2b00      	cmp	r3, #0
 8009908:	d01b      	beq.n	8009942 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	4798      	blx	r3
 8009912:	e016      	b.n	8009942 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800991e:	2b00      	cmp	r3, #0
 8009920:	d107      	bne.n	8009932 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f022 0208 	bic.w	r2, r2, #8
 8009930:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009936:	2b00      	cmp	r3, #0
 8009938:	d003      	beq.n	8009942 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800993e:	6878      	ldr	r0, [r7, #4]
 8009940:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009946:	f003 031f 	and.w	r3, r3, #31
 800994a:	2220      	movs	r2, #32
 800994c:	409a      	lsls	r2, r3
 800994e:	69bb      	ldr	r3, [r7, #24]
 8009950:	4013      	ands	r3, r2
 8009952:	2b00      	cmp	r3, #0
 8009954:	f000 8110 	beq.w	8009b78 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4a2c      	ldr	r2, [pc, #176]	; (8009a10 <HAL_DMA_IRQHandler+0x690>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d04a      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a2b      	ldr	r2, [pc, #172]	; (8009a14 <HAL_DMA_IRQHandler+0x694>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d045      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a29      	ldr	r2, [pc, #164]	; (8009a18 <HAL_DMA_IRQHandler+0x698>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d040      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a28      	ldr	r2, [pc, #160]	; (8009a1c <HAL_DMA_IRQHandler+0x69c>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d03b      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4a26      	ldr	r2, [pc, #152]	; (8009a20 <HAL_DMA_IRQHandler+0x6a0>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d036      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a25      	ldr	r2, [pc, #148]	; (8009a24 <HAL_DMA_IRQHandler+0x6a4>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d031      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a23      	ldr	r2, [pc, #140]	; (8009a28 <HAL_DMA_IRQHandler+0x6a8>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d02c      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a22      	ldr	r2, [pc, #136]	; (8009a2c <HAL_DMA_IRQHandler+0x6ac>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d027      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a20      	ldr	r2, [pc, #128]	; (8009a30 <HAL_DMA_IRQHandler+0x6b0>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d022      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a1f      	ldr	r2, [pc, #124]	; (8009a34 <HAL_DMA_IRQHandler+0x6b4>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d01d      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a1d      	ldr	r2, [pc, #116]	; (8009a38 <HAL_DMA_IRQHandler+0x6b8>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d018      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a1c      	ldr	r2, [pc, #112]	; (8009a3c <HAL_DMA_IRQHandler+0x6bc>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d013      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a1a      	ldr	r2, [pc, #104]	; (8009a40 <HAL_DMA_IRQHandler+0x6c0>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d00e      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a19      	ldr	r2, [pc, #100]	; (8009a44 <HAL_DMA_IRQHandler+0x6c4>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d009      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a17      	ldr	r2, [pc, #92]	; (8009a48 <HAL_DMA_IRQHandler+0x6c8>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d004      	beq.n	80099f8 <HAL_DMA_IRQHandler+0x678>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a16      	ldr	r2, [pc, #88]	; (8009a4c <HAL_DMA_IRQHandler+0x6cc>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d12b      	bne.n	8009a50 <HAL_DMA_IRQHandler+0x6d0>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f003 0310 	and.w	r3, r3, #16
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	bf14      	ite	ne
 8009a06:	2301      	movne	r3, #1
 8009a08:	2300      	moveq	r3, #0
 8009a0a:	b2db      	uxtb	r3, r3
 8009a0c:	e02a      	b.n	8009a64 <HAL_DMA_IRQHandler+0x6e4>
 8009a0e:	bf00      	nop
 8009a10:	40020010 	.word	0x40020010
 8009a14:	40020028 	.word	0x40020028
 8009a18:	40020040 	.word	0x40020040
 8009a1c:	40020058 	.word	0x40020058
 8009a20:	40020070 	.word	0x40020070
 8009a24:	40020088 	.word	0x40020088
 8009a28:	400200a0 	.word	0x400200a0
 8009a2c:	400200b8 	.word	0x400200b8
 8009a30:	40020410 	.word	0x40020410
 8009a34:	40020428 	.word	0x40020428
 8009a38:	40020440 	.word	0x40020440
 8009a3c:	40020458 	.word	0x40020458
 8009a40:	40020470 	.word	0x40020470
 8009a44:	40020488 	.word	0x40020488
 8009a48:	400204a0 	.word	0x400204a0
 8009a4c:	400204b8 	.word	0x400204b8
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f003 0302 	and.w	r3, r3, #2
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	bf14      	ite	ne
 8009a5e:	2301      	movne	r3, #1
 8009a60:	2300      	moveq	r3, #0
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 8087 	beq.w	8009b78 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009a6e:	f003 031f 	and.w	r3, r3, #31
 8009a72:	2220      	movs	r2, #32
 8009a74:	409a      	lsls	r2, r3
 8009a76:	6a3b      	ldr	r3, [r7, #32]
 8009a78:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009a80:	b2db      	uxtb	r3, r3
 8009a82:	2b04      	cmp	r3, #4
 8009a84:	d139      	bne.n	8009afa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f022 0216 	bic.w	r2, r2, #22
 8009a94:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	695a      	ldr	r2, [r3, #20]
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009aa4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d103      	bne.n	8009ab6 <HAL_DMA_IRQHandler+0x736>
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d007      	beq.n	8009ac6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f022 0208 	bic.w	r2, r2, #8
 8009ac4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009aca:	f003 031f 	and.w	r3, r3, #31
 8009ace:	223f      	movs	r2, #63	; 0x3f
 8009ad0:	409a      	lsls	r2, r3
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2201      	movs	r2, #1
 8009ada:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2200      	movs	r2, #0
 8009ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	f000 834a 	beq.w	800a184 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	4798      	blx	r3
          }
          return;
 8009af8:	e344      	b.n	800a184 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d018      	beq.n	8009b3a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d108      	bne.n	8009b28 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d02c      	beq.n	8009b78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	4798      	blx	r3
 8009b26:	e027      	b.n	8009b78 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d023      	beq.n	8009b78 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b34:	6878      	ldr	r0, [r7, #4]
 8009b36:	4798      	blx	r3
 8009b38:	e01e      	b.n	8009b78 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d10f      	bne.n	8009b68 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	681a      	ldr	r2, [r3, #0]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f022 0210 	bic.w	r2, r2, #16
 8009b56:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2200      	movs	r2, #0
 8009b64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d003      	beq.n	8009b78 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	f000 8306 	beq.w	800a18e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b86:	f003 0301 	and.w	r3, r3, #1
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	f000 8088 	beq.w	8009ca0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2204      	movs	r2, #4
 8009b94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	4a7a      	ldr	r2, [pc, #488]	; (8009d88 <HAL_DMA_IRQHandler+0xa08>)
 8009b9e:	4293      	cmp	r3, r2
 8009ba0:	d04a      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a79      	ldr	r2, [pc, #484]	; (8009d8c <HAL_DMA_IRQHandler+0xa0c>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d045      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	4a77      	ldr	r2, [pc, #476]	; (8009d90 <HAL_DMA_IRQHandler+0xa10>)
 8009bb2:	4293      	cmp	r3, r2
 8009bb4:	d040      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4a76      	ldr	r2, [pc, #472]	; (8009d94 <HAL_DMA_IRQHandler+0xa14>)
 8009bbc:	4293      	cmp	r3, r2
 8009bbe:	d03b      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	4a74      	ldr	r2, [pc, #464]	; (8009d98 <HAL_DMA_IRQHandler+0xa18>)
 8009bc6:	4293      	cmp	r3, r2
 8009bc8:	d036      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	4a73      	ldr	r2, [pc, #460]	; (8009d9c <HAL_DMA_IRQHandler+0xa1c>)
 8009bd0:	4293      	cmp	r3, r2
 8009bd2:	d031      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a71      	ldr	r2, [pc, #452]	; (8009da0 <HAL_DMA_IRQHandler+0xa20>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d02c      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4a70      	ldr	r2, [pc, #448]	; (8009da4 <HAL_DMA_IRQHandler+0xa24>)
 8009be4:	4293      	cmp	r3, r2
 8009be6:	d027      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	4a6e      	ldr	r2, [pc, #440]	; (8009da8 <HAL_DMA_IRQHandler+0xa28>)
 8009bee:	4293      	cmp	r3, r2
 8009bf0:	d022      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a6d      	ldr	r2, [pc, #436]	; (8009dac <HAL_DMA_IRQHandler+0xa2c>)
 8009bf8:	4293      	cmp	r3, r2
 8009bfa:	d01d      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	4a6b      	ldr	r2, [pc, #428]	; (8009db0 <HAL_DMA_IRQHandler+0xa30>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d018      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a6a      	ldr	r2, [pc, #424]	; (8009db4 <HAL_DMA_IRQHandler+0xa34>)
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d013      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	4a68      	ldr	r2, [pc, #416]	; (8009db8 <HAL_DMA_IRQHandler+0xa38>)
 8009c16:	4293      	cmp	r3, r2
 8009c18:	d00e      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	4a67      	ldr	r2, [pc, #412]	; (8009dbc <HAL_DMA_IRQHandler+0xa3c>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d009      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a65      	ldr	r2, [pc, #404]	; (8009dc0 <HAL_DMA_IRQHandler+0xa40>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d004      	beq.n	8009c38 <HAL_DMA_IRQHandler+0x8b8>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4a64      	ldr	r2, [pc, #400]	; (8009dc4 <HAL_DMA_IRQHandler+0xa44>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d108      	bne.n	8009c4a <HAL_DMA_IRQHandler+0x8ca>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	681a      	ldr	r2, [r3, #0]
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f022 0201 	bic.w	r2, r2, #1
 8009c46:	601a      	str	r2, [r3, #0]
 8009c48:	e007      	b.n	8009c5a <HAL_DMA_IRQHandler+0x8da>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f022 0201 	bic.w	r2, r2, #1
 8009c58:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	3301      	adds	r3, #1
 8009c5e:	60fb      	str	r3, [r7, #12]
 8009c60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d307      	bcc.n	8009c76 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f003 0301 	and.w	r3, r3, #1
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d1f2      	bne.n	8009c5a <HAL_DMA_IRQHandler+0x8da>
 8009c74:	e000      	b.n	8009c78 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009c76:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d004      	beq.n	8009c90 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2203      	movs	r2, #3
 8009c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8009c8e:	e003      	b.n	8009c98 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	f000 8272 	beq.w	800a18e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	4798      	blx	r3
 8009cb2:	e26c      	b.n	800a18e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a43      	ldr	r2, [pc, #268]	; (8009dc8 <HAL_DMA_IRQHandler+0xa48>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d022      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x984>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4a42      	ldr	r2, [pc, #264]	; (8009dcc <HAL_DMA_IRQHandler+0xa4c>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d01d      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x984>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a40      	ldr	r2, [pc, #256]	; (8009dd0 <HAL_DMA_IRQHandler+0xa50>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d018      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x984>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a3f      	ldr	r2, [pc, #252]	; (8009dd4 <HAL_DMA_IRQHandler+0xa54>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d013      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x984>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a3d      	ldr	r2, [pc, #244]	; (8009dd8 <HAL_DMA_IRQHandler+0xa58>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d00e      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x984>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a3c      	ldr	r2, [pc, #240]	; (8009ddc <HAL_DMA_IRQHandler+0xa5c>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d009      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x984>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a3a      	ldr	r2, [pc, #232]	; (8009de0 <HAL_DMA_IRQHandler+0xa60>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d004      	beq.n	8009d04 <HAL_DMA_IRQHandler+0x984>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a39      	ldr	r2, [pc, #228]	; (8009de4 <HAL_DMA_IRQHandler+0xa64>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d101      	bne.n	8009d08 <HAL_DMA_IRQHandler+0x988>
 8009d04:	2301      	movs	r3, #1
 8009d06:	e000      	b.n	8009d0a <HAL_DMA_IRQHandler+0x98a>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f000 823f 	beq.w	800a18e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d1c:	f003 031f 	and.w	r3, r3, #31
 8009d20:	2204      	movs	r2, #4
 8009d22:	409a      	lsls	r2, r3
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	4013      	ands	r3, r2
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	f000 80cd 	beq.w	8009ec8 <HAL_DMA_IRQHandler+0xb48>
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	f003 0304 	and.w	r3, r3, #4
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	f000 80c7 	beq.w	8009ec8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d3e:	f003 031f 	and.w	r3, r3, #31
 8009d42:	2204      	movs	r2, #4
 8009d44:	409a      	lsls	r2, r3
 8009d46:	69fb      	ldr	r3, [r7, #28]
 8009d48:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d049      	beq.n	8009de8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d109      	bne.n	8009d72 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	f000 8210 	beq.w	800a188 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d70:	e20a      	b.n	800a188 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f000 8206 	beq.w	800a188 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009d84:	e200      	b.n	800a188 <HAL_DMA_IRQHandler+0xe08>
 8009d86:	bf00      	nop
 8009d88:	40020010 	.word	0x40020010
 8009d8c:	40020028 	.word	0x40020028
 8009d90:	40020040 	.word	0x40020040
 8009d94:	40020058 	.word	0x40020058
 8009d98:	40020070 	.word	0x40020070
 8009d9c:	40020088 	.word	0x40020088
 8009da0:	400200a0 	.word	0x400200a0
 8009da4:	400200b8 	.word	0x400200b8
 8009da8:	40020410 	.word	0x40020410
 8009dac:	40020428 	.word	0x40020428
 8009db0:	40020440 	.word	0x40020440
 8009db4:	40020458 	.word	0x40020458
 8009db8:	40020470 	.word	0x40020470
 8009dbc:	40020488 	.word	0x40020488
 8009dc0:	400204a0 	.word	0x400204a0
 8009dc4:	400204b8 	.word	0x400204b8
 8009dc8:	58025408 	.word	0x58025408
 8009dcc:	5802541c 	.word	0x5802541c
 8009dd0:	58025430 	.word	0x58025430
 8009dd4:	58025444 	.word	0x58025444
 8009dd8:	58025458 	.word	0x58025458
 8009ddc:	5802546c 	.word	0x5802546c
 8009de0:	58025480 	.word	0x58025480
 8009de4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	f003 0320 	and.w	r3, r3, #32
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d160      	bne.n	8009eb4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a8c      	ldr	r2, [pc, #560]	; (800a028 <HAL_DMA_IRQHandler+0xca8>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d04a      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a8a      	ldr	r2, [pc, #552]	; (800a02c <HAL_DMA_IRQHandler+0xcac>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d045      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a89      	ldr	r2, [pc, #548]	; (800a030 <HAL_DMA_IRQHandler+0xcb0>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d040      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a87      	ldr	r2, [pc, #540]	; (800a034 <HAL_DMA_IRQHandler+0xcb4>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d03b      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a86      	ldr	r2, [pc, #536]	; (800a038 <HAL_DMA_IRQHandler+0xcb8>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d036      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a84      	ldr	r2, [pc, #528]	; (800a03c <HAL_DMA_IRQHandler+0xcbc>)
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d031      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a83      	ldr	r2, [pc, #524]	; (800a040 <HAL_DMA_IRQHandler+0xcc0>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d02c      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a81      	ldr	r2, [pc, #516]	; (800a044 <HAL_DMA_IRQHandler+0xcc4>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d027      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	4a80      	ldr	r2, [pc, #512]	; (800a048 <HAL_DMA_IRQHandler+0xcc8>)
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d022      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a7e      	ldr	r2, [pc, #504]	; (800a04c <HAL_DMA_IRQHandler+0xccc>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d01d      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a7d      	ldr	r2, [pc, #500]	; (800a050 <HAL_DMA_IRQHandler+0xcd0>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d018      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4a7b      	ldr	r2, [pc, #492]	; (800a054 <HAL_DMA_IRQHandler+0xcd4>)
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d013      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4a7a      	ldr	r2, [pc, #488]	; (800a058 <HAL_DMA_IRQHandler+0xcd8>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d00e      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	4a78      	ldr	r2, [pc, #480]	; (800a05c <HAL_DMA_IRQHandler+0xcdc>)
 8009e7a:	4293      	cmp	r3, r2
 8009e7c:	d009      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	4a77      	ldr	r2, [pc, #476]	; (800a060 <HAL_DMA_IRQHandler+0xce0>)
 8009e84:	4293      	cmp	r3, r2
 8009e86:	d004      	beq.n	8009e92 <HAL_DMA_IRQHandler+0xb12>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4a75      	ldr	r2, [pc, #468]	; (800a064 <HAL_DMA_IRQHandler+0xce4>)
 8009e8e:	4293      	cmp	r3, r2
 8009e90:	d108      	bne.n	8009ea4 <HAL_DMA_IRQHandler+0xb24>
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f022 0208 	bic.w	r2, r2, #8
 8009ea0:	601a      	str	r2, [r3, #0]
 8009ea2:	e007      	b.n	8009eb4 <HAL_DMA_IRQHandler+0xb34>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f022 0204 	bic.w	r2, r2, #4
 8009eb2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	f000 8165 	beq.w	800a188 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009ec6:	e15f      	b.n	800a188 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ecc:	f003 031f 	and.w	r3, r3, #31
 8009ed0:	2202      	movs	r2, #2
 8009ed2:	409a      	lsls	r2, r3
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	4013      	ands	r3, r2
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	f000 80c5 	beq.w	800a068 <HAL_DMA_IRQHandler+0xce8>
 8009ede:	693b      	ldr	r3, [r7, #16]
 8009ee0:	f003 0302 	and.w	r3, r3, #2
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	f000 80bf 	beq.w	800a068 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009eee:	f003 031f 	and.w	r3, r3, #31
 8009ef2:	2202      	movs	r2, #2
 8009ef4:	409a      	lsls	r2, r3
 8009ef6:	69fb      	ldr	r3, [r7, #28]
 8009ef8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d018      	beq.n	8009f36 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d109      	bne.n	8009f22 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f000 813a 	beq.w	800a18c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009f20:	e134      	b.n	800a18c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	f000 8130 	beq.w	800a18c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009f34:	e12a      	b.n	800a18c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009f36:	693b      	ldr	r3, [r7, #16]
 8009f38:	f003 0320 	and.w	r3, r3, #32
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d168      	bne.n	800a012 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a38      	ldr	r2, [pc, #224]	; (800a028 <HAL_DMA_IRQHandler+0xca8>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d04a      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a37      	ldr	r2, [pc, #220]	; (800a02c <HAL_DMA_IRQHandler+0xcac>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d045      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a35      	ldr	r2, [pc, #212]	; (800a030 <HAL_DMA_IRQHandler+0xcb0>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d040      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a34      	ldr	r2, [pc, #208]	; (800a034 <HAL_DMA_IRQHandler+0xcb4>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d03b      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a32      	ldr	r2, [pc, #200]	; (800a038 <HAL_DMA_IRQHandler+0xcb8>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d036      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a31      	ldr	r2, [pc, #196]	; (800a03c <HAL_DMA_IRQHandler+0xcbc>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d031      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a2f      	ldr	r2, [pc, #188]	; (800a040 <HAL_DMA_IRQHandler+0xcc0>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d02c      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a2e      	ldr	r2, [pc, #184]	; (800a044 <HAL_DMA_IRQHandler+0xcc4>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d027      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a2c      	ldr	r2, [pc, #176]	; (800a048 <HAL_DMA_IRQHandler+0xcc8>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d022      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a2b      	ldr	r2, [pc, #172]	; (800a04c <HAL_DMA_IRQHandler+0xccc>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d01d      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a29      	ldr	r2, [pc, #164]	; (800a050 <HAL_DMA_IRQHandler+0xcd0>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d018      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a28      	ldr	r2, [pc, #160]	; (800a054 <HAL_DMA_IRQHandler+0xcd4>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d013      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a26      	ldr	r2, [pc, #152]	; (800a058 <HAL_DMA_IRQHandler+0xcd8>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d00e      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	4a25      	ldr	r2, [pc, #148]	; (800a05c <HAL_DMA_IRQHandler+0xcdc>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d009      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a23      	ldr	r2, [pc, #140]	; (800a060 <HAL_DMA_IRQHandler+0xce0>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d004      	beq.n	8009fe0 <HAL_DMA_IRQHandler+0xc60>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	4a22      	ldr	r2, [pc, #136]	; (800a064 <HAL_DMA_IRQHandler+0xce4>)
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d108      	bne.n	8009ff2 <HAL_DMA_IRQHandler+0xc72>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f022 0214 	bic.w	r2, r2, #20
 8009fee:	601a      	str	r2, [r3, #0]
 8009ff0:	e007      	b.n	800a002 <HAL_DMA_IRQHandler+0xc82>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f022 020a 	bic.w	r2, r2, #10
 800a000:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2201      	movs	r2, #1
 800a006:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	2200      	movs	r2, #0
 800a00e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a016:	2b00      	cmp	r3, #0
 800a018:	f000 80b8 	beq.w	800a18c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a024:	e0b2      	b.n	800a18c <HAL_DMA_IRQHandler+0xe0c>
 800a026:	bf00      	nop
 800a028:	40020010 	.word	0x40020010
 800a02c:	40020028 	.word	0x40020028
 800a030:	40020040 	.word	0x40020040
 800a034:	40020058 	.word	0x40020058
 800a038:	40020070 	.word	0x40020070
 800a03c:	40020088 	.word	0x40020088
 800a040:	400200a0 	.word	0x400200a0
 800a044:	400200b8 	.word	0x400200b8
 800a048:	40020410 	.word	0x40020410
 800a04c:	40020428 	.word	0x40020428
 800a050:	40020440 	.word	0x40020440
 800a054:	40020458 	.word	0x40020458
 800a058:	40020470 	.word	0x40020470
 800a05c:	40020488 	.word	0x40020488
 800a060:	400204a0 	.word	0x400204a0
 800a064:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a06c:	f003 031f 	and.w	r3, r3, #31
 800a070:	2208      	movs	r2, #8
 800a072:	409a      	lsls	r2, r3
 800a074:	697b      	ldr	r3, [r7, #20]
 800a076:	4013      	ands	r3, r2
 800a078:	2b00      	cmp	r3, #0
 800a07a:	f000 8088 	beq.w	800a18e <HAL_DMA_IRQHandler+0xe0e>
 800a07e:	693b      	ldr	r3, [r7, #16]
 800a080:	f003 0308 	and.w	r3, r3, #8
 800a084:	2b00      	cmp	r3, #0
 800a086:	f000 8082 	beq.w	800a18e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a41      	ldr	r2, [pc, #260]	; (800a194 <HAL_DMA_IRQHandler+0xe14>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d04a      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4a3f      	ldr	r2, [pc, #252]	; (800a198 <HAL_DMA_IRQHandler+0xe18>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d045      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	4a3e      	ldr	r2, [pc, #248]	; (800a19c <HAL_DMA_IRQHandler+0xe1c>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d040      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4a3c      	ldr	r2, [pc, #240]	; (800a1a0 <HAL_DMA_IRQHandler+0xe20>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	d03b      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	4a3b      	ldr	r2, [pc, #236]	; (800a1a4 <HAL_DMA_IRQHandler+0xe24>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d036      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a39      	ldr	r2, [pc, #228]	; (800a1a8 <HAL_DMA_IRQHandler+0xe28>)
 800a0c2:	4293      	cmp	r3, r2
 800a0c4:	d031      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a38      	ldr	r2, [pc, #224]	; (800a1ac <HAL_DMA_IRQHandler+0xe2c>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d02c      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a36      	ldr	r2, [pc, #216]	; (800a1b0 <HAL_DMA_IRQHandler+0xe30>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d027      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	4a35      	ldr	r2, [pc, #212]	; (800a1b4 <HAL_DMA_IRQHandler+0xe34>)
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d022      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a33      	ldr	r2, [pc, #204]	; (800a1b8 <HAL_DMA_IRQHandler+0xe38>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d01d      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4a32      	ldr	r2, [pc, #200]	; (800a1bc <HAL_DMA_IRQHandler+0xe3c>)
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d018      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	4a30      	ldr	r2, [pc, #192]	; (800a1c0 <HAL_DMA_IRQHandler+0xe40>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d013      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a2f      	ldr	r2, [pc, #188]	; (800a1c4 <HAL_DMA_IRQHandler+0xe44>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d00e      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	4a2d      	ldr	r2, [pc, #180]	; (800a1c8 <HAL_DMA_IRQHandler+0xe48>)
 800a112:	4293      	cmp	r3, r2
 800a114:	d009      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	4a2c      	ldr	r2, [pc, #176]	; (800a1cc <HAL_DMA_IRQHandler+0xe4c>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d004      	beq.n	800a12a <HAL_DMA_IRQHandler+0xdaa>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	4a2a      	ldr	r2, [pc, #168]	; (800a1d0 <HAL_DMA_IRQHandler+0xe50>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d108      	bne.n	800a13c <HAL_DMA_IRQHandler+0xdbc>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	681a      	ldr	r2, [r3, #0]
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f022 021c 	bic.w	r2, r2, #28
 800a138:	601a      	str	r2, [r3, #0]
 800a13a:	e007      	b.n	800a14c <HAL_DMA_IRQHandler+0xdcc>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	681a      	ldr	r2, [r3, #0]
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	f022 020e 	bic.w	r2, r2, #14
 800a14a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a150:	f003 031f 	and.w	r3, r3, #31
 800a154:	2201      	movs	r2, #1
 800a156:	409a      	lsls	r2, r3
 800a158:	69fb      	ldr	r3, [r7, #28]
 800a15a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2201      	movs	r2, #1
 800a160:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2200      	movs	r2, #0
 800a16e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a176:	2b00      	cmp	r3, #0
 800a178:	d009      	beq.n	800a18e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	4798      	blx	r3
 800a182:	e004      	b.n	800a18e <HAL_DMA_IRQHandler+0xe0e>
          return;
 800a184:	bf00      	nop
 800a186:	e002      	b.n	800a18e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a188:	bf00      	nop
 800a18a:	e000      	b.n	800a18e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a18c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a18e:	3728      	adds	r7, #40	; 0x28
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	40020010 	.word	0x40020010
 800a198:	40020028 	.word	0x40020028
 800a19c:	40020040 	.word	0x40020040
 800a1a0:	40020058 	.word	0x40020058
 800a1a4:	40020070 	.word	0x40020070
 800a1a8:	40020088 	.word	0x40020088
 800a1ac:	400200a0 	.word	0x400200a0
 800a1b0:	400200b8 	.word	0x400200b8
 800a1b4:	40020410 	.word	0x40020410
 800a1b8:	40020428 	.word	0x40020428
 800a1bc:	40020440 	.word	0x40020440
 800a1c0:	40020458 	.word	0x40020458
 800a1c4:	40020470 	.word	0x40020470
 800a1c8:	40020488 	.word	0x40020488
 800a1cc:	400204a0 	.word	0x400204a0
 800a1d0:	400204b8 	.word	0x400204b8

0800a1d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b087      	sub	sp, #28
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	60b9      	str	r1, [r7, #8]
 800a1de:	607a      	str	r2, [r7, #4]
 800a1e0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1e6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a1ec:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a84      	ldr	r2, [pc, #528]	; (800a404 <DMA_SetConfig+0x230>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d072      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a82      	ldr	r2, [pc, #520]	; (800a408 <DMA_SetConfig+0x234>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d06d      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a81      	ldr	r2, [pc, #516]	; (800a40c <DMA_SetConfig+0x238>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d068      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a7f      	ldr	r2, [pc, #508]	; (800a410 <DMA_SetConfig+0x23c>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d063      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	4a7e      	ldr	r2, [pc, #504]	; (800a414 <DMA_SetConfig+0x240>)
 800a21c:	4293      	cmp	r3, r2
 800a21e:	d05e      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	4a7c      	ldr	r2, [pc, #496]	; (800a418 <DMA_SetConfig+0x244>)
 800a226:	4293      	cmp	r3, r2
 800a228:	d059      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	4a7b      	ldr	r2, [pc, #492]	; (800a41c <DMA_SetConfig+0x248>)
 800a230:	4293      	cmp	r3, r2
 800a232:	d054      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4a79      	ldr	r2, [pc, #484]	; (800a420 <DMA_SetConfig+0x24c>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d04f      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	4a78      	ldr	r2, [pc, #480]	; (800a424 <DMA_SetConfig+0x250>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d04a      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	4a76      	ldr	r2, [pc, #472]	; (800a428 <DMA_SetConfig+0x254>)
 800a24e:	4293      	cmp	r3, r2
 800a250:	d045      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	4a75      	ldr	r2, [pc, #468]	; (800a42c <DMA_SetConfig+0x258>)
 800a258:	4293      	cmp	r3, r2
 800a25a:	d040      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4a73      	ldr	r2, [pc, #460]	; (800a430 <DMA_SetConfig+0x25c>)
 800a262:	4293      	cmp	r3, r2
 800a264:	d03b      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	4a72      	ldr	r2, [pc, #456]	; (800a434 <DMA_SetConfig+0x260>)
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d036      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	4a70      	ldr	r2, [pc, #448]	; (800a438 <DMA_SetConfig+0x264>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d031      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	4a6f      	ldr	r2, [pc, #444]	; (800a43c <DMA_SetConfig+0x268>)
 800a280:	4293      	cmp	r3, r2
 800a282:	d02c      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	4a6d      	ldr	r2, [pc, #436]	; (800a440 <DMA_SetConfig+0x26c>)
 800a28a:	4293      	cmp	r3, r2
 800a28c:	d027      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4a6c      	ldr	r2, [pc, #432]	; (800a444 <DMA_SetConfig+0x270>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d022      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a6a      	ldr	r2, [pc, #424]	; (800a448 <DMA_SetConfig+0x274>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d01d      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4a69      	ldr	r2, [pc, #420]	; (800a44c <DMA_SetConfig+0x278>)
 800a2a8:	4293      	cmp	r3, r2
 800a2aa:	d018      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	4a67      	ldr	r2, [pc, #412]	; (800a450 <DMA_SetConfig+0x27c>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d013      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	4a66      	ldr	r2, [pc, #408]	; (800a454 <DMA_SetConfig+0x280>)
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d00e      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a64      	ldr	r2, [pc, #400]	; (800a458 <DMA_SetConfig+0x284>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d009      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a63      	ldr	r2, [pc, #396]	; (800a45c <DMA_SetConfig+0x288>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d004      	beq.n	800a2de <DMA_SetConfig+0x10a>
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a61      	ldr	r2, [pc, #388]	; (800a460 <DMA_SetConfig+0x28c>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d101      	bne.n	800a2e2 <DMA_SetConfig+0x10e>
 800a2de:	2301      	movs	r3, #1
 800a2e0:	e000      	b.n	800a2e4 <DMA_SetConfig+0x110>
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d00d      	beq.n	800a304 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a2ec:	68fa      	ldr	r2, [r7, #12]
 800a2ee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800a2f0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d004      	beq.n	800a304 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2fe:	68fa      	ldr	r2, [r7, #12]
 800a300:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a302:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	4a3e      	ldr	r2, [pc, #248]	; (800a404 <DMA_SetConfig+0x230>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d04a      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a3d      	ldr	r2, [pc, #244]	; (800a408 <DMA_SetConfig+0x234>)
 800a314:	4293      	cmp	r3, r2
 800a316:	d045      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4a3b      	ldr	r2, [pc, #236]	; (800a40c <DMA_SetConfig+0x238>)
 800a31e:	4293      	cmp	r3, r2
 800a320:	d040      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	4a3a      	ldr	r2, [pc, #232]	; (800a410 <DMA_SetConfig+0x23c>)
 800a328:	4293      	cmp	r3, r2
 800a32a:	d03b      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a38      	ldr	r2, [pc, #224]	; (800a414 <DMA_SetConfig+0x240>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d036      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	4a37      	ldr	r2, [pc, #220]	; (800a418 <DMA_SetConfig+0x244>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d031      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	4a35      	ldr	r2, [pc, #212]	; (800a41c <DMA_SetConfig+0x248>)
 800a346:	4293      	cmp	r3, r2
 800a348:	d02c      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	4a34      	ldr	r2, [pc, #208]	; (800a420 <DMA_SetConfig+0x24c>)
 800a350:	4293      	cmp	r3, r2
 800a352:	d027      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a32      	ldr	r2, [pc, #200]	; (800a424 <DMA_SetConfig+0x250>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d022      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	4a31      	ldr	r2, [pc, #196]	; (800a428 <DMA_SetConfig+0x254>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d01d      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	4a2f      	ldr	r2, [pc, #188]	; (800a42c <DMA_SetConfig+0x258>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d018      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a2e      	ldr	r2, [pc, #184]	; (800a430 <DMA_SetConfig+0x25c>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d013      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	4a2c      	ldr	r2, [pc, #176]	; (800a434 <DMA_SetConfig+0x260>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d00e      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	4a2b      	ldr	r2, [pc, #172]	; (800a438 <DMA_SetConfig+0x264>)
 800a38c:	4293      	cmp	r3, r2
 800a38e:	d009      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	4a29      	ldr	r2, [pc, #164]	; (800a43c <DMA_SetConfig+0x268>)
 800a396:	4293      	cmp	r3, r2
 800a398:	d004      	beq.n	800a3a4 <DMA_SetConfig+0x1d0>
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a28      	ldr	r2, [pc, #160]	; (800a440 <DMA_SetConfig+0x26c>)
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d101      	bne.n	800a3a8 <DMA_SetConfig+0x1d4>
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	e000      	b.n	800a3aa <DMA_SetConfig+0x1d6>
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d05a      	beq.n	800a464 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a3b2:	f003 031f 	and.w	r3, r3, #31
 800a3b6:	223f      	movs	r2, #63	; 0x3f
 800a3b8:	409a      	lsls	r2, r3
 800a3ba:	697b      	ldr	r3, [r7, #20]
 800a3bc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a3cc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	683a      	ldr	r2, [r7, #0]
 800a3d4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	2b40      	cmp	r3, #64	; 0x40
 800a3dc:	d108      	bne.n	800a3f0 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	68ba      	ldr	r2, [r7, #8]
 800a3ec:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800a3ee:	e087      	b.n	800a500 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	68ba      	ldr	r2, [r7, #8]
 800a3f6:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	60da      	str	r2, [r3, #12]
}
 800a400:	e07e      	b.n	800a500 <DMA_SetConfig+0x32c>
 800a402:	bf00      	nop
 800a404:	40020010 	.word	0x40020010
 800a408:	40020028 	.word	0x40020028
 800a40c:	40020040 	.word	0x40020040
 800a410:	40020058 	.word	0x40020058
 800a414:	40020070 	.word	0x40020070
 800a418:	40020088 	.word	0x40020088
 800a41c:	400200a0 	.word	0x400200a0
 800a420:	400200b8 	.word	0x400200b8
 800a424:	40020410 	.word	0x40020410
 800a428:	40020428 	.word	0x40020428
 800a42c:	40020440 	.word	0x40020440
 800a430:	40020458 	.word	0x40020458
 800a434:	40020470 	.word	0x40020470
 800a438:	40020488 	.word	0x40020488
 800a43c:	400204a0 	.word	0x400204a0
 800a440:	400204b8 	.word	0x400204b8
 800a444:	58025408 	.word	0x58025408
 800a448:	5802541c 	.word	0x5802541c
 800a44c:	58025430 	.word	0x58025430
 800a450:	58025444 	.word	0x58025444
 800a454:	58025458 	.word	0x58025458
 800a458:	5802546c 	.word	0x5802546c
 800a45c:	58025480 	.word	0x58025480
 800a460:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a28      	ldr	r2, [pc, #160]	; (800a50c <DMA_SetConfig+0x338>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d022      	beq.n	800a4b4 <DMA_SetConfig+0x2e0>
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	4a27      	ldr	r2, [pc, #156]	; (800a510 <DMA_SetConfig+0x33c>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d01d      	beq.n	800a4b4 <DMA_SetConfig+0x2e0>
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a25      	ldr	r2, [pc, #148]	; (800a514 <DMA_SetConfig+0x340>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d018      	beq.n	800a4b4 <DMA_SetConfig+0x2e0>
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4a24      	ldr	r2, [pc, #144]	; (800a518 <DMA_SetConfig+0x344>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d013      	beq.n	800a4b4 <DMA_SetConfig+0x2e0>
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a22      	ldr	r2, [pc, #136]	; (800a51c <DMA_SetConfig+0x348>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d00e      	beq.n	800a4b4 <DMA_SetConfig+0x2e0>
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a21      	ldr	r2, [pc, #132]	; (800a520 <DMA_SetConfig+0x34c>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d009      	beq.n	800a4b4 <DMA_SetConfig+0x2e0>
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a1f      	ldr	r2, [pc, #124]	; (800a524 <DMA_SetConfig+0x350>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d004      	beq.n	800a4b4 <DMA_SetConfig+0x2e0>
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a1e      	ldr	r2, [pc, #120]	; (800a528 <DMA_SetConfig+0x354>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d101      	bne.n	800a4b8 <DMA_SetConfig+0x2e4>
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	e000      	b.n	800a4ba <DMA_SetConfig+0x2e6>
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d020      	beq.n	800a500 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4c2:	f003 031f 	and.w	r3, r3, #31
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	409a      	lsls	r2, r3
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	683a      	ldr	r2, [r7, #0]
 800a4d4:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	689b      	ldr	r3, [r3, #8]
 800a4da:	2b40      	cmp	r3, #64	; 0x40
 800a4dc:	d108      	bne.n	800a4f0 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	687a      	ldr	r2, [r7, #4]
 800a4e4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68ba      	ldr	r2, [r7, #8]
 800a4ec:	60da      	str	r2, [r3, #12]
}
 800a4ee:	e007      	b.n	800a500 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	68ba      	ldr	r2, [r7, #8]
 800a4f6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	687a      	ldr	r2, [r7, #4]
 800a4fe:	60da      	str	r2, [r3, #12]
}
 800a500:	bf00      	nop
 800a502:	371c      	adds	r7, #28
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr
 800a50c:	58025408 	.word	0x58025408
 800a510:	5802541c 	.word	0x5802541c
 800a514:	58025430 	.word	0x58025430
 800a518:	58025444 	.word	0x58025444
 800a51c:	58025458 	.word	0x58025458
 800a520:	5802546c 	.word	0x5802546c
 800a524:	58025480 	.word	0x58025480
 800a528:	58025494 	.word	0x58025494

0800a52c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b085      	sub	sp, #20
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	4a42      	ldr	r2, [pc, #264]	; (800a644 <DMA_CalcBaseAndBitshift+0x118>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d04a      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	4a41      	ldr	r2, [pc, #260]	; (800a648 <DMA_CalcBaseAndBitshift+0x11c>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d045      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	4a3f      	ldr	r2, [pc, #252]	; (800a64c <DMA_CalcBaseAndBitshift+0x120>)
 800a54e:	4293      	cmp	r3, r2
 800a550:	d040      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a3e      	ldr	r2, [pc, #248]	; (800a650 <DMA_CalcBaseAndBitshift+0x124>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d03b      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	4a3c      	ldr	r2, [pc, #240]	; (800a654 <DMA_CalcBaseAndBitshift+0x128>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d036      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	4a3b      	ldr	r2, [pc, #236]	; (800a658 <DMA_CalcBaseAndBitshift+0x12c>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d031      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	4a39      	ldr	r2, [pc, #228]	; (800a65c <DMA_CalcBaseAndBitshift+0x130>)
 800a576:	4293      	cmp	r3, r2
 800a578:	d02c      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	4a38      	ldr	r2, [pc, #224]	; (800a660 <DMA_CalcBaseAndBitshift+0x134>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d027      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	4a36      	ldr	r2, [pc, #216]	; (800a664 <DMA_CalcBaseAndBitshift+0x138>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d022      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	4a35      	ldr	r2, [pc, #212]	; (800a668 <DMA_CalcBaseAndBitshift+0x13c>)
 800a594:	4293      	cmp	r3, r2
 800a596:	d01d      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	4a33      	ldr	r2, [pc, #204]	; (800a66c <DMA_CalcBaseAndBitshift+0x140>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d018      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a32      	ldr	r2, [pc, #200]	; (800a670 <DMA_CalcBaseAndBitshift+0x144>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d013      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a30      	ldr	r2, [pc, #192]	; (800a674 <DMA_CalcBaseAndBitshift+0x148>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d00e      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a2f      	ldr	r2, [pc, #188]	; (800a678 <DMA_CalcBaseAndBitshift+0x14c>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d009      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	4a2d      	ldr	r2, [pc, #180]	; (800a67c <DMA_CalcBaseAndBitshift+0x150>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d004      	beq.n	800a5d4 <DMA_CalcBaseAndBitshift+0xa8>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4a2c      	ldr	r2, [pc, #176]	; (800a680 <DMA_CalcBaseAndBitshift+0x154>)
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d101      	bne.n	800a5d8 <DMA_CalcBaseAndBitshift+0xac>
 800a5d4:	2301      	movs	r3, #1
 800a5d6:	e000      	b.n	800a5da <DMA_CalcBaseAndBitshift+0xae>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d024      	beq.n	800a628 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	b2db      	uxtb	r3, r3
 800a5e4:	3b10      	subs	r3, #16
 800a5e6:	4a27      	ldr	r2, [pc, #156]	; (800a684 <DMA_CalcBaseAndBitshift+0x158>)
 800a5e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a5ec:	091b      	lsrs	r3, r3, #4
 800a5ee:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f003 0307 	and.w	r3, r3, #7
 800a5f6:	4a24      	ldr	r2, [pc, #144]	; (800a688 <DMA_CalcBaseAndBitshift+0x15c>)
 800a5f8:	5cd3      	ldrb	r3, [r2, r3]
 800a5fa:	461a      	mov	r2, r3
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2b03      	cmp	r3, #3
 800a604:	d908      	bls.n	800a618 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	461a      	mov	r2, r3
 800a60c:	4b1f      	ldr	r3, [pc, #124]	; (800a68c <DMA_CalcBaseAndBitshift+0x160>)
 800a60e:	4013      	ands	r3, r2
 800a610:	1d1a      	adds	r2, r3, #4
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	659a      	str	r2, [r3, #88]	; 0x58
 800a616:	e00d      	b.n	800a634 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	461a      	mov	r2, r3
 800a61e:	4b1b      	ldr	r3, [pc, #108]	; (800a68c <DMA_CalcBaseAndBitshift+0x160>)
 800a620:	4013      	ands	r3, r2
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	6593      	str	r3, [r2, #88]	; 0x58
 800a626:	e005      	b.n	800a634 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3714      	adds	r7, #20
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr
 800a644:	40020010 	.word	0x40020010
 800a648:	40020028 	.word	0x40020028
 800a64c:	40020040 	.word	0x40020040
 800a650:	40020058 	.word	0x40020058
 800a654:	40020070 	.word	0x40020070
 800a658:	40020088 	.word	0x40020088
 800a65c:	400200a0 	.word	0x400200a0
 800a660:	400200b8 	.word	0x400200b8
 800a664:	40020410 	.word	0x40020410
 800a668:	40020428 	.word	0x40020428
 800a66c:	40020440 	.word	0x40020440
 800a670:	40020458 	.word	0x40020458
 800a674:	40020470 	.word	0x40020470
 800a678:	40020488 	.word	0x40020488
 800a67c:	400204a0 	.word	0x400204a0
 800a680:	400204b8 	.word	0x400204b8
 800a684:	aaaaaaab 	.word	0xaaaaaaab
 800a688:	08016c7c 	.word	0x08016c7c
 800a68c:	fffffc00 	.word	0xfffffc00

0800a690 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a690:	b480      	push	{r7}
 800a692:	b085      	sub	sp, #20
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a698:	2300      	movs	r3, #0
 800a69a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	699b      	ldr	r3, [r3, #24]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d120      	bne.n	800a6e6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6a8:	2b03      	cmp	r3, #3
 800a6aa:	d858      	bhi.n	800a75e <DMA_CheckFifoParam+0xce>
 800a6ac:	a201      	add	r2, pc, #4	; (adr r2, 800a6b4 <DMA_CheckFifoParam+0x24>)
 800a6ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6b2:	bf00      	nop
 800a6b4:	0800a6c5 	.word	0x0800a6c5
 800a6b8:	0800a6d7 	.word	0x0800a6d7
 800a6bc:	0800a6c5 	.word	0x0800a6c5
 800a6c0:	0800a75f 	.word	0x0800a75f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d048      	beq.n	800a762 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800a6d0:	2301      	movs	r3, #1
 800a6d2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a6d4:	e045      	b.n	800a762 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a6de:	d142      	bne.n	800a766 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800a6e0:	2301      	movs	r3, #1
 800a6e2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a6e4:	e03f      	b.n	800a766 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a6ee:	d123      	bne.n	800a738 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6f4:	2b03      	cmp	r3, #3
 800a6f6:	d838      	bhi.n	800a76a <DMA_CheckFifoParam+0xda>
 800a6f8:	a201      	add	r2, pc, #4	; (adr r2, 800a700 <DMA_CheckFifoParam+0x70>)
 800a6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6fe:	bf00      	nop
 800a700:	0800a711 	.word	0x0800a711
 800a704:	0800a717 	.word	0x0800a717
 800a708:	0800a711 	.word	0x0800a711
 800a70c:	0800a729 	.word	0x0800a729
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800a710:	2301      	movs	r3, #1
 800a712:	73fb      	strb	r3, [r7, #15]
        break;
 800a714:	e030      	b.n	800a778 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a71a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d025      	beq.n	800a76e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800a722:	2301      	movs	r3, #1
 800a724:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a726:	e022      	b.n	800a76e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a72c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a730:	d11f      	bne.n	800a772 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800a732:	2301      	movs	r3, #1
 800a734:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a736:	e01c      	b.n	800a772 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a73c:	2b02      	cmp	r3, #2
 800a73e:	d902      	bls.n	800a746 <DMA_CheckFifoParam+0xb6>
 800a740:	2b03      	cmp	r3, #3
 800a742:	d003      	beq.n	800a74c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800a744:	e018      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800a746:	2301      	movs	r3, #1
 800a748:	73fb      	strb	r3, [r7, #15]
        break;
 800a74a:	e015      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a750:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00e      	beq.n	800a776 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a758:	2301      	movs	r3, #1
 800a75a:	73fb      	strb	r3, [r7, #15]
    break;
 800a75c:	e00b      	b.n	800a776 <DMA_CheckFifoParam+0xe6>
        break;
 800a75e:	bf00      	nop
 800a760:	e00a      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
        break;
 800a762:	bf00      	nop
 800a764:	e008      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
        break;
 800a766:	bf00      	nop
 800a768:	e006      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
        break;
 800a76a:	bf00      	nop
 800a76c:	e004      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
        break;
 800a76e:	bf00      	nop
 800a770:	e002      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
        break;
 800a772:	bf00      	nop
 800a774:	e000      	b.n	800a778 <DMA_CheckFifoParam+0xe8>
    break;
 800a776:	bf00      	nop
    }
  }

  return status;
 800a778:	7bfb      	ldrb	r3, [r7, #15]
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	3714      	adds	r7, #20
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr
 800a786:	bf00      	nop

0800a788 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a788:	b480      	push	{r7}
 800a78a:	b085      	sub	sp, #20
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4a38      	ldr	r2, [pc, #224]	; (800a87c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d022      	beq.n	800a7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a36      	ldr	r2, [pc, #216]	; (800a880 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d01d      	beq.n	800a7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	4a35      	ldr	r2, [pc, #212]	; (800a884 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d018      	beq.n	800a7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	4a33      	ldr	r2, [pc, #204]	; (800a888 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a7ba:	4293      	cmp	r3, r2
 800a7bc:	d013      	beq.n	800a7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	4a32      	ldr	r2, [pc, #200]	; (800a88c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d00e      	beq.n	800a7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4a30      	ldr	r2, [pc, #192]	; (800a890 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d009      	beq.n	800a7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	4a2f      	ldr	r2, [pc, #188]	; (800a894 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a7d8:	4293      	cmp	r3, r2
 800a7da:	d004      	beq.n	800a7e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	4a2d      	ldr	r2, [pc, #180]	; (800a898 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d101      	bne.n	800a7ea <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e000      	b.n	800a7ec <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d01a      	beq.n	800a826 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	b2db      	uxtb	r3, r3
 800a7f6:	3b08      	subs	r3, #8
 800a7f8:	4a28      	ldr	r2, [pc, #160]	; (800a89c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a7fa:	fba2 2303 	umull	r2, r3, r2, r3
 800a7fe:	091b      	lsrs	r3, r3, #4
 800a800:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a802:	68fa      	ldr	r2, [r7, #12]
 800a804:	4b26      	ldr	r3, [pc, #152]	; (800a8a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a806:	4413      	add	r3, r2
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	461a      	mov	r2, r3
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	4a24      	ldr	r2, [pc, #144]	; (800a8a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a814:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	f003 031f 	and.w	r3, r3, #31
 800a81c:	2201      	movs	r2, #1
 800a81e:	409a      	lsls	r2, r3
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a824:	e024      	b.n	800a870 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	b2db      	uxtb	r3, r3
 800a82c:	3b10      	subs	r3, #16
 800a82e:	4a1e      	ldr	r2, [pc, #120]	; (800a8a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a830:	fba2 2303 	umull	r2, r3, r2, r3
 800a834:	091b      	lsrs	r3, r3, #4
 800a836:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	4a1c      	ldr	r2, [pc, #112]	; (800a8ac <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d806      	bhi.n	800a84e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	4a1b      	ldr	r2, [pc, #108]	; (800a8b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d902      	bls.n	800a84e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	3308      	adds	r3, #8
 800a84c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a84e:	68fa      	ldr	r2, [r7, #12]
 800a850:	4b18      	ldr	r3, [pc, #96]	; (800a8b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a852:	4413      	add	r3, r2
 800a854:	009b      	lsls	r3, r3, #2
 800a856:	461a      	mov	r2, r3
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	4a16      	ldr	r2, [pc, #88]	; (800a8b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a860:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	f003 031f 	and.w	r3, r3, #31
 800a868:	2201      	movs	r2, #1
 800a86a:	409a      	lsls	r2, r3
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	669a      	str	r2, [r3, #104]	; 0x68
}
 800a870:	bf00      	nop
 800a872:	3714      	adds	r7, #20
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr
 800a87c:	58025408 	.word	0x58025408
 800a880:	5802541c 	.word	0x5802541c
 800a884:	58025430 	.word	0x58025430
 800a888:	58025444 	.word	0x58025444
 800a88c:	58025458 	.word	0x58025458
 800a890:	5802546c 	.word	0x5802546c
 800a894:	58025480 	.word	0x58025480
 800a898:	58025494 	.word	0x58025494
 800a89c:	cccccccd 	.word	0xcccccccd
 800a8a0:	16009600 	.word	0x16009600
 800a8a4:	58025880 	.word	0x58025880
 800a8a8:	aaaaaaab 	.word	0xaaaaaaab
 800a8ac:	400204b8 	.word	0x400204b8
 800a8b0:	4002040f 	.word	0x4002040f
 800a8b4:	10008200 	.word	0x10008200
 800a8b8:	40020880 	.word	0x40020880

0800a8bc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	685b      	ldr	r3, [r3, #4]
 800a8c8:	b2db      	uxtb	r3, r3
 800a8ca:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d04a      	beq.n	800a968 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2b08      	cmp	r3, #8
 800a8d6:	d847      	bhi.n	800a968 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	4a25      	ldr	r2, [pc, #148]	; (800a974 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d022      	beq.n	800a928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4a24      	ldr	r2, [pc, #144]	; (800a978 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d01d      	beq.n	800a928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a22      	ldr	r2, [pc, #136]	; (800a97c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d018      	beq.n	800a928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a21      	ldr	r2, [pc, #132]	; (800a980 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d013      	beq.n	800a928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a1f      	ldr	r2, [pc, #124]	; (800a984 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d00e      	beq.n	800a928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a1e      	ldr	r2, [pc, #120]	; (800a988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d009      	beq.n	800a928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4a1c      	ldr	r2, [pc, #112]	; (800a98c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d004      	beq.n	800a928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4a1b      	ldr	r2, [pc, #108]	; (800a990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a924:	4293      	cmp	r3, r2
 800a926:	d101      	bne.n	800a92c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a928:	2301      	movs	r3, #1
 800a92a:	e000      	b.n	800a92e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a92c:	2300      	movs	r3, #0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d00a      	beq.n	800a948 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a932:	68fa      	ldr	r2, [r7, #12]
 800a934:	4b17      	ldr	r3, [pc, #92]	; (800a994 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a936:	4413      	add	r3, r2
 800a938:	009b      	lsls	r3, r3, #2
 800a93a:	461a      	mov	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a15      	ldr	r2, [pc, #84]	; (800a998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a944:	671a      	str	r2, [r3, #112]	; 0x70
 800a946:	e009      	b.n	800a95c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	4b14      	ldr	r3, [pc, #80]	; (800a99c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a94c:	4413      	add	r3, r2
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	461a      	mov	r2, r3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	4a11      	ldr	r2, [pc, #68]	; (800a9a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a95a:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	3b01      	subs	r3, #1
 800a960:	2201      	movs	r2, #1
 800a962:	409a      	lsls	r2, r3
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800a968:	bf00      	nop
 800a96a:	3714      	adds	r7, #20
 800a96c:	46bd      	mov	sp, r7
 800a96e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a972:	4770      	bx	lr
 800a974:	58025408 	.word	0x58025408
 800a978:	5802541c 	.word	0x5802541c
 800a97c:	58025430 	.word	0x58025430
 800a980:	58025444 	.word	0x58025444
 800a984:	58025458 	.word	0x58025458
 800a988:	5802546c 	.word	0x5802546c
 800a98c:	58025480 	.word	0x58025480
 800a990:	58025494 	.word	0x58025494
 800a994:	1600963f 	.word	0x1600963f
 800a998:	58025940 	.word	0x58025940
 800a99c:	1000823f 	.word	0x1000823f
 800a9a0:	40020940 	.word	0x40020940

0800a9a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b089      	sub	sp, #36	; 0x24
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a9b2:	4b86      	ldr	r3, [pc, #536]	; (800abcc <HAL_GPIO_Init+0x228>)
 800a9b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a9b6:	e18c      	b.n	800acd2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	2101      	movs	r1, #1
 800a9be:	69fb      	ldr	r3, [r7, #28]
 800a9c0:	fa01 f303 	lsl.w	r3, r1, r3
 800a9c4:	4013      	ands	r3, r2
 800a9c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	f000 817e 	beq.w	800accc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	685b      	ldr	r3, [r3, #4]
 800a9d4:	f003 0303 	and.w	r3, r3, #3
 800a9d8:	2b01      	cmp	r3, #1
 800a9da:	d005      	beq.n	800a9e8 <HAL_GPIO_Init+0x44>
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	685b      	ldr	r3, [r3, #4]
 800a9e0:	f003 0303 	and.w	r3, r3, #3
 800a9e4:	2b02      	cmp	r3, #2
 800a9e6:	d130      	bne.n	800aa4a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	689b      	ldr	r3, [r3, #8]
 800a9ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a9ee:	69fb      	ldr	r3, [r7, #28]
 800a9f0:	005b      	lsls	r3, r3, #1
 800a9f2:	2203      	movs	r2, #3
 800a9f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a9f8:	43db      	mvns	r3, r3
 800a9fa:	69ba      	ldr	r2, [r7, #24]
 800a9fc:	4013      	ands	r3, r2
 800a9fe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	68da      	ldr	r2, [r3, #12]
 800aa04:	69fb      	ldr	r3, [r7, #28]
 800aa06:	005b      	lsls	r3, r3, #1
 800aa08:	fa02 f303 	lsl.w	r3, r2, r3
 800aa0c:	69ba      	ldr	r2, [r7, #24]
 800aa0e:	4313      	orrs	r3, r2
 800aa10:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	69ba      	ldr	r2, [r7, #24]
 800aa16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800aa1e:	2201      	movs	r2, #1
 800aa20:	69fb      	ldr	r3, [r7, #28]
 800aa22:	fa02 f303 	lsl.w	r3, r2, r3
 800aa26:	43db      	mvns	r3, r3
 800aa28:	69ba      	ldr	r2, [r7, #24]
 800aa2a:	4013      	ands	r3, r2
 800aa2c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	091b      	lsrs	r3, r3, #4
 800aa34:	f003 0201 	and.w	r2, r3, #1
 800aa38:	69fb      	ldr	r3, [r7, #28]
 800aa3a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa3e:	69ba      	ldr	r2, [r7, #24]
 800aa40:	4313      	orrs	r3, r2
 800aa42:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	69ba      	ldr	r2, [r7, #24]
 800aa48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	f003 0303 	and.w	r3, r3, #3
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d017      	beq.n	800aa86 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	68db      	ldr	r3, [r3, #12]
 800aa5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800aa5c:	69fb      	ldr	r3, [r7, #28]
 800aa5e:	005b      	lsls	r3, r3, #1
 800aa60:	2203      	movs	r2, #3
 800aa62:	fa02 f303 	lsl.w	r3, r2, r3
 800aa66:	43db      	mvns	r3, r3
 800aa68:	69ba      	ldr	r2, [r7, #24]
 800aa6a:	4013      	ands	r3, r2
 800aa6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	689a      	ldr	r2, [r3, #8]
 800aa72:	69fb      	ldr	r3, [r7, #28]
 800aa74:	005b      	lsls	r3, r3, #1
 800aa76:	fa02 f303 	lsl.w	r3, r2, r3
 800aa7a:	69ba      	ldr	r2, [r7, #24]
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	69ba      	ldr	r2, [r7, #24]
 800aa84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	685b      	ldr	r3, [r3, #4]
 800aa8a:	f003 0303 	and.w	r3, r3, #3
 800aa8e:	2b02      	cmp	r3, #2
 800aa90:	d123      	bne.n	800aada <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800aa92:	69fb      	ldr	r3, [r7, #28]
 800aa94:	08da      	lsrs	r2, r3, #3
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	3208      	adds	r2, #8
 800aa9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800aaa0:	69fb      	ldr	r3, [r7, #28]
 800aaa2:	f003 0307 	and.w	r3, r3, #7
 800aaa6:	009b      	lsls	r3, r3, #2
 800aaa8:	220f      	movs	r2, #15
 800aaaa:	fa02 f303 	lsl.w	r3, r2, r3
 800aaae:	43db      	mvns	r3, r3
 800aab0:	69ba      	ldr	r2, [r7, #24]
 800aab2:	4013      	ands	r3, r2
 800aab4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	691a      	ldr	r2, [r3, #16]
 800aaba:	69fb      	ldr	r3, [r7, #28]
 800aabc:	f003 0307 	and.w	r3, r3, #7
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	fa02 f303 	lsl.w	r3, r2, r3
 800aac6:	69ba      	ldr	r2, [r7, #24]
 800aac8:	4313      	orrs	r3, r2
 800aaca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800aacc:	69fb      	ldr	r3, [r7, #28]
 800aace:	08da      	lsrs	r2, r3, #3
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	3208      	adds	r2, #8
 800aad4:	69b9      	ldr	r1, [r7, #24]
 800aad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800aae0:	69fb      	ldr	r3, [r7, #28]
 800aae2:	005b      	lsls	r3, r3, #1
 800aae4:	2203      	movs	r2, #3
 800aae6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaea:	43db      	mvns	r3, r3
 800aaec:	69ba      	ldr	r2, [r7, #24]
 800aaee:	4013      	ands	r3, r2
 800aaf0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	f003 0203 	and.w	r2, r3, #3
 800aafa:	69fb      	ldr	r3, [r7, #28]
 800aafc:	005b      	lsls	r3, r3, #1
 800aafe:	fa02 f303 	lsl.w	r3, r2, r3
 800ab02:	69ba      	ldr	r2, [r7, #24]
 800ab04:	4313      	orrs	r3, r2
 800ab06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	69ba      	ldr	r2, [r7, #24]
 800ab0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	685b      	ldr	r3, [r3, #4]
 800ab12:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	f000 80d8 	beq.w	800accc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ab1c:	4b2c      	ldr	r3, [pc, #176]	; (800abd0 <HAL_GPIO_Init+0x22c>)
 800ab1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ab22:	4a2b      	ldr	r2, [pc, #172]	; (800abd0 <HAL_GPIO_Init+0x22c>)
 800ab24:	f043 0302 	orr.w	r3, r3, #2
 800ab28:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800ab2c:	4b28      	ldr	r3, [pc, #160]	; (800abd0 <HAL_GPIO_Init+0x22c>)
 800ab2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800ab32:	f003 0302 	and.w	r3, r3, #2
 800ab36:	60fb      	str	r3, [r7, #12]
 800ab38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ab3a:	4a26      	ldr	r2, [pc, #152]	; (800abd4 <HAL_GPIO_Init+0x230>)
 800ab3c:	69fb      	ldr	r3, [r7, #28]
 800ab3e:	089b      	lsrs	r3, r3, #2
 800ab40:	3302      	adds	r3, #2
 800ab42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800ab48:	69fb      	ldr	r3, [r7, #28]
 800ab4a:	f003 0303 	and.w	r3, r3, #3
 800ab4e:	009b      	lsls	r3, r3, #2
 800ab50:	220f      	movs	r2, #15
 800ab52:	fa02 f303 	lsl.w	r3, r2, r3
 800ab56:	43db      	mvns	r3, r3
 800ab58:	69ba      	ldr	r2, [r7, #24]
 800ab5a:	4013      	ands	r3, r2
 800ab5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	4a1d      	ldr	r2, [pc, #116]	; (800abd8 <HAL_GPIO_Init+0x234>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d04a      	beq.n	800abfc <HAL_GPIO_Init+0x258>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	4a1c      	ldr	r2, [pc, #112]	; (800abdc <HAL_GPIO_Init+0x238>)
 800ab6a:	4293      	cmp	r3, r2
 800ab6c:	d02b      	beq.n	800abc6 <HAL_GPIO_Init+0x222>
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	4a1b      	ldr	r2, [pc, #108]	; (800abe0 <HAL_GPIO_Init+0x23c>)
 800ab72:	4293      	cmp	r3, r2
 800ab74:	d025      	beq.n	800abc2 <HAL_GPIO_Init+0x21e>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	4a1a      	ldr	r2, [pc, #104]	; (800abe4 <HAL_GPIO_Init+0x240>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d01f      	beq.n	800abbe <HAL_GPIO_Init+0x21a>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	4a19      	ldr	r2, [pc, #100]	; (800abe8 <HAL_GPIO_Init+0x244>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d019      	beq.n	800abba <HAL_GPIO_Init+0x216>
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	4a18      	ldr	r2, [pc, #96]	; (800abec <HAL_GPIO_Init+0x248>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d013      	beq.n	800abb6 <HAL_GPIO_Init+0x212>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	4a17      	ldr	r2, [pc, #92]	; (800abf0 <HAL_GPIO_Init+0x24c>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d00d      	beq.n	800abb2 <HAL_GPIO_Init+0x20e>
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	4a16      	ldr	r2, [pc, #88]	; (800abf4 <HAL_GPIO_Init+0x250>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d007      	beq.n	800abae <HAL_GPIO_Init+0x20a>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	4a15      	ldr	r2, [pc, #84]	; (800abf8 <HAL_GPIO_Init+0x254>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d101      	bne.n	800abaa <HAL_GPIO_Init+0x206>
 800aba6:	2309      	movs	r3, #9
 800aba8:	e029      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abaa:	230a      	movs	r3, #10
 800abac:	e027      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abae:	2307      	movs	r3, #7
 800abb0:	e025      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abb2:	2306      	movs	r3, #6
 800abb4:	e023      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abb6:	2305      	movs	r3, #5
 800abb8:	e021      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abba:	2304      	movs	r3, #4
 800abbc:	e01f      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abbe:	2303      	movs	r3, #3
 800abc0:	e01d      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abc2:	2302      	movs	r3, #2
 800abc4:	e01b      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abc6:	2301      	movs	r3, #1
 800abc8:	e019      	b.n	800abfe <HAL_GPIO_Init+0x25a>
 800abca:	bf00      	nop
 800abcc:	58000080 	.word	0x58000080
 800abd0:	58024400 	.word	0x58024400
 800abd4:	58000400 	.word	0x58000400
 800abd8:	58020000 	.word	0x58020000
 800abdc:	58020400 	.word	0x58020400
 800abe0:	58020800 	.word	0x58020800
 800abe4:	58020c00 	.word	0x58020c00
 800abe8:	58021000 	.word	0x58021000
 800abec:	58021400 	.word	0x58021400
 800abf0:	58021800 	.word	0x58021800
 800abf4:	58021c00 	.word	0x58021c00
 800abf8:	58022400 	.word	0x58022400
 800abfc:	2300      	movs	r3, #0
 800abfe:	69fa      	ldr	r2, [r7, #28]
 800ac00:	f002 0203 	and.w	r2, r2, #3
 800ac04:	0092      	lsls	r2, r2, #2
 800ac06:	4093      	lsls	r3, r2
 800ac08:	69ba      	ldr	r2, [r7, #24]
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800ac0e:	4938      	ldr	r1, [pc, #224]	; (800acf0 <HAL_GPIO_Init+0x34c>)
 800ac10:	69fb      	ldr	r3, [r7, #28]
 800ac12:	089b      	lsrs	r3, r3, #2
 800ac14:	3302      	adds	r3, #2
 800ac16:	69ba      	ldr	r2, [r7, #24]
 800ac18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800ac1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	43db      	mvns	r3, r3
 800ac28:	69ba      	ldr	r2, [r7, #24]
 800ac2a:	4013      	ands	r3, r2
 800ac2c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d003      	beq.n	800ac42 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800ac3a:	69ba      	ldr	r2, [r7, #24]
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800ac42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ac46:	69bb      	ldr	r3, [r7, #24]
 800ac48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800ac4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ac4e:	685b      	ldr	r3, [r3, #4]
 800ac50:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	43db      	mvns	r3, r3
 800ac56:	69ba      	ldr	r2, [r7, #24]
 800ac58:	4013      	ands	r3, r2
 800ac5a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	685b      	ldr	r3, [r3, #4]
 800ac60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d003      	beq.n	800ac70 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800ac68:	69ba      	ldr	r2, [r7, #24]
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800ac70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800ac74:	69bb      	ldr	r3, [r7, #24]
 800ac76:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	685b      	ldr	r3, [r3, #4]
 800ac7c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	43db      	mvns	r3, r3
 800ac82:	69ba      	ldr	r2, [r7, #24]
 800ac84:	4013      	ands	r3, r2
 800ac86:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d003      	beq.n	800ac9c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800ac94:	69ba      	ldr	r2, [r7, #24]
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	4313      	orrs	r3, r2
 800ac9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	69ba      	ldr	r2, [r7, #24]
 800aca0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800aca8:	693b      	ldr	r3, [r7, #16]
 800acaa:	43db      	mvns	r3, r3
 800acac:	69ba      	ldr	r2, [r7, #24]
 800acae:	4013      	ands	r3, r2
 800acb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d003      	beq.n	800acc6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800acbe:	69ba      	ldr	r2, [r7, #24]
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	4313      	orrs	r3, r2
 800acc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	69ba      	ldr	r2, [r7, #24]
 800acca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800accc:	69fb      	ldr	r3, [r7, #28]
 800acce:	3301      	adds	r3, #1
 800acd0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	681a      	ldr	r2, [r3, #0]
 800acd6:	69fb      	ldr	r3, [r7, #28]
 800acd8:	fa22 f303 	lsr.w	r3, r2, r3
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f47f ae6b 	bne.w	800a9b8 <HAL_GPIO_Init+0x14>
  }
}
 800ace2:	bf00      	nop
 800ace4:	bf00      	nop
 800ace6:	3724      	adds	r7, #36	; 0x24
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr
 800acf0:	58000400 	.word	0x58000400

0800acf4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800acf4:	b480      	push	{r7}
 800acf6:	b087      	sub	sp, #28
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800acfe:	2300      	movs	r3, #0
 800ad00:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800ad02:	4b72      	ldr	r3, [pc, #456]	; (800aecc <HAL_GPIO_DeInit+0x1d8>)
 800ad04:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800ad06:	e0d3      	b.n	800aeb0 <HAL_GPIO_DeInit+0x1bc>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800ad08:	2201      	movs	r2, #1
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad10:	683a      	ldr	r2, [r7, #0]
 800ad12:	4013      	ands	r3, r2
 800ad14:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	f000 80c6 	beq.w	800aeaa <HAL_GPIO_DeInit+0x1b6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800ad1e:	4a6c      	ldr	r2, [pc, #432]	; (800aed0 <HAL_GPIO_DeInit+0x1dc>)
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	089b      	lsrs	r3, r3, #2
 800ad24:	3302      	adds	r3, #2
 800ad26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad2a:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800ad2c:	697b      	ldr	r3, [r7, #20]
 800ad2e:	f003 0303 	and.w	r3, r3, #3
 800ad32:	009b      	lsls	r3, r3, #2
 800ad34:	220f      	movs	r2, #15
 800ad36:	fa02 f303 	lsl.w	r3, r2, r3
 800ad3a:	68ba      	ldr	r2, [r7, #8]
 800ad3c:	4013      	ands	r3, r2
 800ad3e:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	4a64      	ldr	r2, [pc, #400]	; (800aed4 <HAL_GPIO_DeInit+0x1e0>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d031      	beq.n	800adac <HAL_GPIO_DeInit+0xb8>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	4a63      	ldr	r2, [pc, #396]	; (800aed8 <HAL_GPIO_DeInit+0x1e4>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d02b      	beq.n	800ada8 <HAL_GPIO_DeInit+0xb4>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4a62      	ldr	r2, [pc, #392]	; (800aedc <HAL_GPIO_DeInit+0x1e8>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d025      	beq.n	800ada4 <HAL_GPIO_DeInit+0xb0>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	4a61      	ldr	r2, [pc, #388]	; (800aee0 <HAL_GPIO_DeInit+0x1ec>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d01f      	beq.n	800ada0 <HAL_GPIO_DeInit+0xac>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	4a60      	ldr	r2, [pc, #384]	; (800aee4 <HAL_GPIO_DeInit+0x1f0>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d019      	beq.n	800ad9c <HAL_GPIO_DeInit+0xa8>
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	4a5f      	ldr	r2, [pc, #380]	; (800aee8 <HAL_GPIO_DeInit+0x1f4>)
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	d013      	beq.n	800ad98 <HAL_GPIO_DeInit+0xa4>
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	4a5e      	ldr	r2, [pc, #376]	; (800aeec <HAL_GPIO_DeInit+0x1f8>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d00d      	beq.n	800ad94 <HAL_GPIO_DeInit+0xa0>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	4a5d      	ldr	r2, [pc, #372]	; (800aef0 <HAL_GPIO_DeInit+0x1fc>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d007      	beq.n	800ad90 <HAL_GPIO_DeInit+0x9c>
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	4a5c      	ldr	r2, [pc, #368]	; (800aef4 <HAL_GPIO_DeInit+0x200>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d101      	bne.n	800ad8c <HAL_GPIO_DeInit+0x98>
 800ad88:	2309      	movs	r3, #9
 800ad8a:	e010      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ad8c:	230a      	movs	r3, #10
 800ad8e:	e00e      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ad90:	2307      	movs	r3, #7
 800ad92:	e00c      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ad94:	2306      	movs	r3, #6
 800ad96:	e00a      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ad98:	2305      	movs	r3, #5
 800ad9a:	e008      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ad9c:	2304      	movs	r3, #4
 800ad9e:	e006      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ada0:	2303      	movs	r3, #3
 800ada2:	e004      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ada4:	2302      	movs	r3, #2
 800ada6:	e002      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800ada8:	2301      	movs	r3, #1
 800adaa:	e000      	b.n	800adae <HAL_GPIO_DeInit+0xba>
 800adac:	2300      	movs	r3, #0
 800adae:	697a      	ldr	r2, [r7, #20]
 800adb0:	f002 0203 	and.w	r2, r2, #3
 800adb4:	0092      	lsls	r2, r2, #2
 800adb6:	4093      	lsls	r3, r2
 800adb8:	68ba      	ldr	r2, [r7, #8]
 800adba:	429a      	cmp	r2, r3
 800adbc:	d136      	bne.n	800ae2c <HAL_GPIO_DeInit+0x138>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	681a      	ldr	r2, [r3, #0]
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	43db      	mvns	r3, r3
 800adc6:	401a      	ands	r2, r3
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	685a      	ldr	r2, [r3, #4]
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	43db      	mvns	r3, r3
 800add4:	401a      	ands	r2, r3
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800adda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adde:	685a      	ldr	r2, [r3, #4]
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	43db      	mvns	r3, r3
 800ade4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800ade8:	4013      	ands	r3, r2
 800adea:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800adec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800adf0:	681a      	ldr	r2, [r3, #0]
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	43db      	mvns	r3, r3
 800adf6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800adfa:	4013      	ands	r3, r2
 800adfc:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	f003 0303 	and.w	r3, r3, #3
 800ae04:	009b      	lsls	r3, r3, #2
 800ae06:	220f      	movs	r2, #15
 800ae08:	fa02 f303 	lsl.w	r3, r2, r3
 800ae0c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800ae0e:	4a30      	ldr	r2, [pc, #192]	; (800aed0 <HAL_GPIO_DeInit+0x1dc>)
 800ae10:	697b      	ldr	r3, [r7, #20]
 800ae12:	089b      	lsrs	r3, r3, #2
 800ae14:	3302      	adds	r3, #2
 800ae16:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	43da      	mvns	r2, r3
 800ae1e:	482c      	ldr	r0, [pc, #176]	; (800aed0 <HAL_GPIO_DeInit+0x1dc>)
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	089b      	lsrs	r3, r3, #2
 800ae24:	400a      	ands	r2, r1
 800ae26:	3302      	adds	r3, #2
 800ae28:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681a      	ldr	r2, [r3, #0]
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	005b      	lsls	r3, r3, #1
 800ae34:	2103      	movs	r1, #3
 800ae36:	fa01 f303 	lsl.w	r3, r1, r3
 800ae3a:	431a      	orrs	r2, r3
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	08da      	lsrs	r2, r3, #3
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	3208      	adds	r2, #8
 800ae48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ae4c:	697b      	ldr	r3, [r7, #20]
 800ae4e:	f003 0307 	and.w	r3, r3, #7
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	220f      	movs	r2, #15
 800ae56:	fa02 f303 	lsl.w	r3, r2, r3
 800ae5a:	43db      	mvns	r3, r3
 800ae5c:	697a      	ldr	r2, [r7, #20]
 800ae5e:	08d2      	lsrs	r2, r2, #3
 800ae60:	4019      	ands	r1, r3
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	3208      	adds	r2, #8
 800ae66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	68da      	ldr	r2, [r3, #12]
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	005b      	lsls	r3, r3, #1
 800ae72:	2103      	movs	r1, #3
 800ae74:	fa01 f303 	lsl.w	r3, r1, r3
 800ae78:	43db      	mvns	r3, r3
 800ae7a:	401a      	ands	r2, r3
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	685a      	ldr	r2, [r3, #4]
 800ae84:	2101      	movs	r1, #1
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	fa01 f303 	lsl.w	r3, r1, r3
 800ae8c:	43db      	mvns	r3, r3
 800ae8e:	401a      	ands	r2, r3
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	689a      	ldr	r2, [r3, #8]
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	005b      	lsls	r3, r3, #1
 800ae9c:	2103      	movs	r1, #3
 800ae9e:	fa01 f303 	lsl.w	r3, r1, r3
 800aea2:	43db      	mvns	r3, r3
 800aea4:	401a      	ands	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	609a      	str	r2, [r3, #8]
    }

    position++;
 800aeaa:	697b      	ldr	r3, [r7, #20]
 800aeac:	3301      	adds	r3, #1
 800aeae:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800aeb0:	683a      	ldr	r2, [r7, #0]
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	fa22 f303 	lsr.w	r3, r2, r3
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f47f af25 	bne.w	800ad08 <HAL_GPIO_DeInit+0x14>
  }
}
 800aebe:	bf00      	nop
 800aec0:	bf00      	nop
 800aec2:	371c      	adds	r7, #28
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr
 800aecc:	58000080 	.word	0x58000080
 800aed0:	58000400 	.word	0x58000400
 800aed4:	58020000 	.word	0x58020000
 800aed8:	58020400 	.word	0x58020400
 800aedc:	58020800 	.word	0x58020800
 800aee0:	58020c00 	.word	0x58020c00
 800aee4:	58021000 	.word	0x58021000
 800aee8:	58021400 	.word	0x58021400
 800aeec:	58021800 	.word	0x58021800
 800aef0:	58021c00 	.word	0x58021c00
 800aef4:	58022400 	.word	0x58022400

0800aef8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800aef8:	b480      	push	{r7}
 800aefa:	b085      	sub	sp, #20
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	460b      	mov	r3, r1
 800af02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	691a      	ldr	r2, [r3, #16]
 800af08:	887b      	ldrh	r3, [r7, #2]
 800af0a:	4013      	ands	r3, r2
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d002      	beq.n	800af16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800af10:	2301      	movs	r3, #1
 800af12:	73fb      	strb	r3, [r7, #15]
 800af14:	e001      	b.n	800af1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800af16:	2300      	movs	r3, #0
 800af18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800af1a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af1c:	4618      	mov	r0, r3
 800af1e:	3714      	adds	r7, #20
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr

0800af28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800af28:	b480      	push	{r7}
 800af2a:	b083      	sub	sp, #12
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	460b      	mov	r3, r1
 800af32:	807b      	strh	r3, [r7, #2]
 800af34:	4613      	mov	r3, r2
 800af36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800af38:	787b      	ldrb	r3, [r7, #1]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d003      	beq.n	800af46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800af3e:	887a      	ldrh	r2, [r7, #2]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800af44:	e003      	b.n	800af4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800af46:	887b      	ldrh	r3, [r7, #2]
 800af48:	041a      	lsls	r2, r3, #16
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	619a      	str	r2, [r3, #24]
}
 800af4e:	bf00      	nop
 800af50:	370c      	adds	r7, #12
 800af52:	46bd      	mov	sp, r7
 800af54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af58:	4770      	bx	lr
	...

0800af5c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800af64:	4b19      	ldr	r3, [pc, #100]	; (800afcc <HAL_PWREx_ConfigSupply+0x70>)
 800af66:	68db      	ldr	r3, [r3, #12]
 800af68:	f003 0304 	and.w	r3, r3, #4
 800af6c:	2b04      	cmp	r3, #4
 800af6e:	d00a      	beq.n	800af86 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800af70:	4b16      	ldr	r3, [pc, #88]	; (800afcc <HAL_PWREx_ConfigSupply+0x70>)
 800af72:	68db      	ldr	r3, [r3, #12]
 800af74:	f003 0307 	and.w	r3, r3, #7
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	429a      	cmp	r2, r3
 800af7c:	d001      	beq.n	800af82 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800af7e:	2301      	movs	r3, #1
 800af80:	e01f      	b.n	800afc2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800af82:	2300      	movs	r3, #0
 800af84:	e01d      	b.n	800afc2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800af86:	4b11      	ldr	r3, [pc, #68]	; (800afcc <HAL_PWREx_ConfigSupply+0x70>)
 800af88:	68db      	ldr	r3, [r3, #12]
 800af8a:	f023 0207 	bic.w	r2, r3, #7
 800af8e:	490f      	ldr	r1, [pc, #60]	; (800afcc <HAL_PWREx_ConfigSupply+0x70>)
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	4313      	orrs	r3, r2
 800af94:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800af96:	f7fa f83d 	bl	8005014 <HAL_GetTick>
 800af9a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800af9c:	e009      	b.n	800afb2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800af9e:	f7fa f839 	bl	8005014 <HAL_GetTick>
 800afa2:	4602      	mov	r2, r0
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	1ad3      	subs	r3, r2, r3
 800afa8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800afac:	d901      	bls.n	800afb2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800afae:	2301      	movs	r3, #1
 800afb0:	e007      	b.n	800afc2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800afb2:	4b06      	ldr	r3, [pc, #24]	; (800afcc <HAL_PWREx_ConfigSupply+0x70>)
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800afba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800afbe:	d1ee      	bne.n	800af9e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800afc0:	2300      	movs	r3, #0
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3710      	adds	r7, #16
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	58024800 	.word	0x58024800

0800afd0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b08c      	sub	sp, #48	; 0x30
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d101      	bne.n	800afe2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800afde:	2301      	movs	r3, #1
 800afe0:	e397      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	f003 0301 	and.w	r3, r3, #1
 800afea:	2b00      	cmp	r3, #0
 800afec:	f000 8087 	beq.w	800b0fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aff0:	4b9e      	ldr	r3, [pc, #632]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800aff2:	691b      	ldr	r3, [r3, #16]
 800aff4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aff8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800affa:	4b9c      	ldr	r3, [pc, #624]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800affc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800affe:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b002:	2b10      	cmp	r3, #16
 800b004:	d007      	beq.n	800b016 <HAL_RCC_OscConfig+0x46>
 800b006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b008:	2b18      	cmp	r3, #24
 800b00a:	d110      	bne.n	800b02e <HAL_RCC_OscConfig+0x5e>
 800b00c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b00e:	f003 0303 	and.w	r3, r3, #3
 800b012:	2b02      	cmp	r3, #2
 800b014:	d10b      	bne.n	800b02e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b016:	4b95      	ldr	r3, [pc, #596]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d06c      	beq.n	800b0fc <HAL_RCC_OscConfig+0x12c>
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	685b      	ldr	r3, [r3, #4]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d168      	bne.n	800b0fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800b02a:	2301      	movs	r3, #1
 800b02c:	e371      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b036:	d106      	bne.n	800b046 <HAL_RCC_OscConfig+0x76>
 800b038:	4b8c      	ldr	r3, [pc, #560]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a8b      	ldr	r2, [pc, #556]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b03e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b042:	6013      	str	r3, [r2, #0]
 800b044:	e02e      	b.n	800b0a4 <HAL_RCC_OscConfig+0xd4>
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d10c      	bne.n	800b068 <HAL_RCC_OscConfig+0x98>
 800b04e:	4b87      	ldr	r3, [pc, #540]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	4a86      	ldr	r2, [pc, #536]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b054:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b058:	6013      	str	r3, [r2, #0]
 800b05a:	4b84      	ldr	r3, [pc, #528]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	4a83      	ldr	r2, [pc, #524]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b060:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b064:	6013      	str	r3, [r2, #0]
 800b066:	e01d      	b.n	800b0a4 <HAL_RCC_OscConfig+0xd4>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b070:	d10c      	bne.n	800b08c <HAL_RCC_OscConfig+0xbc>
 800b072:	4b7e      	ldr	r3, [pc, #504]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4a7d      	ldr	r2, [pc, #500]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b078:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b07c:	6013      	str	r3, [r2, #0]
 800b07e:	4b7b      	ldr	r3, [pc, #492]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	4a7a      	ldr	r2, [pc, #488]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b084:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b088:	6013      	str	r3, [r2, #0]
 800b08a:	e00b      	b.n	800b0a4 <HAL_RCC_OscConfig+0xd4>
 800b08c:	4b77      	ldr	r3, [pc, #476]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4a76      	ldr	r2, [pc, #472]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b092:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b096:	6013      	str	r3, [r2, #0]
 800b098:	4b74      	ldr	r3, [pc, #464]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	4a73      	ldr	r2, [pc, #460]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b09e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b0a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d013      	beq.n	800b0d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0ac:	f7f9 ffb2 	bl	8005014 <HAL_GetTick>
 800b0b0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b0b2:	e008      	b.n	800b0c6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b0b4:	f7f9 ffae 	bl	8005014 <HAL_GetTick>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0bc:	1ad3      	subs	r3, r2, r3
 800b0be:	2b64      	cmp	r3, #100	; 0x64
 800b0c0:	d901      	bls.n	800b0c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800b0c2:	2303      	movs	r3, #3
 800b0c4:	e325      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b0c6:	4b69      	ldr	r3, [pc, #420]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d0f0      	beq.n	800b0b4 <HAL_RCC_OscConfig+0xe4>
 800b0d2:	e014      	b.n	800b0fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0d4:	f7f9 ff9e 	bl	8005014 <HAL_GetTick>
 800b0d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b0da:	e008      	b.n	800b0ee <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b0dc:	f7f9 ff9a 	bl	8005014 <HAL_GetTick>
 800b0e0:	4602      	mov	r2, r0
 800b0e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0e4:	1ad3      	subs	r3, r2, r3
 800b0e6:	2b64      	cmp	r3, #100	; 0x64
 800b0e8:	d901      	bls.n	800b0ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800b0ea:	2303      	movs	r3, #3
 800b0ec:	e311      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b0ee:	4b5f      	ldr	r3, [pc, #380]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d1f0      	bne.n	800b0dc <HAL_RCC_OscConfig+0x10c>
 800b0fa:	e000      	b.n	800b0fe <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	f003 0302 	and.w	r3, r3, #2
 800b106:	2b00      	cmp	r3, #0
 800b108:	f000 808a 	beq.w	800b220 <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b10c:	4b57      	ldr	r3, [pc, #348]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b10e:	691b      	ldr	r3, [r3, #16]
 800b110:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b114:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b116:	4b55      	ldr	r3, [pc, #340]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b11a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b11c:	6a3b      	ldr	r3, [r7, #32]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d007      	beq.n	800b132 <HAL_RCC_OscConfig+0x162>
 800b122:	6a3b      	ldr	r3, [r7, #32]
 800b124:	2b18      	cmp	r3, #24
 800b126:	d137      	bne.n	800b198 <HAL_RCC_OscConfig+0x1c8>
 800b128:	69fb      	ldr	r3, [r7, #28]
 800b12a:	f003 0303 	and.w	r3, r3, #3
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d132      	bne.n	800b198 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b132:	4b4e      	ldr	r3, [pc, #312]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	f003 0304 	and.w	r3, r3, #4
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d005      	beq.n	800b14a <HAL_RCC_OscConfig+0x17a>
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	68db      	ldr	r3, [r3, #12]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d101      	bne.n	800b14a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b146:	2301      	movs	r3, #1
 800b148:	e2e3      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b14a:	4b48      	ldr	r3, [pc, #288]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f023 0219 	bic.w	r2, r3, #25
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	68db      	ldr	r3, [r3, #12]
 800b156:	4945      	ldr	r1, [pc, #276]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b158:	4313      	orrs	r3, r2
 800b15a:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b15c:	f7f9 ff5a 	bl	8005014 <HAL_GetTick>
 800b160:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b162:	e008      	b.n	800b176 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b164:	f7f9 ff56 	bl	8005014 <HAL_GetTick>
 800b168:	4602      	mov	r2, r0
 800b16a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b16c:	1ad3      	subs	r3, r2, r3
 800b16e:	2b02      	cmp	r3, #2
 800b170:	d901      	bls.n	800b176 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 800b172:	2303      	movs	r3, #3
 800b174:	e2cd      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b176:	4b3d      	ldr	r3, [pc, #244]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f003 0304 	and.w	r3, r3, #4
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d0f0      	beq.n	800b164 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b182:	4b3a      	ldr	r3, [pc, #232]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b184:	685b      	ldr	r3, [r3, #4]
 800b186:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	061b      	lsls	r3, r3, #24
 800b190:	4936      	ldr	r1, [pc, #216]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b192:	4313      	orrs	r3, r2
 800b194:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b196:	e043      	b.n	800b220 <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	68db      	ldr	r3, [r3, #12]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d026      	beq.n	800b1ee <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b1a0:	4b32      	ldr	r3, [pc, #200]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	f023 0219 	bic.w	r2, r3, #25
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	68db      	ldr	r3, [r3, #12]
 800b1ac:	492f      	ldr	r1, [pc, #188]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1b2:	f7f9 ff2f 	bl	8005014 <HAL_GetTick>
 800b1b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b1b8:	e008      	b.n	800b1cc <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b1ba:	f7f9 ff2b 	bl	8005014 <HAL_GetTick>
 800b1be:	4602      	mov	r2, r0
 800b1c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1c2:	1ad3      	subs	r3, r2, r3
 800b1c4:	2b02      	cmp	r3, #2
 800b1c6:	d901      	bls.n	800b1cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800b1c8:	2303      	movs	r3, #3
 800b1ca:	e2a2      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b1cc:	4b27      	ldr	r3, [pc, #156]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f003 0304 	and.w	r3, r3, #4
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d0f0      	beq.n	800b1ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1d8:	4b24      	ldr	r3, [pc, #144]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	691b      	ldr	r3, [r3, #16]
 800b1e4:	061b      	lsls	r3, r3, #24
 800b1e6:	4921      	ldr	r1, [pc, #132]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	604b      	str	r3, [r1, #4]
 800b1ec:	e018      	b.n	800b220 <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b1ee:	4b1f      	ldr	r3, [pc, #124]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	4a1e      	ldr	r2, [pc, #120]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b1f4:	f023 0301 	bic.w	r3, r3, #1
 800b1f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1fa:	f7f9 ff0b 	bl	8005014 <HAL_GetTick>
 800b1fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b200:	e008      	b.n	800b214 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b202:	f7f9 ff07 	bl	8005014 <HAL_GetTick>
 800b206:	4602      	mov	r2, r0
 800b208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b20a:	1ad3      	subs	r3, r2, r3
 800b20c:	2b02      	cmp	r3, #2
 800b20e:	d901      	bls.n	800b214 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 800b210:	2303      	movs	r3, #3
 800b212:	e27e      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b214:	4b15      	ldr	r3, [pc, #84]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f003 0304 	and.w	r3, r3, #4
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d1f0      	bne.n	800b202 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	f003 0310 	and.w	r3, r3, #16
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d06d      	beq.n	800b308 <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b22c:	4b0f      	ldr	r3, [pc, #60]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b22e:	691b      	ldr	r3, [r3, #16]
 800b230:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b234:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b236:	4b0d      	ldr	r3, [pc, #52]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b23a:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b23c:	69bb      	ldr	r3, [r7, #24]
 800b23e:	2b08      	cmp	r3, #8
 800b240:	d007      	beq.n	800b252 <HAL_RCC_OscConfig+0x282>
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	2b18      	cmp	r3, #24
 800b246:	d11e      	bne.n	800b286 <HAL_RCC_OscConfig+0x2b6>
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	f003 0303 	and.w	r3, r3, #3
 800b24e:	2b01      	cmp	r3, #1
 800b250:	d119      	bne.n	800b286 <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b252:	4b06      	ldr	r3, [pc, #24]	; (800b26c <HAL_RCC_OscConfig+0x29c>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d008      	beq.n	800b270 <HAL_RCC_OscConfig+0x2a0>
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	69db      	ldr	r3, [r3, #28]
 800b262:	2b80      	cmp	r3, #128	; 0x80
 800b264:	d004      	beq.n	800b270 <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 800b266:	2301      	movs	r3, #1
 800b268:	e253      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
 800b26a:	bf00      	nop
 800b26c:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b270:	4ba3      	ldr	r3, [pc, #652]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b272:	68db      	ldr	r3, [r3, #12]
 800b274:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6a1b      	ldr	r3, [r3, #32]
 800b27c:	061b      	lsls	r3, r3, #24
 800b27e:	49a0      	ldr	r1, [pc, #640]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b280:	4313      	orrs	r3, r2
 800b282:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b284:	e040      	b.n	800b308 <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	69db      	ldr	r3, [r3, #28]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d023      	beq.n	800b2d6 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800b28e:	4b9c      	ldr	r3, [pc, #624]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4a9b      	ldr	r2, [pc, #620]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b298:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b29a:	f7f9 febb 	bl	8005014 <HAL_GetTick>
 800b29e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b2a0:	e008      	b.n	800b2b4 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b2a2:	f7f9 feb7 	bl	8005014 <HAL_GetTick>
 800b2a6:	4602      	mov	r2, r0
 800b2a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2aa:	1ad3      	subs	r3, r2, r3
 800b2ac:	2b02      	cmp	r3, #2
 800b2ae:	d901      	bls.n	800b2b4 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 800b2b0:	2303      	movs	r3, #3
 800b2b2:	e22e      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b2b4:	4b92      	ldr	r3, [pc, #584]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d0f0      	beq.n	800b2a2 <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800b2c0:	4b8f      	ldr	r3, [pc, #572]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b2c2:	68db      	ldr	r3, [r3, #12]
 800b2c4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	6a1b      	ldr	r3, [r3, #32]
 800b2cc:	061b      	lsls	r3, r3, #24
 800b2ce:	498c      	ldr	r1, [pc, #560]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	60cb      	str	r3, [r1, #12]
 800b2d4:	e018      	b.n	800b308 <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800b2d6:	4b8a      	ldr	r3, [pc, #552]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	4a89      	ldr	r2, [pc, #548]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b2dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b2e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b2e2:	f7f9 fe97 	bl	8005014 <HAL_GetTick>
 800b2e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b2e8:	e008      	b.n	800b2fc <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800b2ea:	f7f9 fe93 	bl	8005014 <HAL_GetTick>
 800b2ee:	4602      	mov	r2, r0
 800b2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f2:	1ad3      	subs	r3, r2, r3
 800b2f4:	2b02      	cmp	r3, #2
 800b2f6:	d901      	bls.n	800b2fc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	e20a      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800b2fc:	4b80      	ldr	r3, [pc, #512]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b304:	2b00      	cmp	r3, #0
 800b306:	d1f0      	bne.n	800b2ea <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f003 0308 	and.w	r3, r3, #8
 800b310:	2b00      	cmp	r3, #0
 800b312:	d036      	beq.n	800b382 <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	695b      	ldr	r3, [r3, #20]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d019      	beq.n	800b350 <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b31c:	4b78      	ldr	r3, [pc, #480]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b31e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b320:	4a77      	ldr	r2, [pc, #476]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b322:	f043 0301 	orr.w	r3, r3, #1
 800b326:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b328:	f7f9 fe74 	bl	8005014 <HAL_GetTick>
 800b32c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b32e:	e008      	b.n	800b342 <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b330:	f7f9 fe70 	bl	8005014 <HAL_GetTick>
 800b334:	4602      	mov	r2, r0
 800b336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b338:	1ad3      	subs	r3, r2, r3
 800b33a:	2b02      	cmp	r3, #2
 800b33c:	d901      	bls.n	800b342 <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 800b33e:	2303      	movs	r3, #3
 800b340:	e1e7      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800b342:	4b6f      	ldr	r3, [pc, #444]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b344:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b346:	f003 0302 	and.w	r3, r3, #2
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d0f0      	beq.n	800b330 <HAL_RCC_OscConfig+0x360>
 800b34e:	e018      	b.n	800b382 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b350:	4b6b      	ldr	r3, [pc, #428]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b352:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b354:	4a6a      	ldr	r2, [pc, #424]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b356:	f023 0301 	bic.w	r3, r3, #1
 800b35a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b35c:	f7f9 fe5a 	bl	8005014 <HAL_GetTick>
 800b360:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b362:	e008      	b.n	800b376 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b364:	f7f9 fe56 	bl	8005014 <HAL_GetTick>
 800b368:	4602      	mov	r2, r0
 800b36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b36c:	1ad3      	subs	r3, r2, r3
 800b36e:	2b02      	cmp	r3, #2
 800b370:	d901      	bls.n	800b376 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800b372:	2303      	movs	r3, #3
 800b374:	e1cd      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800b376:	4b62      	ldr	r3, [pc, #392]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b378:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b37a:	f003 0302 	and.w	r3, r3, #2
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d1f0      	bne.n	800b364 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f003 0320 	and.w	r3, r3, #32
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d036      	beq.n	800b3fc <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	699b      	ldr	r3, [r3, #24]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d019      	beq.n	800b3ca <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b396:	4b5a      	ldr	r3, [pc, #360]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	4a59      	ldr	r2, [pc, #356]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b39c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b3a0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b3a2:	f7f9 fe37 	bl	8005014 <HAL_GetTick>
 800b3a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b3a8:	e008      	b.n	800b3bc <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b3aa:	f7f9 fe33 	bl	8005014 <HAL_GetTick>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3b2:	1ad3      	subs	r3, r2, r3
 800b3b4:	2b02      	cmp	r3, #2
 800b3b6:	d901      	bls.n	800b3bc <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800b3b8:	2303      	movs	r3, #3
 800b3ba:	e1aa      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800b3bc:	4b50      	ldr	r3, [pc, #320]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d0f0      	beq.n	800b3aa <HAL_RCC_OscConfig+0x3da>
 800b3c8:	e018      	b.n	800b3fc <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b3ca:	4b4d      	ldr	r3, [pc, #308]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	4a4c      	ldr	r2, [pc, #304]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b3d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b3d4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800b3d6:	f7f9 fe1d 	bl	8005014 <HAL_GetTick>
 800b3da:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b3dc:	e008      	b.n	800b3f0 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800b3de:	f7f9 fe19 	bl	8005014 <HAL_GetTick>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e6:	1ad3      	subs	r3, r2, r3
 800b3e8:	2b02      	cmp	r3, #2
 800b3ea:	d901      	bls.n	800b3f0 <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 800b3ec:	2303      	movs	r3, #3
 800b3ee:	e190      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800b3f0:	4b43      	ldr	r3, [pc, #268]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d1f0      	bne.n	800b3de <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f003 0304 	and.w	r3, r3, #4
 800b404:	2b00      	cmp	r3, #0
 800b406:	f000 8085 	beq.w	800b514 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800b40a:	4b3e      	ldr	r3, [pc, #248]	; (800b504 <HAL_RCC_OscConfig+0x534>)
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	4a3d      	ldr	r2, [pc, #244]	; (800b504 <HAL_RCC_OscConfig+0x534>)
 800b410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b414:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b416:	f7f9 fdfd 	bl	8005014 <HAL_GetTick>
 800b41a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b41c:	e008      	b.n	800b430 <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b41e:	f7f9 fdf9 	bl	8005014 <HAL_GetTick>
 800b422:	4602      	mov	r2, r0
 800b424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b426:	1ad3      	subs	r3, r2, r3
 800b428:	2b64      	cmp	r3, #100	; 0x64
 800b42a:	d901      	bls.n	800b430 <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 800b42c:	2303      	movs	r3, #3
 800b42e:	e170      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b430:	4b34      	ldr	r3, [pc, #208]	; (800b504 <HAL_RCC_OscConfig+0x534>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d0f0      	beq.n	800b41e <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	689b      	ldr	r3, [r3, #8]
 800b440:	2b01      	cmp	r3, #1
 800b442:	d106      	bne.n	800b452 <HAL_RCC_OscConfig+0x482>
 800b444:	4b2e      	ldr	r3, [pc, #184]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b448:	4a2d      	ldr	r2, [pc, #180]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b44a:	f043 0301 	orr.w	r3, r3, #1
 800b44e:	6713      	str	r3, [r2, #112]	; 0x70
 800b450:	e02d      	b.n	800b4ae <HAL_RCC_OscConfig+0x4de>
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	689b      	ldr	r3, [r3, #8]
 800b456:	2b00      	cmp	r3, #0
 800b458:	d10c      	bne.n	800b474 <HAL_RCC_OscConfig+0x4a4>
 800b45a:	4b29      	ldr	r3, [pc, #164]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b45c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b45e:	4a28      	ldr	r2, [pc, #160]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b460:	f023 0301 	bic.w	r3, r3, #1
 800b464:	6713      	str	r3, [r2, #112]	; 0x70
 800b466:	4b26      	ldr	r3, [pc, #152]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b46a:	4a25      	ldr	r2, [pc, #148]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b46c:	f023 0304 	bic.w	r3, r3, #4
 800b470:	6713      	str	r3, [r2, #112]	; 0x70
 800b472:	e01c      	b.n	800b4ae <HAL_RCC_OscConfig+0x4de>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	2b05      	cmp	r3, #5
 800b47a:	d10c      	bne.n	800b496 <HAL_RCC_OscConfig+0x4c6>
 800b47c:	4b20      	ldr	r3, [pc, #128]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b47e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b480:	4a1f      	ldr	r2, [pc, #124]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b482:	f043 0304 	orr.w	r3, r3, #4
 800b486:	6713      	str	r3, [r2, #112]	; 0x70
 800b488:	4b1d      	ldr	r3, [pc, #116]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b48a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b48c:	4a1c      	ldr	r2, [pc, #112]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b48e:	f043 0301 	orr.w	r3, r3, #1
 800b492:	6713      	str	r3, [r2, #112]	; 0x70
 800b494:	e00b      	b.n	800b4ae <HAL_RCC_OscConfig+0x4de>
 800b496:	4b1a      	ldr	r3, [pc, #104]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b49a:	4a19      	ldr	r2, [pc, #100]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b49c:	f023 0301 	bic.w	r3, r3, #1
 800b4a0:	6713      	str	r3, [r2, #112]	; 0x70
 800b4a2:	4b17      	ldr	r3, [pc, #92]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b4a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4a6:	4a16      	ldr	r2, [pc, #88]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b4a8:	f023 0304 	bic.w	r3, r3, #4
 800b4ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	689b      	ldr	r3, [r3, #8]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d015      	beq.n	800b4e2 <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4b6:	f7f9 fdad 	bl	8005014 <HAL_GetTick>
 800b4ba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b4bc:	e00a      	b.n	800b4d4 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b4be:	f7f9 fda9 	bl	8005014 <HAL_GetTick>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c6:	1ad3      	subs	r3, r2, r3
 800b4c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4cc:	4293      	cmp	r3, r2
 800b4ce:	d901      	bls.n	800b4d4 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 800b4d0:	2303      	movs	r3, #3
 800b4d2:	e11e      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b4d4:	4b0a      	ldr	r3, [pc, #40]	; (800b500 <HAL_RCC_OscConfig+0x530>)
 800b4d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4d8:	f003 0302 	and.w	r3, r3, #2
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d0ee      	beq.n	800b4be <HAL_RCC_OscConfig+0x4ee>
 800b4e0:	e018      	b.n	800b514 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b4e2:	f7f9 fd97 	bl	8005014 <HAL_GetTick>
 800b4e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b4e8:	e00e      	b.n	800b508 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b4ea:	f7f9 fd93 	bl	8005014 <HAL_GetTick>
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4f2:	1ad3      	subs	r3, r2, r3
 800b4f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d905      	bls.n	800b508 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800b4fc:	2303      	movs	r3, #3
 800b4fe:	e108      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
 800b500:	58024400 	.word	0x58024400
 800b504:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800b508:	4b84      	ldr	r3, [pc, #528]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b50a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b50c:	f003 0302 	and.w	r3, r3, #2
 800b510:	2b00      	cmp	r3, #0
 800b512:	d1ea      	bne.n	800b4ea <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b518:	2b00      	cmp	r3, #0
 800b51a:	f000 80f9 	beq.w	800b710 <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800b51e:	4b7f      	ldr	r3, [pc, #508]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b520:	691b      	ldr	r3, [r3, #16]
 800b522:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b526:	2b18      	cmp	r3, #24
 800b528:	f000 80b4 	beq.w	800b694 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b530:	2b02      	cmp	r3, #2
 800b532:	f040 8095 	bne.w	800b660 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b536:	4b79      	ldr	r3, [pc, #484]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	4a78      	ldr	r2, [pc, #480]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b53c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b540:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b542:	f7f9 fd67 	bl	8005014 <HAL_GetTick>
 800b546:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b548:	e008      	b.n	800b55c <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b54a:	f7f9 fd63 	bl	8005014 <HAL_GetTick>
 800b54e:	4602      	mov	r2, r0
 800b550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b552:	1ad3      	subs	r3, r2, r3
 800b554:	2b02      	cmp	r3, #2
 800b556:	d901      	bls.n	800b55c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800b558:	2303      	movs	r3, #3
 800b55a:	e0da      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b55c:	4b6f      	ldr	r3, [pc, #444]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b564:	2b00      	cmp	r3, #0
 800b566:	d1f0      	bne.n	800b54a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b568:	4b6c      	ldr	r3, [pc, #432]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b56a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b56c:	4b6c      	ldr	r3, [pc, #432]	; (800b720 <HAL_RCC_OscConfig+0x750>)
 800b56e:	4013      	ands	r3, r2
 800b570:	687a      	ldr	r2, [r7, #4]
 800b572:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b578:	0112      	lsls	r2, r2, #4
 800b57a:	430a      	orrs	r2, r1
 800b57c:	4967      	ldr	r1, [pc, #412]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b57e:	4313      	orrs	r3, r2
 800b580:	628b      	str	r3, [r1, #40]	; 0x28
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b586:	3b01      	subs	r3, #1
 800b588:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b590:	3b01      	subs	r3, #1
 800b592:	025b      	lsls	r3, r3, #9
 800b594:	b29b      	uxth	r3, r3
 800b596:	431a      	orrs	r2, r3
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b59c:	3b01      	subs	r3, #1
 800b59e:	041b      	lsls	r3, r3, #16
 800b5a0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800b5a4:	431a      	orrs	r2, r3
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5aa:	3b01      	subs	r3, #1
 800b5ac:	061b      	lsls	r3, r3, #24
 800b5ae:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800b5b2:	495a      	ldr	r1, [pc, #360]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800b5b8:	4b58      	ldr	r3, [pc, #352]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5bc:	4a57      	ldr	r2, [pc, #348]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5be:	f023 0301 	bic.w	r3, r3, #1
 800b5c2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800b5c4:	4b55      	ldr	r3, [pc, #340]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b5c8:	4b56      	ldr	r3, [pc, #344]	; (800b724 <HAL_RCC_OscConfig+0x754>)
 800b5ca:	4013      	ands	r3, r2
 800b5cc:	687a      	ldr	r2, [r7, #4]
 800b5ce:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800b5d0:	00d2      	lsls	r2, r2, #3
 800b5d2:	4952      	ldr	r1, [pc, #328]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5d4:	4313      	orrs	r3, r2
 800b5d6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800b5d8:	4b50      	ldr	r3, [pc, #320]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5dc:	f023 020c 	bic.w	r2, r3, #12
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e4:	494d      	ldr	r1, [pc, #308]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800b5ea:	4b4c      	ldr	r3, [pc, #304]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5ee:	f023 0202 	bic.w	r2, r3, #2
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5f6:	4949      	ldr	r1, [pc, #292]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5f8:	4313      	orrs	r3, r2
 800b5fa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800b5fc:	4b47      	ldr	r3, [pc, #284]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b5fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b600:	4a46      	ldr	r2, [pc, #280]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b602:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b606:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b608:	4b44      	ldr	r3, [pc, #272]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b60a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b60c:	4a43      	ldr	r2, [pc, #268]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b60e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b612:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800b614:	4b41      	ldr	r3, [pc, #260]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b618:	4a40      	ldr	r2, [pc, #256]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b61a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b61e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800b620:	4b3e      	ldr	r3, [pc, #248]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b624:	4a3d      	ldr	r2, [pc, #244]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b626:	f043 0301 	orr.w	r3, r3, #1
 800b62a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b62c:	4b3b      	ldr	r3, [pc, #236]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	4a3a      	ldr	r2, [pc, #232]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b632:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b638:	f7f9 fcec 	bl	8005014 <HAL_GetTick>
 800b63c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b63e:	e008      	b.n	800b652 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b640:	f7f9 fce8 	bl	8005014 <HAL_GetTick>
 800b644:	4602      	mov	r2, r0
 800b646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b648:	1ad3      	subs	r3, r2, r3
 800b64a:	2b02      	cmp	r3, #2
 800b64c:	d901      	bls.n	800b652 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800b64e:	2303      	movs	r3, #3
 800b650:	e05f      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b652:	4b32      	ldr	r3, [pc, #200]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d0f0      	beq.n	800b640 <HAL_RCC_OscConfig+0x670>
 800b65e:	e057      	b.n	800b710 <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b660:	4b2e      	ldr	r3, [pc, #184]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	4a2d      	ldr	r2, [pc, #180]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b666:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b66a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b66c:	f7f9 fcd2 	bl	8005014 <HAL_GetTick>
 800b670:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b672:	e008      	b.n	800b686 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b674:	f7f9 fcce 	bl	8005014 <HAL_GetTick>
 800b678:	4602      	mov	r2, r0
 800b67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b67c:	1ad3      	subs	r3, r2, r3
 800b67e:	2b02      	cmp	r3, #2
 800b680:	d901      	bls.n	800b686 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800b682:	2303      	movs	r3, #3
 800b684:	e045      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800b686:	4b25      	ldr	r3, [pc, #148]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d1f0      	bne.n	800b674 <HAL_RCC_OscConfig+0x6a4>
 800b692:	e03d      	b.n	800b710 <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800b694:	4b21      	ldr	r3, [pc, #132]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b698:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800b69a:	4b20      	ldr	r3, [pc, #128]	; (800b71c <HAL_RCC_OscConfig+0x74c>)
 800b69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b69e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6a4:	2b01      	cmp	r3, #1
 800b6a6:	d031      	beq.n	800b70c <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b6a8:	693b      	ldr	r3, [r7, #16]
 800b6aa:	f003 0203 	and.w	r2, r3, #3
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d12a      	bne.n	800b70c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b6b6:	693b      	ldr	r3, [r7, #16]
 800b6b8:	091b      	lsrs	r3, r3, #4
 800b6ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b6c2:	429a      	cmp	r2, r3
 800b6c4:	d122      	bne.n	800b70c <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6d0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800b6d2:	429a      	cmp	r2, r3
 800b6d4:	d11a      	bne.n	800b70c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	0a5b      	lsrs	r3, r3, #9
 800b6da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6e2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	d111      	bne.n	800b70c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	0c1b      	lsrs	r3, r3, #16
 800b6ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6f4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800b6f6:	429a      	cmp	r2, r3
 800b6f8:	d108      	bne.n	800b70c <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	0e1b      	lsrs	r3, r3, #24
 800b6fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b706:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800b708:	429a      	cmp	r2, r3
 800b70a:	d001      	beq.n	800b710 <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 800b70c:	2301      	movs	r3, #1
 800b70e:	e000      	b.n	800b712 <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 800b710:	2300      	movs	r3, #0
}
 800b712:	4618      	mov	r0, r3
 800b714:	3730      	adds	r7, #48	; 0x30
 800b716:	46bd      	mov	sp, r7
 800b718:	bd80      	pop	{r7, pc}
 800b71a:	bf00      	nop
 800b71c:	58024400 	.word	0x58024400
 800b720:	fffffc0c 	.word	0xfffffc0c
 800b724:	ffff0007 	.word	0xffff0007

0800b728 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b086      	sub	sp, #24
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d101      	bne.n	800b73c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b738:	2301      	movs	r3, #1
 800b73a:	e19c      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b73c:	4b8a      	ldr	r3, [pc, #552]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	f003 030f 	and.w	r3, r3, #15
 800b744:	683a      	ldr	r2, [r7, #0]
 800b746:	429a      	cmp	r2, r3
 800b748:	d910      	bls.n	800b76c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b74a:	4b87      	ldr	r3, [pc, #540]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	f023 020f 	bic.w	r2, r3, #15
 800b752:	4985      	ldr	r1, [pc, #532]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	4313      	orrs	r3, r2
 800b758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b75a:	4b83      	ldr	r3, [pc, #524]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f003 030f 	and.w	r3, r3, #15
 800b762:	683a      	ldr	r2, [r7, #0]
 800b764:	429a      	cmp	r2, r3
 800b766:	d001      	beq.n	800b76c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b768:	2301      	movs	r3, #1
 800b76a:	e184      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	f003 0304 	and.w	r3, r3, #4
 800b774:	2b00      	cmp	r3, #0
 800b776:	d010      	beq.n	800b79a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	691a      	ldr	r2, [r3, #16]
 800b77c:	4b7b      	ldr	r3, [pc, #492]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b77e:	699b      	ldr	r3, [r3, #24]
 800b780:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b784:	429a      	cmp	r2, r3
 800b786:	d908      	bls.n	800b79a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b788:	4b78      	ldr	r3, [pc, #480]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b78a:	699b      	ldr	r3, [r3, #24]
 800b78c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	691b      	ldr	r3, [r3, #16]
 800b794:	4975      	ldr	r1, [pc, #468]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b796:	4313      	orrs	r3, r2
 800b798:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	f003 0308 	and.w	r3, r3, #8
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d010      	beq.n	800b7c8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	695a      	ldr	r2, [r3, #20]
 800b7aa:	4b70      	ldr	r3, [pc, #448]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b7ac:	69db      	ldr	r3, [r3, #28]
 800b7ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b7b2:	429a      	cmp	r2, r3
 800b7b4:	d908      	bls.n	800b7c8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b7b6:	4b6d      	ldr	r3, [pc, #436]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b7b8:	69db      	ldr	r3, [r3, #28]
 800b7ba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	695b      	ldr	r3, [r3, #20]
 800b7c2:	496a      	ldr	r1, [pc, #424]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b7c4:	4313      	orrs	r3, r2
 800b7c6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	f003 0310 	and.w	r3, r3, #16
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d010      	beq.n	800b7f6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	699a      	ldr	r2, [r3, #24]
 800b7d8:	4b64      	ldr	r3, [pc, #400]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b7da:	69db      	ldr	r3, [r3, #28]
 800b7dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d908      	bls.n	800b7f6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b7e4:	4b61      	ldr	r3, [pc, #388]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b7e6:	69db      	ldr	r3, [r3, #28]
 800b7e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	699b      	ldr	r3, [r3, #24]
 800b7f0:	495e      	ldr	r1, [pc, #376]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f003 0320 	and.w	r3, r3, #32
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d010      	beq.n	800b824 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	69da      	ldr	r2, [r3, #28]
 800b806:	4b59      	ldr	r3, [pc, #356]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b808:	6a1b      	ldr	r3, [r3, #32]
 800b80a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b80e:	429a      	cmp	r2, r3
 800b810:	d908      	bls.n	800b824 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800b812:	4b56      	ldr	r3, [pc, #344]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b814:	6a1b      	ldr	r3, [r3, #32]
 800b816:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	69db      	ldr	r3, [r3, #28]
 800b81e:	4953      	ldr	r1, [pc, #332]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b820:	4313      	orrs	r3, r2
 800b822:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f003 0302 	and.w	r3, r3, #2
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d010      	beq.n	800b852 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	68da      	ldr	r2, [r3, #12]
 800b834:	4b4d      	ldr	r3, [pc, #308]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b836:	699b      	ldr	r3, [r3, #24]
 800b838:	f003 030f 	and.w	r3, r3, #15
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d908      	bls.n	800b852 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b840:	4b4a      	ldr	r3, [pc, #296]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b842:	699b      	ldr	r3, [r3, #24]
 800b844:	f023 020f 	bic.w	r2, r3, #15
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	68db      	ldr	r3, [r3, #12]
 800b84c:	4947      	ldr	r1, [pc, #284]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b84e:	4313      	orrs	r3, r2
 800b850:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f003 0301 	and.w	r3, r3, #1
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d055      	beq.n	800b90a <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b85e:	4b43      	ldr	r3, [pc, #268]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b860:	699b      	ldr	r3, [r3, #24]
 800b862:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	4940      	ldr	r1, [pc, #256]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b86c:	4313      	orrs	r3, r2
 800b86e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	2b02      	cmp	r3, #2
 800b876:	d107      	bne.n	800b888 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b878:	4b3c      	ldr	r3, [pc, #240]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b880:	2b00      	cmp	r3, #0
 800b882:	d121      	bne.n	800b8c8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b884:	2301      	movs	r3, #1
 800b886:	e0f6      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	2b03      	cmp	r3, #3
 800b88e:	d107      	bne.n	800b8a0 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b890:	4b36      	ldr	r3, [pc, #216]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d115      	bne.n	800b8c8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b89c:	2301      	movs	r3, #1
 800b89e:	e0ea      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	685b      	ldr	r3, [r3, #4]
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d107      	bne.n	800b8b8 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b8a8:	4b30      	ldr	r3, [pc, #192]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d109      	bne.n	800b8c8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	e0de      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b8b8:	4b2c      	ldr	r3, [pc, #176]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f003 0304 	and.w	r3, r3, #4
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d101      	bne.n	800b8c8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b8c4:	2301      	movs	r3, #1
 800b8c6:	e0d6      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b8c8:	4b28      	ldr	r3, [pc, #160]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b8ca:	691b      	ldr	r3, [r3, #16]
 800b8cc:	f023 0207 	bic.w	r2, r3, #7
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	685b      	ldr	r3, [r3, #4]
 800b8d4:	4925      	ldr	r1, [pc, #148]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b8da:	f7f9 fb9b 	bl	8005014 <HAL_GetTick>
 800b8de:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b8e0:	e00a      	b.n	800b8f8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b8e2:	f7f9 fb97 	bl	8005014 <HAL_GetTick>
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	1ad3      	subs	r3, r2, r3
 800b8ec:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d901      	bls.n	800b8f8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800b8f4:	2303      	movs	r3, #3
 800b8f6:	e0be      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b8f8:	4b1c      	ldr	r3, [pc, #112]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b8fa:	691b      	ldr	r3, [r3, #16]
 800b8fc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	00db      	lsls	r3, r3, #3
 800b906:	429a      	cmp	r2, r3
 800b908:	d1eb      	bne.n	800b8e2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f003 0302 	and.w	r3, r3, #2
 800b912:	2b00      	cmp	r3, #0
 800b914:	d010      	beq.n	800b938 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	68da      	ldr	r2, [r3, #12]
 800b91a:	4b14      	ldr	r3, [pc, #80]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b91c:	699b      	ldr	r3, [r3, #24]
 800b91e:	f003 030f 	and.w	r3, r3, #15
 800b922:	429a      	cmp	r2, r3
 800b924:	d208      	bcs.n	800b938 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b926:	4b11      	ldr	r3, [pc, #68]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b928:	699b      	ldr	r3, [r3, #24]
 800b92a:	f023 020f 	bic.w	r2, r3, #15
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	68db      	ldr	r3, [r3, #12]
 800b932:	490e      	ldr	r1, [pc, #56]	; (800b96c <HAL_RCC_ClockConfig+0x244>)
 800b934:	4313      	orrs	r3, r2
 800b936:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b938:	4b0b      	ldr	r3, [pc, #44]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	f003 030f 	and.w	r3, r3, #15
 800b940:	683a      	ldr	r2, [r7, #0]
 800b942:	429a      	cmp	r2, r3
 800b944:	d214      	bcs.n	800b970 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b946:	4b08      	ldr	r3, [pc, #32]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f023 020f 	bic.w	r2, r3, #15
 800b94e:	4906      	ldr	r1, [pc, #24]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	4313      	orrs	r3, r2
 800b954:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b956:	4b04      	ldr	r3, [pc, #16]	; (800b968 <HAL_RCC_ClockConfig+0x240>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	f003 030f 	and.w	r3, r3, #15
 800b95e:	683a      	ldr	r2, [r7, #0]
 800b960:	429a      	cmp	r2, r3
 800b962:	d005      	beq.n	800b970 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b964:	2301      	movs	r3, #1
 800b966:	e086      	b.n	800ba76 <HAL_RCC_ClockConfig+0x34e>
 800b968:	52002000 	.word	0x52002000
 800b96c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	f003 0304 	and.w	r3, r3, #4
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d010      	beq.n	800b99e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	691a      	ldr	r2, [r3, #16]
 800b980:	4b3f      	ldr	r3, [pc, #252]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b982:	699b      	ldr	r3, [r3, #24]
 800b984:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b988:	429a      	cmp	r2, r3
 800b98a:	d208      	bcs.n	800b99e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b98c:	4b3c      	ldr	r3, [pc, #240]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b98e:	699b      	ldr	r3, [r3, #24]
 800b990:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	691b      	ldr	r3, [r3, #16]
 800b998:	4939      	ldr	r1, [pc, #228]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b99a:	4313      	orrs	r3, r2
 800b99c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	f003 0308 	and.w	r3, r3, #8
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d010      	beq.n	800b9cc <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	695a      	ldr	r2, [r3, #20]
 800b9ae:	4b34      	ldr	r3, [pc, #208]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b9b0:	69db      	ldr	r3, [r3, #28]
 800b9b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b9b6:	429a      	cmp	r2, r3
 800b9b8:	d208      	bcs.n	800b9cc <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b9ba:	4b31      	ldr	r3, [pc, #196]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b9bc:	69db      	ldr	r3, [r3, #28]
 800b9be:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	695b      	ldr	r3, [r3, #20]
 800b9c6:	492e      	ldr	r1, [pc, #184]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b9c8:	4313      	orrs	r3, r2
 800b9ca:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f003 0310 	and.w	r3, r3, #16
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d010      	beq.n	800b9fa <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	699a      	ldr	r2, [r3, #24]
 800b9dc:	4b28      	ldr	r3, [pc, #160]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b9de:	69db      	ldr	r3, [r3, #28]
 800b9e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d208      	bcs.n	800b9fa <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b9e8:	4b25      	ldr	r3, [pc, #148]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b9ea:	69db      	ldr	r3, [r3, #28]
 800b9ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	699b      	ldr	r3, [r3, #24]
 800b9f4:	4922      	ldr	r1, [pc, #136]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800b9f6:	4313      	orrs	r3, r2
 800b9f8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f003 0320 	and.w	r3, r3, #32
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d010      	beq.n	800ba28 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	69da      	ldr	r2, [r3, #28]
 800ba0a:	4b1d      	ldr	r3, [pc, #116]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800ba0c:	6a1b      	ldr	r3, [r3, #32]
 800ba0e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ba12:	429a      	cmp	r2, r3
 800ba14:	d208      	bcs.n	800ba28 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800ba16:	4b1a      	ldr	r3, [pc, #104]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800ba18:	6a1b      	ldr	r3, [r3, #32]
 800ba1a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	69db      	ldr	r3, [r3, #28]
 800ba22:	4917      	ldr	r1, [pc, #92]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800ba24:	4313      	orrs	r3, r2
 800ba26:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ba28:	f000 f834 	bl	800ba94 <HAL_RCC_GetSysClockFreq>
 800ba2c:	4602      	mov	r2, r0
 800ba2e:	4b14      	ldr	r3, [pc, #80]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800ba30:	699b      	ldr	r3, [r3, #24]
 800ba32:	0a1b      	lsrs	r3, r3, #8
 800ba34:	f003 030f 	and.w	r3, r3, #15
 800ba38:	4912      	ldr	r1, [pc, #72]	; (800ba84 <HAL_RCC_ClockConfig+0x35c>)
 800ba3a:	5ccb      	ldrb	r3, [r1, r3]
 800ba3c:	f003 031f 	and.w	r3, r3, #31
 800ba40:	fa22 f303 	lsr.w	r3, r2, r3
 800ba44:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ba46:	4b0e      	ldr	r3, [pc, #56]	; (800ba80 <HAL_RCC_ClockConfig+0x358>)
 800ba48:	699b      	ldr	r3, [r3, #24]
 800ba4a:	f003 030f 	and.w	r3, r3, #15
 800ba4e:	4a0d      	ldr	r2, [pc, #52]	; (800ba84 <HAL_RCC_ClockConfig+0x35c>)
 800ba50:	5cd3      	ldrb	r3, [r2, r3]
 800ba52:	f003 031f 	and.w	r3, r3, #31
 800ba56:	693a      	ldr	r2, [r7, #16]
 800ba58:	fa22 f303 	lsr.w	r3, r2, r3
 800ba5c:	4a0a      	ldr	r2, [pc, #40]	; (800ba88 <HAL_RCC_ClockConfig+0x360>)
 800ba5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ba60:	4a0a      	ldr	r2, [pc, #40]	; (800ba8c <HAL_RCC_ClockConfig+0x364>)
 800ba62:	693b      	ldr	r3, [r7, #16]
 800ba64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800ba66:	4b0a      	ldr	r3, [pc, #40]	; (800ba90 <HAL_RCC_ClockConfig+0x368>)
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	f7f9 fa88 	bl	8004f80 <HAL_InitTick>
 800ba70:	4603      	mov	r3, r0
 800ba72:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800ba74:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba76:	4618      	mov	r0, r3
 800ba78:	3718      	adds	r7, #24
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}
 800ba7e:	bf00      	nop
 800ba80:	58024400 	.word	0x58024400
 800ba84:	08016c6c 	.word	0x08016c6c
 800ba88:	2400014c 	.word	0x2400014c
 800ba8c:	24000148 	.word	0x24000148
 800ba90:	24000150 	.word	0x24000150

0800ba94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ba94:	b480      	push	{r7}
 800ba96:	b089      	sub	sp, #36	; 0x24
 800ba98:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ba9a:	4bb3      	ldr	r3, [pc, #716]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ba9c:	691b      	ldr	r3, [r3, #16]
 800ba9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800baa2:	2b18      	cmp	r3, #24
 800baa4:	f200 8155 	bhi.w	800bd52 <HAL_RCC_GetSysClockFreq+0x2be>
 800baa8:	a201      	add	r2, pc, #4	; (adr r2, 800bab0 <HAL_RCC_GetSysClockFreq+0x1c>)
 800baaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baae:	bf00      	nop
 800bab0:	0800bb15 	.word	0x0800bb15
 800bab4:	0800bd53 	.word	0x0800bd53
 800bab8:	0800bd53 	.word	0x0800bd53
 800babc:	0800bd53 	.word	0x0800bd53
 800bac0:	0800bd53 	.word	0x0800bd53
 800bac4:	0800bd53 	.word	0x0800bd53
 800bac8:	0800bd53 	.word	0x0800bd53
 800bacc:	0800bd53 	.word	0x0800bd53
 800bad0:	0800bb3b 	.word	0x0800bb3b
 800bad4:	0800bd53 	.word	0x0800bd53
 800bad8:	0800bd53 	.word	0x0800bd53
 800badc:	0800bd53 	.word	0x0800bd53
 800bae0:	0800bd53 	.word	0x0800bd53
 800bae4:	0800bd53 	.word	0x0800bd53
 800bae8:	0800bd53 	.word	0x0800bd53
 800baec:	0800bd53 	.word	0x0800bd53
 800baf0:	0800bb41 	.word	0x0800bb41
 800baf4:	0800bd53 	.word	0x0800bd53
 800baf8:	0800bd53 	.word	0x0800bd53
 800bafc:	0800bd53 	.word	0x0800bd53
 800bb00:	0800bd53 	.word	0x0800bd53
 800bb04:	0800bd53 	.word	0x0800bd53
 800bb08:	0800bd53 	.word	0x0800bd53
 800bb0c:	0800bd53 	.word	0x0800bd53
 800bb10:	0800bb47 	.word	0x0800bb47
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb14:	4b94      	ldr	r3, [pc, #592]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb16:	681b      	ldr	r3, [r3, #0]
 800bb18:	f003 0320 	and.w	r3, r3, #32
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d009      	beq.n	800bb34 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bb20:	4b91      	ldr	r3, [pc, #580]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	08db      	lsrs	r3, r3, #3
 800bb26:	f003 0303 	and.w	r3, r3, #3
 800bb2a:	4a90      	ldr	r2, [pc, #576]	; (800bd6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bb2c:	fa22 f303 	lsr.w	r3, r2, r3
 800bb30:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800bb32:	e111      	b.n	800bd58 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800bb34:	4b8d      	ldr	r3, [pc, #564]	; (800bd6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bb36:	61bb      	str	r3, [r7, #24]
    break;
 800bb38:	e10e      	b.n	800bd58 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800bb3a:	4b8d      	ldr	r3, [pc, #564]	; (800bd70 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bb3c:	61bb      	str	r3, [r7, #24]
    break;
 800bb3e:	e10b      	b.n	800bd58 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800bb40:	4b8c      	ldr	r3, [pc, #560]	; (800bd74 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800bb42:	61bb      	str	r3, [r7, #24]
    break;
 800bb44:	e108      	b.n	800bd58 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bb46:	4b88      	ldr	r3, [pc, #544]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb4a:	f003 0303 	and.w	r3, r3, #3
 800bb4e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800bb50:	4b85      	ldr	r3, [pc, #532]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb54:	091b      	lsrs	r3, r3, #4
 800bb56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bb5a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800bb5c:	4b82      	ldr	r3, [pc, #520]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb60:	f003 0301 	and.w	r3, r3, #1
 800bb64:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800bb66:	4b80      	ldr	r3, [pc, #512]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bb68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb6a:	08db      	lsrs	r3, r3, #3
 800bb6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bb70:	68fa      	ldr	r2, [r7, #12]
 800bb72:	fb02 f303 	mul.w	r3, r2, r3
 800bb76:	ee07 3a90 	vmov	s15, r3
 800bb7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bb7e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	f000 80e1 	beq.w	800bd4c <HAL_RCC_GetSysClockFreq+0x2b8>
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	2b02      	cmp	r3, #2
 800bb8e:	f000 8083 	beq.w	800bc98 <HAL_RCC_GetSysClockFreq+0x204>
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	2b02      	cmp	r3, #2
 800bb96:	f200 80a1 	bhi.w	800bcdc <HAL_RCC_GetSysClockFreq+0x248>
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d003      	beq.n	800bba8 <HAL_RCC_GetSysClockFreq+0x114>
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	2b01      	cmp	r3, #1
 800bba4:	d056      	beq.n	800bc54 <HAL_RCC_GetSysClockFreq+0x1c0>
 800bba6:	e099      	b.n	800bcdc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bba8:	4b6f      	ldr	r3, [pc, #444]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	f003 0320 	and.w	r3, r3, #32
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d02d      	beq.n	800bc10 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800bbb4:	4b6c      	ldr	r3, [pc, #432]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	08db      	lsrs	r3, r3, #3
 800bbba:	f003 0303 	and.w	r3, r3, #3
 800bbbe:	4a6b      	ldr	r2, [pc, #428]	; (800bd6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800bbc0:	fa22 f303 	lsr.w	r3, r2, r3
 800bbc4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	ee07 3a90 	vmov	s15, r3
 800bbcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	ee07 3a90 	vmov	s15, r3
 800bbd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bbda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bbde:	4b62      	ldr	r3, [pc, #392]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bbe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbe2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbe6:	ee07 3a90 	vmov	s15, r3
 800bbea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bbee:	ed97 6a02 	vldr	s12, [r7, #8]
 800bbf2:	eddf 5a61 	vldr	s11, [pc, #388]	; 800bd78 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bbf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bbfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bbfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bc02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc0a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800bc0e:	e087      	b.n	800bd20 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bc10:	693b      	ldr	r3, [r7, #16]
 800bc12:	ee07 3a90 	vmov	s15, r3
 800bc16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc1a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800bd7c <HAL_RCC_GetSysClockFreq+0x2e8>
 800bc1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc22:	4b51      	ldr	r3, [pc, #324]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc2a:	ee07 3a90 	vmov	s15, r3
 800bc2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc32:	ed97 6a02 	vldr	s12, [r7, #8]
 800bc36:	eddf 5a50 	vldr	s11, [pc, #320]	; 800bd78 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bc3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bc46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc4e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc52:	e065      	b.n	800bd20 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bc54:	693b      	ldr	r3, [r7, #16]
 800bc56:	ee07 3a90 	vmov	s15, r3
 800bc5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bc5e:	eddf 6a48 	vldr	s13, [pc, #288]	; 800bd80 <HAL_RCC_GetSysClockFreq+0x2ec>
 800bc62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bc66:	4b40      	ldr	r3, [pc, #256]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bc68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc6e:	ee07 3a90 	vmov	s15, r3
 800bc72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bc76:	ed97 6a02 	vldr	s12, [r7, #8]
 800bc7a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800bd78 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bc7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bc82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bc86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bc8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bc8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bc92:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bc96:	e043      	b.n	800bd20 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bc98:	693b      	ldr	r3, [r7, #16]
 800bc9a:	ee07 3a90 	vmov	s15, r3
 800bc9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bca2:	eddf 6a38 	vldr	s13, [pc, #224]	; 800bd84 <HAL_RCC_GetSysClockFreq+0x2f0>
 800bca6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcaa:	4b2f      	ldr	r3, [pc, #188]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bcac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcb2:	ee07 3a90 	vmov	s15, r3
 800bcb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcba:	ed97 6a02 	vldr	s12, [r7, #8]
 800bcbe:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800bd78 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bcc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bcc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bcca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bcce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bcd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bcd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bcda:	e021      	b.n	800bd20 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	ee07 3a90 	vmov	s15, r3
 800bce2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bce6:	eddf 6a26 	vldr	s13, [pc, #152]	; 800bd80 <HAL_RCC_GetSysClockFreq+0x2ec>
 800bcea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800bcee:	4b1e      	ldr	r3, [pc, #120]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bcf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcf6:	ee07 3a90 	vmov	s15, r3
 800bcfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bcfe:	ed97 6a02 	vldr	s12, [r7, #8]
 800bd02:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800bd78 <HAL_RCC_GetSysClockFreq+0x2e4>
 800bd06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800bd0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bd0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800bd12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800bd16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800bd1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800bd1e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800bd20:	4b11      	ldr	r3, [pc, #68]	; (800bd68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800bd22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd24:	0a5b      	lsrs	r3, r3, #9
 800bd26:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd2a:	3301      	adds	r3, #1
 800bd2c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	ee07 3a90 	vmov	s15, r3
 800bd34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800bd38:	edd7 6a07 	vldr	s13, [r7, #28]
 800bd3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bd40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd44:	ee17 3a90 	vmov	r3, s15
 800bd48:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800bd4a:	e005      	b.n	800bd58 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	61bb      	str	r3, [r7, #24]
    break;
 800bd50:	e002      	b.n	800bd58 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800bd52:	4b07      	ldr	r3, [pc, #28]	; (800bd70 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800bd54:	61bb      	str	r3, [r7, #24]
    break;
 800bd56:	bf00      	nop
  }

  return sysclockfreq;
 800bd58:	69bb      	ldr	r3, [r7, #24]
}
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	3724      	adds	r7, #36	; 0x24
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd64:	4770      	bx	lr
 800bd66:	bf00      	nop
 800bd68:	58024400 	.word	0x58024400
 800bd6c:	03d09000 	.word	0x03d09000
 800bd70:	003d0900 	.word	0x003d0900
 800bd74:	02faf080 	.word	0x02faf080
 800bd78:	46000000 	.word	0x46000000
 800bd7c:	4c742400 	.word	0x4c742400
 800bd80:	4a742400 	.word	0x4a742400
 800bd84:	4c3ebc20 	.word	0x4c3ebc20

0800bd88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b082      	sub	sp, #8
 800bd8c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800bd8e:	f7ff fe81 	bl	800ba94 <HAL_RCC_GetSysClockFreq>
 800bd92:	4602      	mov	r2, r0
 800bd94:	4b10      	ldr	r3, [pc, #64]	; (800bdd8 <HAL_RCC_GetHCLKFreq+0x50>)
 800bd96:	699b      	ldr	r3, [r3, #24]
 800bd98:	0a1b      	lsrs	r3, r3, #8
 800bd9a:	f003 030f 	and.w	r3, r3, #15
 800bd9e:	490f      	ldr	r1, [pc, #60]	; (800bddc <HAL_RCC_GetHCLKFreq+0x54>)
 800bda0:	5ccb      	ldrb	r3, [r1, r3]
 800bda2:	f003 031f 	and.w	r3, r3, #31
 800bda6:	fa22 f303 	lsr.w	r3, r2, r3
 800bdaa:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800bdac:	4b0a      	ldr	r3, [pc, #40]	; (800bdd8 <HAL_RCC_GetHCLKFreq+0x50>)
 800bdae:	699b      	ldr	r3, [r3, #24]
 800bdb0:	f003 030f 	and.w	r3, r3, #15
 800bdb4:	4a09      	ldr	r2, [pc, #36]	; (800bddc <HAL_RCC_GetHCLKFreq+0x54>)
 800bdb6:	5cd3      	ldrb	r3, [r2, r3]
 800bdb8:	f003 031f 	and.w	r3, r3, #31
 800bdbc:	687a      	ldr	r2, [r7, #4]
 800bdbe:	fa22 f303 	lsr.w	r3, r2, r3
 800bdc2:	4a07      	ldr	r2, [pc, #28]	; (800bde0 <HAL_RCC_GetHCLKFreq+0x58>)
 800bdc4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800bdc6:	4a07      	ldr	r2, [pc, #28]	; (800bde4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800bdcc:	4b04      	ldr	r3, [pc, #16]	; (800bde0 <HAL_RCC_GetHCLKFreq+0x58>)
 800bdce:	681b      	ldr	r3, [r3, #0]
}
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	3708      	adds	r7, #8
 800bdd4:	46bd      	mov	sp, r7
 800bdd6:	bd80      	pop	{r7, pc}
 800bdd8:	58024400 	.word	0x58024400
 800bddc:	08016c6c 	.word	0x08016c6c
 800bde0:	2400014c 	.word	0x2400014c
 800bde4:	24000148 	.word	0x24000148

0800bde8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800bdec:	f7ff ffcc 	bl	800bd88 <HAL_RCC_GetHCLKFreq>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	4b06      	ldr	r3, [pc, #24]	; (800be0c <HAL_RCC_GetPCLK1Freq+0x24>)
 800bdf4:	69db      	ldr	r3, [r3, #28]
 800bdf6:	091b      	lsrs	r3, r3, #4
 800bdf8:	f003 0307 	and.w	r3, r3, #7
 800bdfc:	4904      	ldr	r1, [pc, #16]	; (800be10 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bdfe:	5ccb      	ldrb	r3, [r1, r3]
 800be00:	f003 031f 	and.w	r3, r3, #31
 800be04:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800be08:	4618      	mov	r0, r3
 800be0a:	bd80      	pop	{r7, pc}
 800be0c:	58024400 	.word	0x58024400
 800be10:	08016c6c 	.word	0x08016c6c

0800be14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800be18:	f7ff ffb6 	bl	800bd88 <HAL_RCC_GetHCLKFreq>
 800be1c:	4602      	mov	r2, r0
 800be1e:	4b06      	ldr	r3, [pc, #24]	; (800be38 <HAL_RCC_GetPCLK2Freq+0x24>)
 800be20:	69db      	ldr	r3, [r3, #28]
 800be22:	0a1b      	lsrs	r3, r3, #8
 800be24:	f003 0307 	and.w	r3, r3, #7
 800be28:	4904      	ldr	r1, [pc, #16]	; (800be3c <HAL_RCC_GetPCLK2Freq+0x28>)
 800be2a:	5ccb      	ldrb	r3, [r1, r3]
 800be2c:	f003 031f 	and.w	r3, r3, #31
 800be30:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800be34:	4618      	mov	r0, r3
 800be36:	bd80      	pop	{r7, pc}
 800be38:	58024400 	.word	0x58024400
 800be3c:	08016c6c 	.word	0x08016c6c

0800be40 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b086      	sub	sp, #24
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800be48:	2300      	movs	r3, #0
 800be4a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800be4c:	2300      	movs	r3, #0
 800be4e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d03f      	beq.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be60:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800be64:	d02a      	beq.n	800bebc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800be66:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800be6a:	d824      	bhi.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800be6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800be70:	d018      	beq.n	800bea4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800be72:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800be76:	d81e      	bhi.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d003      	beq.n	800be84 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800be7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800be80:	d007      	beq.n	800be92 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800be82:	e018      	b.n	800beb6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be84:	4bab      	ldr	r3, [pc, #684]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800be86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be88:	4aaa      	ldr	r2, [pc, #680]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800be8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800be8e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800be90:	e015      	b.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	3304      	adds	r3, #4
 800be96:	2102      	movs	r1, #2
 800be98:	4618      	mov	r0, r3
 800be9a:	f001 feff 	bl	800dc9c <RCCEx_PLL2_Config>
 800be9e:	4603      	mov	r3, r0
 800bea0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800bea2:	e00c      	b.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	3324      	adds	r3, #36	; 0x24
 800bea8:	2102      	movs	r1, #2
 800beaa:	4618      	mov	r0, r3
 800beac:	f001 ffa8 	bl	800de00 <RCCEx_PLL3_Config>
 800beb0:	4603      	mov	r3, r0
 800beb2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800beb4:	e003      	b.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800beb6:	2301      	movs	r3, #1
 800beb8:	75fb      	strb	r3, [r7, #23]
      break;
 800beba:	e000      	b.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800bebc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bebe:	7dfb      	ldrb	r3, [r7, #23]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d109      	bne.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800bec4:	4b9b      	ldr	r3, [pc, #620]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bec6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bec8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bed0:	4998      	ldr	r1, [pc, #608]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bed2:	4313      	orrs	r3, r2
 800bed4:	650b      	str	r3, [r1, #80]	; 0x50
 800bed6:	e001      	b.n	800bedc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bed8:	7dfb      	ldrb	r3, [r7, #23]
 800beda:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d03d      	beq.n	800bf64 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800beec:	2b04      	cmp	r3, #4
 800beee:	d826      	bhi.n	800bf3e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800bef0:	a201      	add	r2, pc, #4	; (adr r2, 800bef8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800bef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef6:	bf00      	nop
 800bef8:	0800bf0d 	.word	0x0800bf0d
 800befc:	0800bf1b 	.word	0x0800bf1b
 800bf00:	0800bf2d 	.word	0x0800bf2d
 800bf04:	0800bf45 	.word	0x0800bf45
 800bf08:	0800bf45 	.word	0x0800bf45
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bf0c:	4b89      	ldr	r3, [pc, #548]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bf0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf10:	4a88      	ldr	r2, [pc, #544]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bf12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf16:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bf18:	e015      	b.n	800bf46 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	3304      	adds	r3, #4
 800bf1e:	2100      	movs	r1, #0
 800bf20:	4618      	mov	r0, r3
 800bf22:	f001 febb 	bl	800dc9c <RCCEx_PLL2_Config>
 800bf26:	4603      	mov	r3, r0
 800bf28:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bf2a:	e00c      	b.n	800bf46 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	3324      	adds	r3, #36	; 0x24
 800bf30:	2100      	movs	r1, #0
 800bf32:	4618      	mov	r0, r3
 800bf34:	f001 ff64 	bl	800de00 <RCCEx_PLL3_Config>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bf3c:	e003      	b.n	800bf46 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bf3e:	2301      	movs	r3, #1
 800bf40:	75fb      	strb	r3, [r7, #23]
      break;
 800bf42:	e000      	b.n	800bf46 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800bf44:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bf46:	7dfb      	ldrb	r3, [r7, #23]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	d109      	bne.n	800bf60 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bf4c:	4b79      	ldr	r3, [pc, #484]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bf4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf50:	f023 0207 	bic.w	r2, r3, #7
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf58:	4976      	ldr	r1, [pc, #472]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bf5a:	4313      	orrs	r3, r2
 800bf5c:	650b      	str	r3, [r1, #80]	; 0x50
 800bf5e:	e001      	b.n	800bf64 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf60:	7dfb      	ldrb	r3, [r7, #23]
 800bf62:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d051      	beq.n	800c014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800bf76:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800bf7a:	d036      	beq.n	800bfea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800bf7c:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800bf80:	d830      	bhi.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800bf82:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bf86:	d032      	beq.n	800bfee <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800bf88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bf8c:	d82a      	bhi.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800bf8e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bf92:	d02e      	beq.n	800bff2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800bf94:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bf98:	d824      	bhi.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800bf9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bf9e:	d018      	beq.n	800bfd2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800bfa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bfa4:	d81e      	bhi.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d003      	beq.n	800bfb2 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800bfaa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bfae:	d007      	beq.n	800bfc0 <HAL_RCCEx_PeriphCLKConfig+0x180>
 800bfb0:	e018      	b.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bfb2:	4b60      	ldr	r3, [pc, #384]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bfb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb6:	4a5f      	ldr	r2, [pc, #380]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bfb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bfbc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bfbe:	e019      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	3304      	adds	r3, #4
 800bfc4:	2100      	movs	r1, #0
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f001 fe68 	bl	800dc9c <RCCEx_PLL2_Config>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800bfd0:	e010      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	3324      	adds	r3, #36	; 0x24
 800bfd6:	2100      	movs	r1, #0
 800bfd8:	4618      	mov	r0, r3
 800bfda:	f001 ff11 	bl	800de00 <RCCEx_PLL3_Config>
 800bfde:	4603      	mov	r3, r0
 800bfe0:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800bfe2:	e007      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	75fb      	strb	r3, [r7, #23]
      break;
 800bfe8:	e004      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800bfea:	bf00      	nop
 800bfec:	e002      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800bfee:	bf00      	nop
 800bff0:	e000      	b.n	800bff4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800bff2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bff4:	7dfb      	ldrb	r3, [r7, #23]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d10a      	bne.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800bffa:	4b4e      	ldr	r3, [pc, #312]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800bffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bffe:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c008:	494a      	ldr	r1, [pc, #296]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c00a:	4313      	orrs	r3, r2
 800c00c:	658b      	str	r3, [r1, #88]	; 0x58
 800c00e:	e001      	b.n	800c014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c010:	7dfb      	ldrb	r3, [r7, #23]
 800c012:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d051      	beq.n	800c0c4 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c026:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800c02a:	d036      	beq.n	800c09a <HAL_RCCEx_PeriphCLKConfig+0x25a>
 800c02c:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800c030:	d830      	bhi.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800c032:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c036:	d032      	beq.n	800c09e <HAL_RCCEx_PeriphCLKConfig+0x25e>
 800c038:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c03c:	d82a      	bhi.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800c03e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c042:	d02e      	beq.n	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0x262>
 800c044:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c048:	d824      	bhi.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800c04a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c04e:	d018      	beq.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0x242>
 800c050:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c054:	d81e      	bhi.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x254>
 800c056:	2b00      	cmp	r3, #0
 800c058:	d003      	beq.n	800c062 <HAL_RCCEx_PeriphCLKConfig+0x222>
 800c05a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c05e:	d007      	beq.n	800c070 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800c060:	e018      	b.n	800c094 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c062:	4b34      	ldr	r3, [pc, #208]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c066:	4a33      	ldr	r2, [pc, #204]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c068:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c06c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c06e:	e019      	b.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	3304      	adds	r3, #4
 800c074:	2100      	movs	r1, #0
 800c076:	4618      	mov	r0, r3
 800c078:	f001 fe10 	bl	800dc9c <RCCEx_PLL2_Config>
 800c07c:	4603      	mov	r3, r0
 800c07e:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800c080:	e010      	b.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	3324      	adds	r3, #36	; 0x24
 800c086:	2100      	movs	r1, #0
 800c088:	4618      	mov	r0, r3
 800c08a:	f001 feb9 	bl	800de00 <RCCEx_PLL3_Config>
 800c08e:	4603      	mov	r3, r0
 800c090:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800c092:	e007      	b.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800c094:	2301      	movs	r3, #1
 800c096:	75fb      	strb	r3, [r7, #23]
      break;
 800c098:	e004      	b.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800c09a:	bf00      	nop
 800c09c:	e002      	b.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800c09e:	bf00      	nop
 800c0a0:	e000      	b.n	800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800c0a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c0a4:	7dfb      	ldrb	r3, [r7, #23]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d10a      	bne.n	800c0c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800c0aa:	4b22      	ldr	r3, [pc, #136]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c0ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0ae:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c0b8:	491e      	ldr	r1, [pc, #120]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c0ba:	4313      	orrs	r3, r2
 800c0bc:	658b      	str	r3, [r1, #88]	; 0x58
 800c0be:	e001      	b.n	800c0c4 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c0c0:	7dfb      	ldrb	r3, [r7, #23]
 800c0c2:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d035      	beq.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c0d4:	2b30      	cmp	r3, #48	; 0x30
 800c0d6:	d01c      	beq.n	800c112 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800c0d8:	2b30      	cmp	r3, #48	; 0x30
 800c0da:	d817      	bhi.n	800c10c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800c0dc:	2b20      	cmp	r3, #32
 800c0de:	d00c      	beq.n	800c0fa <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 800c0e0:	2b20      	cmp	r3, #32
 800c0e2:	d813      	bhi.n	800c10c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d016      	beq.n	800c116 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800c0e8:	2b10      	cmp	r3, #16
 800c0ea:	d10f      	bne.n	800c10c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0ec:	4b11      	ldr	r3, [pc, #68]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c0ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0f0:	4a10      	ldr	r2, [pc, #64]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c0f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c0f6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800c0f8:	e00e      	b.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	3304      	adds	r3, #4
 800c0fe:	2102      	movs	r1, #2
 800c100:	4618      	mov	r0, r3
 800c102:	f001 fdcb 	bl	800dc9c <RCCEx_PLL2_Config>
 800c106:	4603      	mov	r3, r0
 800c108:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800c10a:	e005      	b.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800c10c:	2301      	movs	r3, #1
 800c10e:	75fb      	strb	r3, [r7, #23]
      break;
 800c110:	e002      	b.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800c112:	bf00      	nop
 800c114:	e000      	b.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800c116:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c118:	7dfb      	ldrb	r3, [r7, #23]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d10c      	bne.n	800c138 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800c11e:	4b05      	ldr	r3, [pc, #20]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c122:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c12a:	4902      	ldr	r1, [pc, #8]	; (800c134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c12c:	4313      	orrs	r3, r2
 800c12e:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c130:	e004      	b.n	800c13c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800c132:	bf00      	nop
 800c134:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c138:	7dfb      	ldrb	r3, [r7, #23]
 800c13a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c144:	2b00      	cmp	r3, #0
 800c146:	d047      	beq.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c14c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c150:	d030      	beq.n	800c1b4 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800c152:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c156:	d82a      	bhi.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800c158:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c15c:	d02c      	beq.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0x378>
 800c15e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c162:	d824      	bhi.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800c164:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c168:	d018      	beq.n	800c19c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800c16a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c16e:	d81e      	bhi.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800c170:	2b00      	cmp	r3, #0
 800c172:	d003      	beq.n	800c17c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c174:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c178:	d007      	beq.n	800c18a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c17a:	e018      	b.n	800c1ae <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c17c:	4bac      	ldr	r3, [pc, #688]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c180:	4aab      	ldr	r2, [pc, #684]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c182:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c186:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c188:	e017      	b.n	800c1ba <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	3304      	adds	r3, #4
 800c18e:	2100      	movs	r1, #0
 800c190:	4618      	mov	r0, r3
 800c192:	f001 fd83 	bl	800dc9c <RCCEx_PLL2_Config>
 800c196:	4603      	mov	r3, r0
 800c198:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c19a:	e00e      	b.n	800c1ba <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	3324      	adds	r3, #36	; 0x24
 800c1a0:	2100      	movs	r1, #0
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	f001 fe2c 	bl	800de00 <RCCEx_PLL3_Config>
 800c1a8:	4603      	mov	r3, r0
 800c1aa:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800c1ac:	e005      	b.n	800c1ba <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c1ae:	2301      	movs	r3, #1
 800c1b0:	75fb      	strb	r3, [r7, #23]
      break;
 800c1b2:	e002      	b.n	800c1ba <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800c1b4:	bf00      	nop
 800c1b6:	e000      	b.n	800c1ba <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800c1b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c1ba:	7dfb      	ldrb	r3, [r7, #23]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d109      	bne.n	800c1d4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800c1c0:	4b9b      	ldr	r3, [pc, #620]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c1c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1c4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1cc:	4998      	ldr	r1, [pc, #608]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	650b      	str	r3, [r1, #80]	; 0x50
 800c1d2:	e001      	b.n	800c1d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1d4:	7dfb      	ldrb	r3, [r7, #23]
 800c1d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d049      	beq.n	800c278 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c1e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c1ec:	d02e      	beq.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0x40c>
 800c1ee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c1f2:	d828      	bhi.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c1f4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c1f8:	d02a      	beq.n	800c250 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800c1fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c1fe:	d822      	bhi.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c200:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c204:	d026      	beq.n	800c254 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800c206:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c20a:	d81c      	bhi.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c20c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c210:	d010      	beq.n	800c234 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800c212:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c216:	d816      	bhi.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x406>
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d01d      	beq.n	800c258 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800c21c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c220:	d111      	bne.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	3304      	adds	r3, #4
 800c226:	2101      	movs	r1, #1
 800c228:	4618      	mov	r0, r3
 800c22a:	f001 fd37 	bl	800dc9c <RCCEx_PLL2_Config>
 800c22e:	4603      	mov	r3, r0
 800c230:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c232:	e012      	b.n	800c25a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	3324      	adds	r3, #36	; 0x24
 800c238:	2101      	movs	r1, #1
 800c23a:	4618      	mov	r0, r3
 800c23c:	f001 fde0 	bl	800de00 <RCCEx_PLL3_Config>
 800c240:	4603      	mov	r3, r0
 800c242:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800c244:	e009      	b.n	800c25a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c246:	2301      	movs	r3, #1
 800c248:	75fb      	strb	r3, [r7, #23]
      break;
 800c24a:	e006      	b.n	800c25a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c24c:	bf00      	nop
 800c24e:	e004      	b.n	800c25a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c250:	bf00      	nop
 800c252:	e002      	b.n	800c25a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c254:	bf00      	nop
 800c256:	e000      	b.n	800c25a <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 800c258:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c25a:	7dfb      	ldrb	r3, [r7, #23]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d109      	bne.n	800c274 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800c260:	4b73      	ldr	r3, [pc, #460]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c264:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c26c:	4970      	ldr	r1, [pc, #448]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c26e:	4313      	orrs	r3, r2
 800c270:	650b      	str	r3, [r1, #80]	; 0x50
 800c272:	e001      	b.n	800c278 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c274:	7dfb      	ldrb	r3, [r7, #23]
 800c276:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c280:	2b00      	cmp	r3, #0
 800c282:	d04b      	beq.n	800c31c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c28a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c28e:	d02e      	beq.n	800c2ee <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800c290:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c294:	d828      	bhi.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c29a:	d02a      	beq.n	800c2f2 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800c29c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c2a0:	d822      	bhi.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c2a2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c2a6:	d026      	beq.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800c2a8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c2ac:	d81c      	bhi.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c2ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2b2:	d010      	beq.n	800c2d6 <HAL_RCCEx_PeriphCLKConfig+0x496>
 800c2b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2b8:	d816      	bhi.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d01d      	beq.n	800c2fa <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800c2be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c2c2:	d111      	bne.n	800c2e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	3304      	adds	r3, #4
 800c2c8:	2101      	movs	r1, #1
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f001 fce6 	bl	800dc9c <RCCEx_PLL2_Config>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c2d4:	e012      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	3324      	adds	r3, #36	; 0x24
 800c2da:	2101      	movs	r1, #1
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f001 fd8f 	bl	800de00 <RCCEx_PLL3_Config>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800c2e6:	e009      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	75fb      	strb	r3, [r7, #23]
      break;
 800c2ec:	e006      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c2ee:	bf00      	nop
 800c2f0:	e004      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c2f2:	bf00      	nop
 800c2f4:	e002      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c2f6:	bf00      	nop
 800c2f8:	e000      	b.n	800c2fc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800c2fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c2fc:	7dfb      	ldrb	r3, [r7, #23]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d10a      	bne.n	800c318 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800c302:	4b4b      	ldr	r3, [pc, #300]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c306:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800c310:	4947      	ldr	r1, [pc, #284]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c312:	4313      	orrs	r3, r2
 800c314:	658b      	str	r3, [r1, #88]	; 0x58
 800c316:	e001      	b.n	800c31c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c318:	7dfb      	ldrb	r3, [r7, #23]
 800c31a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c324:	2b00      	cmp	r3, #0
 800c326:	d02f      	beq.n	800c388 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c32c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c330:	d00e      	beq.n	800c350 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800c332:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c336:	d814      	bhi.n	800c362 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d015      	beq.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800c33c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c340:	d10f      	bne.n	800c362 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c342:	4b3b      	ldr	r3, [pc, #236]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c346:	4a3a      	ldr	r2, [pc, #232]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c348:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c34c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c34e:	e00c      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	3304      	adds	r3, #4
 800c354:	2101      	movs	r1, #1
 800c356:	4618      	mov	r0, r3
 800c358:	f001 fca0 	bl	800dc9c <RCCEx_PLL2_Config>
 800c35c:	4603      	mov	r3, r0
 800c35e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800c360:	e003      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c362:	2301      	movs	r3, #1
 800c364:	75fb      	strb	r3, [r7, #23]
      break;
 800c366:	e000      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 800c368:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c36a:	7dfb      	ldrb	r3, [r7, #23]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d109      	bne.n	800c384 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c370:	4b2f      	ldr	r3, [pc, #188]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c374:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c37c:	492c      	ldr	r1, [pc, #176]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c37e:	4313      	orrs	r3, r2
 800c380:	650b      	str	r3, [r1, #80]	; 0x50
 800c382:	e001      	b.n	800c388 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c384:	7dfb      	ldrb	r3, [r7, #23]
 800c386:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c390:	2b00      	cmp	r3, #0
 800c392:	d032      	beq.n	800c3fa <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c398:	2b03      	cmp	r3, #3
 800c39a:	d81b      	bhi.n	800c3d4 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800c39c:	a201      	add	r2, pc, #4	; (adr r2, 800c3a4 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 800c39e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3a2:	bf00      	nop
 800c3a4:	0800c3db 	.word	0x0800c3db
 800c3a8:	0800c3b5 	.word	0x0800c3b5
 800c3ac:	0800c3c3 	.word	0x0800c3c3
 800c3b0:	0800c3db 	.word	0x0800c3db
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3b4:	4b1e      	ldr	r3, [pc, #120]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c3b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3b8:	4a1d      	ldr	r2, [pc, #116]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c3ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c3be:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c3c0:	e00c      	b.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	3304      	adds	r3, #4
 800c3c6:	2102      	movs	r1, #2
 800c3c8:	4618      	mov	r0, r3
 800c3ca:	f001 fc67 	bl	800dc9c <RCCEx_PLL2_Config>
 800c3ce:	4603      	mov	r3, r0
 800c3d0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800c3d2:	e003      	b.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	75fb      	strb	r3, [r7, #23]
      break;
 800c3d8:	e000      	b.n	800c3dc <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800c3da:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c3dc:	7dfb      	ldrb	r3, [r7, #23]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d109      	bne.n	800c3f6 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800c3e2:	4b13      	ldr	r3, [pc, #76]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c3e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3e6:	f023 0203 	bic.w	r2, r3, #3
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3ee:	4910      	ldr	r1, [pc, #64]	; (800c430 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c3f4:	e001      	b.n	800c3fa <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3f6:	7dfb      	ldrb	r3, [r7, #23]
 800c3f8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c402:	2b00      	cmp	r3, #0
 800c404:	f000 808a 	beq.w	800c51c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c408:	4b0a      	ldr	r3, [pc, #40]	; (800c434 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	4a09      	ldr	r2, [pc, #36]	; (800c434 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800c40e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c412:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c414:	f7f8 fdfe 	bl	8005014 <HAL_GetTick>
 800c418:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c41a:	e00d      	b.n	800c438 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c41c:	f7f8 fdfa 	bl	8005014 <HAL_GetTick>
 800c420:	4602      	mov	r2, r0
 800c422:	693b      	ldr	r3, [r7, #16]
 800c424:	1ad3      	subs	r3, r2, r3
 800c426:	2b64      	cmp	r3, #100	; 0x64
 800c428:	d906      	bls.n	800c438 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 800c42a:	2303      	movs	r3, #3
 800c42c:	75fb      	strb	r3, [r7, #23]
        break;
 800c42e:	e009      	b.n	800c444 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800c430:	58024400 	.word	0x58024400
 800c434:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c438:	4bb9      	ldr	r3, [pc, #740]	; (800c720 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c440:	2b00      	cmp	r3, #0
 800c442:	d0eb      	beq.n	800c41c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 800c444:	7dfb      	ldrb	r3, [r7, #23]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d166      	bne.n	800c518 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800c44a:	4bb6      	ldr	r3, [pc, #728]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c44c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c454:	4053      	eors	r3, r2
 800c456:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d013      	beq.n	800c486 <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c45e:	4bb1      	ldr	r3, [pc, #708]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c462:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c466:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c468:	4bae      	ldr	r3, [pc, #696]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c46a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c46c:	4aad      	ldr	r2, [pc, #692]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c46e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c472:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c474:	4bab      	ldr	r3, [pc, #684]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c478:	4aaa      	ldr	r2, [pc, #680]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c47a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c47e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800c480:	4aa8      	ldr	r2, [pc, #672]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c48c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c490:	d115      	bne.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c492:	f7f8 fdbf 	bl	8005014 <HAL_GetTick>
 800c496:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c498:	e00b      	b.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c49a:	f7f8 fdbb 	bl	8005014 <HAL_GetTick>
 800c49e:	4602      	mov	r2, r0
 800c4a0:	693b      	ldr	r3, [r7, #16]
 800c4a2:	1ad3      	subs	r3, r2, r3
 800c4a4:	f241 3288 	movw	r2, #5000	; 0x1388
 800c4a8:	4293      	cmp	r3, r2
 800c4aa:	d902      	bls.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 800c4ac:	2303      	movs	r3, #3
 800c4ae:	75fb      	strb	r3, [r7, #23]
            break;
 800c4b0:	e005      	b.n	800c4be <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c4b2:	4b9c      	ldr	r3, [pc, #624]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c4b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4b6:	f003 0302 	and.w	r3, r3, #2
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d0ed      	beq.n	800c49a <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 800c4be:	7dfb      	ldrb	r3, [r7, #23]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d126      	bne.n	800c512 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c4ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c4ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c4d2:	d10d      	bne.n	800c4f0 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 800c4d4:	4b93      	ldr	r3, [pc, #588]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c4d6:	691b      	ldr	r3, [r3, #16]
 800c4d8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c4e2:	0919      	lsrs	r1, r3, #4
 800c4e4:	4b90      	ldr	r3, [pc, #576]	; (800c728 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800c4e6:	400b      	ands	r3, r1
 800c4e8:	498e      	ldr	r1, [pc, #568]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c4ea:	4313      	orrs	r3, r2
 800c4ec:	610b      	str	r3, [r1, #16]
 800c4ee:	e005      	b.n	800c4fc <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 800c4f0:	4b8c      	ldr	r3, [pc, #560]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c4f2:	691b      	ldr	r3, [r3, #16]
 800c4f4:	4a8b      	ldr	r2, [pc, #556]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c4f6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800c4fa:	6113      	str	r3, [r2, #16]
 800c4fc:	4b89      	ldr	r3, [pc, #548]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c4fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c50a:	4986      	ldr	r1, [pc, #536]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c50c:	4313      	orrs	r3, r2
 800c50e:	670b      	str	r3, [r1, #112]	; 0x70
 800c510:	e004      	b.n	800c51c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c512:	7dfb      	ldrb	r3, [r7, #23]
 800c514:	75bb      	strb	r3, [r7, #22]
 800c516:	e001      	b.n	800c51c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c518:	7dfb      	ldrb	r3, [r7, #23]
 800c51a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f003 0301 	and.w	r3, r3, #1
 800c524:	2b00      	cmp	r3, #0
 800c526:	d07e      	beq.n	800c626 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c52c:	2b28      	cmp	r3, #40	; 0x28
 800c52e:	d867      	bhi.n	800c600 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 800c530:	a201      	add	r2, pc, #4	; (adr r2, 800c538 <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 800c532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c536:	bf00      	nop
 800c538:	0800c607 	.word	0x0800c607
 800c53c:	0800c601 	.word	0x0800c601
 800c540:	0800c601 	.word	0x0800c601
 800c544:	0800c601 	.word	0x0800c601
 800c548:	0800c601 	.word	0x0800c601
 800c54c:	0800c601 	.word	0x0800c601
 800c550:	0800c601 	.word	0x0800c601
 800c554:	0800c601 	.word	0x0800c601
 800c558:	0800c5dd 	.word	0x0800c5dd
 800c55c:	0800c601 	.word	0x0800c601
 800c560:	0800c601 	.word	0x0800c601
 800c564:	0800c601 	.word	0x0800c601
 800c568:	0800c601 	.word	0x0800c601
 800c56c:	0800c601 	.word	0x0800c601
 800c570:	0800c601 	.word	0x0800c601
 800c574:	0800c601 	.word	0x0800c601
 800c578:	0800c5ef 	.word	0x0800c5ef
 800c57c:	0800c601 	.word	0x0800c601
 800c580:	0800c601 	.word	0x0800c601
 800c584:	0800c601 	.word	0x0800c601
 800c588:	0800c601 	.word	0x0800c601
 800c58c:	0800c601 	.word	0x0800c601
 800c590:	0800c601 	.word	0x0800c601
 800c594:	0800c601 	.word	0x0800c601
 800c598:	0800c607 	.word	0x0800c607
 800c59c:	0800c601 	.word	0x0800c601
 800c5a0:	0800c601 	.word	0x0800c601
 800c5a4:	0800c601 	.word	0x0800c601
 800c5a8:	0800c601 	.word	0x0800c601
 800c5ac:	0800c601 	.word	0x0800c601
 800c5b0:	0800c601 	.word	0x0800c601
 800c5b4:	0800c601 	.word	0x0800c601
 800c5b8:	0800c607 	.word	0x0800c607
 800c5bc:	0800c601 	.word	0x0800c601
 800c5c0:	0800c601 	.word	0x0800c601
 800c5c4:	0800c601 	.word	0x0800c601
 800c5c8:	0800c601 	.word	0x0800c601
 800c5cc:	0800c601 	.word	0x0800c601
 800c5d0:	0800c601 	.word	0x0800c601
 800c5d4:	0800c601 	.word	0x0800c601
 800c5d8:	0800c607 	.word	0x0800c607
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	3304      	adds	r3, #4
 800c5e0:	2101      	movs	r1, #1
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f001 fb5a 	bl	800dc9c <RCCEx_PLL2_Config>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800c5ec:	e00c      	b.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	3324      	adds	r3, #36	; 0x24
 800c5f2:	2101      	movs	r1, #1
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	f001 fc03 	bl	800de00 <RCCEx_PLL3_Config>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800c5fe:	e003      	b.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c600:	2301      	movs	r3, #1
 800c602:	75fb      	strb	r3, [r7, #23]
      break;
 800c604:	e000      	b.n	800c608 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 800c606:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c608:	7dfb      	ldrb	r3, [r7, #23]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d109      	bne.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c60e:	4b45      	ldr	r3, [pc, #276]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c612:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c61a:	4942      	ldr	r1, [pc, #264]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c61c:	4313      	orrs	r3, r2
 800c61e:	654b      	str	r3, [r1, #84]	; 0x54
 800c620:	e001      	b.n	800c626 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c622:	7dfb      	ldrb	r3, [r7, #23]
 800c624:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	f003 0302 	and.w	r3, r3, #2
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d037      	beq.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c636:	2b05      	cmp	r3, #5
 800c638:	d820      	bhi.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 800c63a:	a201      	add	r2, pc, #4	; (adr r2, 800c640 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 800c63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c640:	0800c683 	.word	0x0800c683
 800c644:	0800c659 	.word	0x0800c659
 800c648:	0800c66b 	.word	0x0800c66b
 800c64c:	0800c683 	.word	0x0800c683
 800c650:	0800c683 	.word	0x0800c683
 800c654:	0800c683 	.word	0x0800c683
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	3304      	adds	r3, #4
 800c65c:	2101      	movs	r1, #1
 800c65e:	4618      	mov	r0, r3
 800c660:	f001 fb1c 	bl	800dc9c <RCCEx_PLL2_Config>
 800c664:	4603      	mov	r3, r0
 800c666:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800c668:	e00c      	b.n	800c684 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	3324      	adds	r3, #36	; 0x24
 800c66e:	2101      	movs	r1, #1
 800c670:	4618      	mov	r0, r3
 800c672:	f001 fbc5 	bl	800de00 <RCCEx_PLL3_Config>
 800c676:	4603      	mov	r3, r0
 800c678:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800c67a:	e003      	b.n	800c684 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c67c:	2301      	movs	r3, #1
 800c67e:	75fb      	strb	r3, [r7, #23]
      break;
 800c680:	e000      	b.n	800c684 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 800c682:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c684:	7dfb      	ldrb	r3, [r7, #23]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d109      	bne.n	800c69e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c68a:	4b26      	ldr	r3, [pc, #152]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c68c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c68e:	f023 0207 	bic.w	r2, r3, #7
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c696:	4923      	ldr	r1, [pc, #140]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c698:	4313      	orrs	r3, r2
 800c69a:	654b      	str	r3, [r1, #84]	; 0x54
 800c69c:	e001      	b.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c69e:	7dfb      	ldrb	r3, [r7, #23]
 800c6a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	f003 0304 	and.w	r3, r3, #4
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d040      	beq.n	800c730 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c6b4:	2b05      	cmp	r3, #5
 800c6b6:	d821      	bhi.n	800c6fc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800c6b8:	a201      	add	r2, pc, #4	; (adr r2, 800c6c0 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800c6ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6be:	bf00      	nop
 800c6c0:	0800c703 	.word	0x0800c703
 800c6c4:	0800c6d9 	.word	0x0800c6d9
 800c6c8:	0800c6eb 	.word	0x0800c6eb
 800c6cc:	0800c703 	.word	0x0800c703
 800c6d0:	0800c703 	.word	0x0800c703
 800c6d4:	0800c703 	.word	0x0800c703
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	3304      	adds	r3, #4
 800c6dc:	2101      	movs	r1, #1
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f001 fadc 	bl	800dc9c <RCCEx_PLL2_Config>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800c6e8:	e00c      	b.n	800c704 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	3324      	adds	r3, #36	; 0x24
 800c6ee:	2101      	movs	r1, #1
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	f001 fb85 	bl	800de00 <RCCEx_PLL3_Config>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800c6fa:	e003      	b.n	800c704 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	75fb      	strb	r3, [r7, #23]
      break;
 800c700:	e000      	b.n	800c704 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 800c702:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c704:	7dfb      	ldrb	r3, [r7, #23]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d110      	bne.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c70a:	4b06      	ldr	r3, [pc, #24]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c70c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c70e:	f023 0207 	bic.w	r2, r3, #7
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c718:	4902      	ldr	r1, [pc, #8]	; (800c724 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800c71a:	4313      	orrs	r3, r2
 800c71c:	658b      	str	r3, [r1, #88]	; 0x58
 800c71e:	e007      	b.n	800c730 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 800c720:	58024800 	.word	0x58024800
 800c724:	58024400 	.word	0x58024400
 800c728:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c72c:	7dfb      	ldrb	r3, [r7, #23]
 800c72e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f003 0320 	and.w	r3, r3, #32
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d04b      	beq.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c742:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c746:	d02e      	beq.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x966>
 800c748:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c74c:	d828      	bhi.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800c74e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c752:	d02a      	beq.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x96a>
 800c754:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c758:	d822      	bhi.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800c75a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c75e:	d026      	beq.n	800c7ae <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800c760:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c764:	d81c      	bhi.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800c766:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c76a:	d010      	beq.n	800c78e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 800c76c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c770:	d816      	bhi.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
 800c772:	2b00      	cmp	r3, #0
 800c774:	d01d      	beq.n	800c7b2 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800c776:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c77a:	d111      	bne.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	3304      	adds	r3, #4
 800c780:	2100      	movs	r1, #0
 800c782:	4618      	mov	r0, r3
 800c784:	f001 fa8a 	bl	800dc9c <RCCEx_PLL2_Config>
 800c788:	4603      	mov	r3, r0
 800c78a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800c78c:	e012      	b.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	3324      	adds	r3, #36	; 0x24
 800c792:	2102      	movs	r1, #2
 800c794:	4618      	mov	r0, r3
 800c796:	f001 fb33 	bl	800de00 <RCCEx_PLL3_Config>
 800c79a:	4603      	mov	r3, r0
 800c79c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800c79e:	e009      	b.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	75fb      	strb	r3, [r7, #23]
      break;
 800c7a4:	e006      	b.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800c7a6:	bf00      	nop
 800c7a8:	e004      	b.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800c7aa:	bf00      	nop
 800c7ac:	e002      	b.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800c7ae:	bf00      	nop
 800c7b0:	e000      	b.n	800c7b4 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800c7b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c7b4:	7dfb      	ldrb	r3, [r7, #23]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d10a      	bne.n	800c7d0 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c7ba:	4bb2      	ldr	r3, [pc, #712]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c7bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7be:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7c8:	49ae      	ldr	r1, [pc, #696]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c7ca:	4313      	orrs	r3, r2
 800c7cc:	654b      	str	r3, [r1, #84]	; 0x54
 800c7ce:	e001      	b.n	800c7d4 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7d0:	7dfb      	ldrb	r3, [r7, #23]
 800c7d2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d04b      	beq.n	800c878 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c7e6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c7ea:	d02e      	beq.n	800c84a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800c7ec:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c7f0:	d828      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800c7f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7f6:	d02a      	beq.n	800c84e <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800c7f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7fc:	d822      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800c7fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c802:	d026      	beq.n	800c852 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800c804:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c808:	d81c      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800c80a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c80e:	d010      	beq.n	800c832 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 800c810:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c814:	d816      	bhi.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800c816:	2b00      	cmp	r3, #0
 800c818:	d01d      	beq.n	800c856 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800c81a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c81e:	d111      	bne.n	800c844 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	3304      	adds	r3, #4
 800c824:	2100      	movs	r1, #0
 800c826:	4618      	mov	r0, r3
 800c828:	f001 fa38 	bl	800dc9c <RCCEx_PLL2_Config>
 800c82c:	4603      	mov	r3, r0
 800c82e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800c830:	e012      	b.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	3324      	adds	r3, #36	; 0x24
 800c836:	2102      	movs	r1, #2
 800c838:	4618      	mov	r0, r3
 800c83a:	f001 fae1 	bl	800de00 <RCCEx_PLL3_Config>
 800c83e:	4603      	mov	r3, r0
 800c840:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800c842:	e009      	b.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c844:	2301      	movs	r3, #1
 800c846:	75fb      	strb	r3, [r7, #23]
      break;
 800c848:	e006      	b.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800c84a:	bf00      	nop
 800c84c:	e004      	b.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800c84e:	bf00      	nop
 800c850:	e002      	b.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800c852:	bf00      	nop
 800c854:	e000      	b.n	800c858 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 800c856:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c858:	7dfb      	ldrb	r3, [r7, #23]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	d10a      	bne.n	800c874 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c85e:	4b89      	ldr	r3, [pc, #548]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c862:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c86c:	4985      	ldr	r1, [pc, #532]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c86e:	4313      	orrs	r3, r2
 800c870:	658b      	str	r3, [r1, #88]	; 0x58
 800c872:	e001      	b.n	800c878 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c874:	7dfb      	ldrb	r3, [r7, #23]
 800c876:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c880:	2b00      	cmp	r3, #0
 800c882:	d04b      	beq.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c88a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c88e:	d02e      	beq.n	800c8ee <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800c890:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c894:	d828      	bhi.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800c896:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c89a:	d02a      	beq.n	800c8f2 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800c89c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8a0:	d822      	bhi.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800c8a2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c8a6:	d026      	beq.n	800c8f6 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 800c8a8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c8ac:	d81c      	bhi.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800c8ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c8b2:	d010      	beq.n	800c8d6 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 800c8b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c8b8:	d816      	bhi.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d01d      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0xaba>
 800c8be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8c2:	d111      	bne.n	800c8e8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	3304      	adds	r3, #4
 800c8c8:	2100      	movs	r1, #0
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	f001 f9e6 	bl	800dc9c <RCCEx_PLL2_Config>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c8d4:	e012      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	3324      	adds	r3, #36	; 0x24
 800c8da:	2102      	movs	r1, #2
 800c8dc:	4618      	mov	r0, r3
 800c8de:	f001 fa8f 	bl	800de00 <RCCEx_PLL3_Config>
 800c8e2:	4603      	mov	r3, r0
 800c8e4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c8e6:	e009      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	75fb      	strb	r3, [r7, #23]
      break;
 800c8ec:	e006      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800c8ee:	bf00      	nop
 800c8f0:	e004      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800c8f2:	bf00      	nop
 800c8f4:	e002      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800c8f6:	bf00      	nop
 800c8f8:	e000      	b.n	800c8fc <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800c8fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c8fc:	7dfb      	ldrb	r3, [r7, #23]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d10a      	bne.n	800c918 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c902:	4b60      	ldr	r3, [pc, #384]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c906:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c910:	495c      	ldr	r1, [pc, #368]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c912:	4313      	orrs	r3, r2
 800c914:	658b      	str	r3, [r1, #88]	; 0x58
 800c916:	e001      	b.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c918:	7dfb      	ldrb	r3, [r7, #23]
 800c91a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f003 0308 	and.w	r3, r3, #8
 800c924:	2b00      	cmp	r3, #0
 800c926:	d018      	beq.n	800c95a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c92c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c930:	d10a      	bne.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	3324      	adds	r3, #36	; 0x24
 800c936:	2102      	movs	r1, #2
 800c938:	4618      	mov	r0, r3
 800c93a:	f001 fa61 	bl	800de00 <RCCEx_PLL3_Config>
 800c93e:	4603      	mov	r3, r0
 800c940:	2b00      	cmp	r3, #0
 800c942:	d001      	beq.n	800c948 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 800c944:	2301      	movs	r3, #1
 800c946:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800c948:	4b4e      	ldr	r3, [pc, #312]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c94a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c94c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c954:	494b      	ldr	r1, [pc, #300]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c956:	4313      	orrs	r3, r2
 800c958:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	f003 0310 	and.w	r3, r3, #16
 800c962:	2b00      	cmp	r3, #0
 800c964:	d01a      	beq.n	800c99c <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c96c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c970:	d10a      	bne.n	800c988 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	3324      	adds	r3, #36	; 0x24
 800c976:	2102      	movs	r1, #2
 800c978:	4618      	mov	r0, r3
 800c97a:	f001 fa41 	bl	800de00 <RCCEx_PLL3_Config>
 800c97e:	4603      	mov	r3, r0
 800c980:	2b00      	cmp	r3, #0
 800c982:	d001      	beq.n	800c988 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 800c984:	2301      	movs	r3, #1
 800c986:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c988:	4b3e      	ldr	r3, [pc, #248]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c98a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c98c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c996:	493b      	ldr	r1, [pc, #236]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c998:	4313      	orrs	r3, r2
 800c99a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	681b      	ldr	r3, [r3, #0]
 800c9a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d034      	beq.n	800ca12 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c9ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c9b2:	d01d      	beq.n	800c9f0 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800c9b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c9b8:	d817      	bhi.n	800c9ea <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d003      	beq.n	800c9c6 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800c9be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c9c2:	d009      	beq.n	800c9d8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800c9c4:	e011      	b.n	800c9ea <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	3304      	adds	r3, #4
 800c9ca:	2100      	movs	r1, #0
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f001 f965 	bl	800dc9c <RCCEx_PLL2_Config>
 800c9d2:	4603      	mov	r3, r0
 800c9d4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c9d6:	e00c      	b.n	800c9f2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	3324      	adds	r3, #36	; 0x24
 800c9dc:	2102      	movs	r1, #2
 800c9de:	4618      	mov	r0, r3
 800c9e0:	f001 fa0e 	bl	800de00 <RCCEx_PLL3_Config>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c9e8:	e003      	b.n	800c9f2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	75fb      	strb	r3, [r7, #23]
      break;
 800c9ee:	e000      	b.n	800c9f2 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 800c9f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c9f2:	7dfb      	ldrb	r3, [r7, #23]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d10a      	bne.n	800ca0e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c9f8:	4b22      	ldr	r3, [pc, #136]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800c9fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ca06:	491f      	ldr	r1, [pc, #124]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800ca08:	4313      	orrs	r3, r2
 800ca0a:	658b      	str	r3, [r1, #88]	; 0x58
 800ca0c:	e001      	b.n	800ca12 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca0e:	7dfb      	ldrb	r3, [r7, #23]
 800ca10:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d036      	beq.n	800ca8c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ca24:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ca28:	d01c      	beq.n	800ca64 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800ca2a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ca2e:	d816      	bhi.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800ca30:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca34:	d003      	beq.n	800ca3e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800ca36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ca3a:	d007      	beq.n	800ca4c <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 800ca3c:	e00f      	b.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca3e:	4b11      	ldr	r3, [pc, #68]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800ca40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca42:	4a10      	ldr	r2, [pc, #64]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800ca44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ca48:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800ca4a:	e00c      	b.n	800ca66 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	3324      	adds	r3, #36	; 0x24
 800ca50:	2101      	movs	r1, #1
 800ca52:	4618      	mov	r0, r3
 800ca54:	f001 f9d4 	bl	800de00 <RCCEx_PLL3_Config>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800ca5c:	e003      	b.n	800ca66 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ca5e:	2301      	movs	r3, #1
 800ca60:	75fb      	strb	r3, [r7, #23]
      break;
 800ca62:	e000      	b.n	800ca66 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 800ca64:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ca66:	7dfb      	ldrb	r3, [r7, #23]
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d10d      	bne.n	800ca88 <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ca6c:	4b05      	ldr	r3, [pc, #20]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800ca6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ca7a:	4902      	ldr	r1, [pc, #8]	; (800ca84 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	654b      	str	r3, [r1, #84]	; 0x54
 800ca80:	e004      	b.n	800ca8c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 800ca82:	bf00      	nop
 800ca84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca88:	7dfb      	ldrb	r3, [r7, #23]
 800ca8a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d029      	beq.n	800caec <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	d003      	beq.n	800caa8 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800caa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800caa4:	d007      	beq.n	800cab6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800caa6:	e00f      	b.n	800cac8 <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800caa8:	4b61      	ldr	r3, [pc, #388]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800caaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caac:	4a60      	ldr	r2, [pc, #384]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800caae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cab2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800cab4:	e00b      	b.n	800cace <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	3304      	adds	r3, #4
 800caba:	2102      	movs	r1, #2
 800cabc:	4618      	mov	r0, r3
 800cabe:	f001 f8ed 	bl	800dc9c <RCCEx_PLL2_Config>
 800cac2:	4603      	mov	r3, r0
 800cac4:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800cac6:	e002      	b.n	800cace <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 800cac8:	2301      	movs	r3, #1
 800caca:	75fb      	strb	r3, [r7, #23]
      break;
 800cacc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cace:	7dfb      	ldrb	r3, [r7, #23]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d109      	bne.n	800cae8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800cad4:	4b56      	ldr	r3, [pc, #344]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cad6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cad8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cae0:	4953      	ldr	r1, [pc, #332]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cae2:	4313      	orrs	r3, r2
 800cae4:	64cb      	str	r3, [r1, #76]	; 0x4c
 800cae6:	e001      	b.n	800caec <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cae8:	7dfb      	ldrb	r3, [r7, #23]
 800caea:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d00a      	beq.n	800cb0e <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	3324      	adds	r3, #36	; 0x24
 800cafc:	2102      	movs	r1, #2
 800cafe:	4618      	mov	r0, r3
 800cb00:	f001 f97e 	bl	800de00 <RCCEx_PLL3_Config>
 800cb04:	4603      	mov	r3, r0
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d001      	beq.n	800cb0e <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 800cb0a:	2301      	movs	r3, #1
 800cb0c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d030      	beq.n	800cb7c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cb22:	d017      	beq.n	800cb54 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800cb24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cb28:	d811      	bhi.n	800cb4e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800cb2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb2e:	d013      	beq.n	800cb58 <HAL_RCCEx_PeriphCLKConfig+0xd18>
 800cb30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb34:	d80b      	bhi.n	800cb4e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d010      	beq.n	800cb5c <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 800cb3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cb3e:	d106      	bne.n	800cb4e <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cb40:	4b3b      	ldr	r3, [pc, #236]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cb42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb44:	4a3a      	ldr	r2, [pc, #232]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cb46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cb4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800cb4c:	e007      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	75fb      	strb	r3, [r7, #23]
      break;
 800cb52:	e004      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800cb54:	bf00      	nop
 800cb56:	e002      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800cb58:	bf00      	nop
 800cb5a:	e000      	b.n	800cb5e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 800cb5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800cb5e:	7dfb      	ldrb	r3, [r7, #23]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d109      	bne.n	800cb78 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cb64:	4b32      	ldr	r3, [pc, #200]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cb66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cb70:	492f      	ldr	r1, [pc, #188]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cb72:	4313      	orrs	r3, r2
 800cb74:	654b      	str	r3, [r1, #84]	; 0x54
 800cb76:	e001      	b.n	800cb7c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb78:	7dfb      	ldrb	r3, [r7, #23]
 800cb7a:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d008      	beq.n	800cb9a <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800cb88:	4b29      	ldr	r3, [pc, #164]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cb8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb8c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cb94:	4926      	ldr	r1, [pc, #152]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cb96:	4313      	orrs	r3, r2
 800cb98:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d008      	beq.n	800cbb8 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800cba6:	4b22      	ldr	r3, [pc, #136]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cbaa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cbb2:	491f      	ldr	r1, [pc, #124]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d00d      	beq.n	800cbe0 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800cbc4:	4b1a      	ldr	r3, [pc, #104]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cbc6:	691b      	ldr	r3, [r3, #16]
 800cbc8:	4a19      	ldr	r2, [pc, #100]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cbca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cbce:	6113      	str	r3, [r2, #16]
 800cbd0:	4b17      	ldr	r3, [pc, #92]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cbd2:	691a      	ldr	r2, [r3, #16]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cbda:	4915      	ldr	r1, [pc, #84]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cbdc:	4313      	orrs	r3, r2
 800cbde:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	da08      	bge.n	800cbfa <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800cbe8:	4b11      	ldr	r3, [pc, #68]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cbea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cbec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cbf4:	490e      	ldr	r1, [pc, #56]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cbf6:	4313      	orrs	r3, r2
 800cbf8:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d009      	beq.n	800cc1a <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800cc06:	4b0a      	ldr	r3, [pc, #40]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cc08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cc0a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cc14:	4906      	ldr	r1, [pc, #24]	; (800cc30 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800cc16:	4313      	orrs	r3, r2
 800cc18:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800cc1a:	7dbb      	ldrb	r3, [r7, #22]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d101      	bne.n	800cc24 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 800cc20:	2300      	movs	r3, #0
 800cc22:	e000      	b.n	800cc26 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 800cc24:	2301      	movs	r3, #1
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	3718      	adds	r7, #24
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	bd80      	pop	{r7, pc}
 800cc2e:	bf00      	nop
 800cc30:	58024400 	.word	0x58024400

0800cc34 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800cc34:	b580      	push	{r7, lr}
 800cc36:	b090      	sub	sp, #64	; 0x40
 800cc38:	af00      	add	r7, sp, #0
 800cc3a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc42:	f040 8089 	bne.w	800cd58 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800cc46:	4b95      	ldr	r3, [pc, #596]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cc48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc4a:	f003 0307 	and.w	r3, r3, #7
 800cc4e:	633b      	str	r3, [r7, #48]	; 0x30
 800cc50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc52:	2b04      	cmp	r3, #4
 800cc54:	d87d      	bhi.n	800cd52 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 800cc56:	a201      	add	r2, pc, #4	; (adr r2, 800cc5c <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 800cc58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc5c:	0800cc71 	.word	0x0800cc71
 800cc60:	0800cc95 	.word	0x0800cc95
 800cc64:	0800ccb9 	.word	0x0800ccb9
 800cc68:	0800cd4d 	.word	0x0800cd4d
 800cc6c:	0800ccdd 	.word	0x0800ccdd

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cc70:	4b8a      	ldr	r3, [pc, #552]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cc78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cc7c:	d107      	bne.n	800cc8e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cc7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cc82:	4618      	mov	r0, r3
 800cc84:	f000 feb8 	bl	800d9f8 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800cc88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc8a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cc8c:	e3ed      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cc92:	e3ea      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cc94:	4b81      	ldr	r3, [pc, #516]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cca0:	d107      	bne.n	800ccb2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cca2:	f107 0318 	add.w	r3, r7, #24
 800cca6:	4618      	mov	r0, r3
 800cca8:	f000 fbfe 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ccac:	69bb      	ldr	r3, [r7, #24]
 800ccae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ccb0:	e3db      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ccb6:	e3d8      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ccb8:	4b78      	ldr	r3, [pc, #480]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ccc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ccc4:	d107      	bne.n	800ccd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ccc6:	f107 030c 	add.w	r3, r7, #12
 800ccca:	4618      	mov	r0, r3
 800cccc:	f000 fd40 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ccd4:	e3c9      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ccda:	e3c6      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800ccdc:	4b6f      	ldr	r3, [pc, #444]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ccde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cce0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cce4:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cce6:	4b6d      	ldr	r3, [pc, #436]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	f003 0304 	and.w	r3, r3, #4
 800ccee:	2b04      	cmp	r3, #4
 800ccf0:	d10c      	bne.n	800cd0c <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 800ccf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d109      	bne.n	800cd0c <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ccf8:	4b68      	ldr	r3, [pc, #416]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	08db      	lsrs	r3, r3, #3
 800ccfe:	f003 0303 	and.w	r3, r3, #3
 800cd02:	4a67      	ldr	r2, [pc, #412]	; (800cea0 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 800cd04:	fa22 f303 	lsr.w	r3, r2, r3
 800cd08:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd0a:	e01e      	b.n	800cd4a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cd0c:	4b63      	ldr	r3, [pc, #396]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cd14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cd18:	d106      	bne.n	800cd28 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800cd1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cd20:	d102      	bne.n	800cd28 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800cd22:	4b60      	ldr	r3, [pc, #384]	; (800cea4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800cd24:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd26:	e010      	b.n	800cd4a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cd28:	4b5c      	ldr	r3, [pc, #368]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cd30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cd34:	d106      	bne.n	800cd44 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800cd36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd3c:	d102      	bne.n	800cd44 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800cd3e:	4b5a      	ldr	r3, [pc, #360]	; (800cea8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800cd40:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cd42:	e002      	b.n	800cd4a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800cd44:	2300      	movs	r3, #0
 800cd46:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800cd48:	e38f      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800cd4a:	e38e      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800cd4c:	4b57      	ldr	r3, [pc, #348]	; (800ceac <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800cd4e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cd50:	e38b      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 800cd52:	2300      	movs	r3, #0
 800cd54:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cd56:	e388      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cd5e:	f040 80a7 	bne.w	800ceb0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800cd62:	4b4e      	ldr	r3, [pc, #312]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cd64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd66:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800cd6a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800cd6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd6e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cd72:	d054      	beq.n	800ce1e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 800cd74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd76:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800cd7a:	f200 808b 	bhi.w	800ce94 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800cd7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd80:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cd84:	f000 8083 	beq.w	800ce8e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800cd88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd8a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800cd8e:	f200 8081 	bhi.w	800ce94 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800cd92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd94:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cd98:	d02f      	beq.n	800cdfa <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 800cd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cda0:	d878      	bhi.n	800ce94 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800cda2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d004      	beq.n	800cdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 800cda8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdaa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800cdae:	d012      	beq.n	800cdd6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 800cdb0:	e070      	b.n	800ce94 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cdb2:	4b3a      	ldr	r3, [pc, #232]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cdba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cdbe:	d107      	bne.n	800cdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cdc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	f000 fe17 	bl	800d9f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cdca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdcc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cdce:	e34c      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cdd4:	e349      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cdd6:	4b31      	ldr	r3, [pc, #196]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cdde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cde2:	d107      	bne.n	800cdf4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cde4:	f107 0318 	add.w	r3, r7, #24
 800cde8:	4618      	mov	r0, r3
 800cdea:	f000 fb5d 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cdee:	69bb      	ldr	r3, [r7, #24]
 800cdf0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cdf2:	e33a      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cdf8:	e337      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cdfa:	4b28      	ldr	r3, [pc, #160]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ce02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ce06:	d107      	bne.n	800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ce08:	f107 030c 	add.w	r3, r7, #12
 800ce0c:	4618      	mov	r0, r3
 800ce0e:	f000 fc9f 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ce16:	e328      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800ce18:	2300      	movs	r3, #0
 800ce1a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ce1c:	e325      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800ce1e:	4b1f      	ldr	r3, [pc, #124]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ce20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ce22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ce26:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ce28:	4b1c      	ldr	r3, [pc, #112]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	f003 0304 	and.w	r3, r3, #4
 800ce30:	2b04      	cmp	r3, #4
 800ce32:	d10c      	bne.n	800ce4e <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 800ce34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d109      	bne.n	800ce4e <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ce3a:	4b18      	ldr	r3, [pc, #96]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	08db      	lsrs	r3, r3, #3
 800ce40:	f003 0303 	and.w	r3, r3, #3
 800ce44:	4a16      	ldr	r2, [pc, #88]	; (800cea0 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 800ce46:	fa22 f303 	lsr.w	r3, r2, r3
 800ce4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce4c:	e01e      	b.n	800ce8c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ce4e:	4b13      	ldr	r3, [pc, #76]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ce5a:	d106      	bne.n	800ce6a <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800ce5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ce62:	d102      	bne.n	800ce6a <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800ce64:	4b0f      	ldr	r3, [pc, #60]	; (800cea4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800ce66:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce68:	e010      	b.n	800ce8c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ce6a:	4b0c      	ldr	r3, [pc, #48]	; (800ce9c <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce72:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ce76:	d106      	bne.n	800ce86 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 800ce78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ce7e:	d102      	bne.n	800ce86 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800ce80:	4b09      	ldr	r3, [pc, #36]	; (800cea8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800ce82:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce84:	e002      	b.n	800ce8c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800ce86:	2300      	movs	r3, #0
 800ce88:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800ce8a:	e2ee      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800ce8c:	e2ed      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800ce8e:	4b07      	ldr	r3, [pc, #28]	; (800ceac <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800ce90:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ce92:	e2ea      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 800ce94:	2300      	movs	r3, #0
 800ce96:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ce98:	e2e7      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800ce9a:	bf00      	nop
 800ce9c:	58024400 	.word	0x58024400
 800cea0:	03d09000 	.word	0x03d09000
 800cea4:	003d0900 	.word	0x003d0900
 800cea8:	02faf080 	.word	0x02faf080
 800ceac:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ceb6:	f040 809c 	bne.w	800cff2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800ceba:	4b9e      	ldr	r3, [pc, #632]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cebe:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800cec2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800cec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cec6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ceca:	d054      	beq.n	800cf76 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800cecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cece:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ced2:	f200 808b 	bhi.w	800cfec <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800ced6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ced8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cedc:	f000 8083 	beq.w	800cfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800cee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cee2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800cee6:	f200 8081 	bhi.w	800cfec <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800ceea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cef0:	d02f      	beq.n	800cf52 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800cef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cef4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cef8:	d878      	bhi.n	800cfec <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800cefa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d004      	beq.n	800cf0a <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 800cf00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf02:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800cf06:	d012      	beq.n	800cf2e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800cf08:	e070      	b.n	800cfec <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cf0a:	4b8a      	ldr	r3, [pc, #552]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cf12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cf16:	d107      	bne.n	800cf28 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cf18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	f000 fd6b 	bl	800d9f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cf22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf24:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cf26:	e2a0      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800cf28:	2300      	movs	r3, #0
 800cf2a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cf2c:	e29d      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cf2e:	4b81      	ldr	r3, [pc, #516]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cf36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cf3a:	d107      	bne.n	800cf4c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf3c:	f107 0318 	add.w	r3, r7, #24
 800cf40:	4618      	mov	r0, r3
 800cf42:	f000 fab1 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cf46:	69bb      	ldr	r3, [r7, #24]
 800cf48:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800cf4a:	e28e      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cf50:	e28b      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cf52:	4b78      	ldr	r3, [pc, #480]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cf5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cf5e:	d107      	bne.n	800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cf60:	f107 030c 	add.w	r3, r7, #12
 800cf64:	4618      	mov	r0, r3
 800cf66:	f000 fbf3 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cf6e:	e27c      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800cf70:	2300      	movs	r3, #0
 800cf72:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cf74:	e279      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800cf76:	4b6f      	ldr	r3, [pc, #444]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cf78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cf7e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cf80:	4b6c      	ldr	r3, [pc, #432]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	f003 0304 	and.w	r3, r3, #4
 800cf88:	2b04      	cmp	r3, #4
 800cf8a:	d10c      	bne.n	800cfa6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800cf8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d109      	bne.n	800cfa6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800cf92:	4b68      	ldr	r3, [pc, #416]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	08db      	lsrs	r3, r3, #3
 800cf98:	f003 0303 	and.w	r3, r3, #3
 800cf9c:	4a66      	ldr	r2, [pc, #408]	; (800d138 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800cf9e:	fa22 f303 	lsr.w	r3, r2, r3
 800cfa2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cfa4:	e01e      	b.n	800cfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cfa6:	4b63      	ldr	r3, [pc, #396]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cfb2:	d106      	bne.n	800cfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 800cfb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cfba:	d102      	bne.n	800cfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800cfbc:	4b5f      	ldr	r3, [pc, #380]	; (800d13c <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800cfbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cfc0:	e010      	b.n	800cfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cfc2:	4b5c      	ldr	r3, [pc, #368]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cfca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cfce:	d106      	bne.n	800cfde <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 800cfd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cfd6:	d102      	bne.n	800cfde <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800cfd8:	4b59      	ldr	r3, [pc, #356]	; (800d140 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800cfda:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cfdc:	e002      	b.n	800cfe4 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800cfde:	2300      	movs	r3, #0
 800cfe0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800cfe2:	e242      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800cfe4:	e241      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800cfe6:	4b57      	ldr	r3, [pc, #348]	; (800d144 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800cfe8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cfea:	e23e      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 800cfec:	2300      	movs	r3, #0
 800cfee:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cff0:	e23b      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cff8:	f040 80a6 	bne.w	800d148 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800cffc:	4b4d      	ldr	r3, [pc, #308]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800cffe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d000:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800d004:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800d006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d008:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d00c:	d054      	beq.n	800d0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800d00e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d010:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d014:	f200 808b 	bhi.w	800d12e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800d018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d01a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d01e:	f000 8083 	beq.w	800d128 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 800d022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d024:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d028:	f200 8081 	bhi.w	800d12e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800d02c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d02e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d032:	d02f      	beq.n	800d094 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 800d034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d036:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d03a:	d878      	bhi.n	800d12e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800d03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d004      	beq.n	800d04c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 800d042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d048:	d012      	beq.n	800d070 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 800d04a:	e070      	b.n	800d12e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d04c:	4b39      	ldr	r3, [pc, #228]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d054:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d058:	d107      	bne.n	800d06a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d05a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d05e:	4618      	mov	r0, r3
 800d060:	f000 fcca 	bl	800d9f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d066:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d068:	e1ff      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800d06a:	2300      	movs	r3, #0
 800d06c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d06e:	e1fc      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d070:	4b30      	ldr	r3, [pc, #192]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d078:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d07c:	d107      	bne.n	800d08e <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d07e:	f107 0318 	add.w	r3, r7, #24
 800d082:	4618      	mov	r0, r3
 800d084:	f000 fa10 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d088:	69bb      	ldr	r3, [r7, #24]
 800d08a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d08c:	e1ed      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800d08e:	2300      	movs	r3, #0
 800d090:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d092:	e1ea      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d094:	4b27      	ldr	r3, [pc, #156]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d09c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d0a0:	d107      	bne.n	800d0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d0a2:	f107 030c 	add.w	r3, r7, #12
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f000 fb52 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d0b0:	e1db      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d0b6:	e1d8      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800d0b8:	4b1e      	ldr	r3, [pc, #120]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d0ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d0bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d0c0:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d0c2:	4b1c      	ldr	r3, [pc, #112]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f003 0304 	and.w	r3, r3, #4
 800d0ca:	2b04      	cmp	r3, #4
 800d0cc:	d10c      	bne.n	800d0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 800d0ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d109      	bne.n	800d0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d0d4:	4b17      	ldr	r3, [pc, #92]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	08db      	lsrs	r3, r3, #3
 800d0da:	f003 0303 	and.w	r3, r3, #3
 800d0de:	4a16      	ldr	r2, [pc, #88]	; (800d138 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800d0e0:	fa22 f303 	lsr.w	r3, r2, r3
 800d0e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d0e6:	e01e      	b.n	800d126 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d0e8:	4b12      	ldr	r3, [pc, #72]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d0f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d0f4:	d106      	bne.n	800d104 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800d0f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d0fc:	d102      	bne.n	800d104 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800d0fe:	4b0f      	ldr	r3, [pc, #60]	; (800d13c <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800d100:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d102:	e010      	b.n	800d126 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d104:	4b0b      	ldr	r3, [pc, #44]	; (800d134 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d10c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d110:	d106      	bne.n	800d120 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 800d112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d114:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d118:	d102      	bne.n	800d120 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800d11a:	4b09      	ldr	r3, [pc, #36]	; (800d140 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800d11c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d11e:	e002      	b.n	800d126 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800d120:	2300      	movs	r3, #0
 800d122:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800d124:	e1a1      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800d126:	e1a0      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800d128:	4b06      	ldr	r3, [pc, #24]	; (800d144 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800d12a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d12c:	e19d      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 800d12e:	2300      	movs	r3, #0
 800d130:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d132:	e19a      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800d134:	58024400 	.word	0x58024400
 800d138:	03d09000 	.word	0x03d09000
 800d13c:	003d0900 	.word	0x003d0900
 800d140:	02faf080 	.word	0x02faf080
 800d144:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800d14e:	d173      	bne.n	800d238 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800d150:	4b9a      	ldr	r3, [pc, #616]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d154:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800d158:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800d15a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d15c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d160:	d02f      	beq.n	800d1c2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800d162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d164:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d168:	d863      	bhi.n	800d232 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800d16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d004      	beq.n	800d17a <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 800d170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d176:	d012      	beq.n	800d19e <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 800d178:	e05b      	b.n	800d232 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d17a:	4b90      	ldr	r3, [pc, #576]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d182:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d186:	d107      	bne.n	800d198 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d188:	f107 0318 	add.w	r3, r7, #24
 800d18c:	4618      	mov	r0, r3
 800d18e:	f000 f98b 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d192:	69bb      	ldr	r3, [r7, #24]
 800d194:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d196:	e168      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800d198:	2300      	movs	r3, #0
 800d19a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d19c:	e165      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d19e:	4b87      	ldr	r3, [pc, #540]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d1a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d1aa:	d107      	bne.n	800d1bc <HAL_RCCEx_GetPeriphCLKFreq+0x588>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d1ac:	f107 030c 	add.w	r3, r7, #12
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f000 facd 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d1b6:	697b      	ldr	r3, [r7, #20]
 800d1b8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d1ba:	e156      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800d1bc:	2300      	movs	r3, #0
 800d1be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d1c0:	e153      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800d1c2:	4b7e      	ldr	r3, [pc, #504]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d1c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d1ca:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d1cc:	4b7b      	ldr	r3, [pc, #492]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	f003 0304 	and.w	r3, r3, #4
 800d1d4:	2b04      	cmp	r3, #4
 800d1d6:	d10c      	bne.n	800d1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
 800d1d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d109      	bne.n	800d1f2 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d1de:	4b77      	ldr	r3, [pc, #476]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	08db      	lsrs	r3, r3, #3
 800d1e4:	f003 0303 	and.w	r3, r3, #3
 800d1e8:	4a75      	ldr	r2, [pc, #468]	; (800d3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d1ea:	fa22 f303 	lsr.w	r3, r2, r3
 800d1ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d1f0:	e01e      	b.n	800d230 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d1f2:	4b72      	ldr	r3, [pc, #456]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d1fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d1fe:	d106      	bne.n	800d20e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 800d200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d202:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d206:	d102      	bne.n	800d20e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800d208:	4b6e      	ldr	r3, [pc, #440]	; (800d3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 800d20a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d20c:	e010      	b.n	800d230 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d20e:	4b6b      	ldr	r3, [pc, #428]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d216:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d21a:	d106      	bne.n	800d22a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800d21c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d21e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d222:	d102      	bne.n	800d22a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800d224:	4b68      	ldr	r3, [pc, #416]	; (800d3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 800d226:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d228:	e002      	b.n	800d230 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800d22a:	2300      	movs	r3, #0
 800d22c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800d22e:	e11c      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800d230:	e11b      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 800d232:	2300      	movs	r3, #0
 800d234:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d236:	e118      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d23e:	d133      	bne.n	800d2a8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800d240:	4b5e      	ldr	r3, [pc, #376]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d244:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d248:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800d24a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d004      	beq.n	800d25a <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 800d250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d256:	d012      	beq.n	800d27e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 800d258:	e023      	b.n	800d2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d25a:	4b58      	ldr	r3, [pc, #352]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d262:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d266:	d107      	bne.n	800d278 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d268:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d26c:	4618      	mov	r0, r3
 800d26e:	f000 fbc3 	bl	800d9f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d274:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d276:	e0f8      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d278:	2300      	movs	r3, #0
 800d27a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d27c:	e0f5      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d27e:	4b4f      	ldr	r3, [pc, #316]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d286:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d28a:	d107      	bne.n	800d29c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d28c:	f107 0318 	add.w	r3, r7, #24
 800d290:	4618      	mov	r0, r3
 800d292:	f000 f909 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d296:	6a3b      	ldr	r3, [r7, #32]
 800d298:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d29a:	e0e6      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d29c:	2300      	movs	r3, #0
 800d29e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d2a0:	e0e3      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d2a6:	e0e0      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d2ae:	f040 808d 	bne.w	800d3cc <HAL_RCCEx_GetPeriphCLKFreq+0x798>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800d2b2:	4b42      	ldr	r3, [pc, #264]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d2b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d2b6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800d2ba:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800d2bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d2c2:	d06b      	beq.n	800d39c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
 800d2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d2ca:	d874      	bhi.n	800d3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800d2cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2d2:	d056      	beq.n	800d382 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800d2d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2da:	d86c      	bhi.n	800d3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800d2dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d2e2:	d03b      	beq.n	800d35c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 800d2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2e6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800d2ea:	d864      	bhi.n	800d3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800d2ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d2f2:	d021      	beq.n	800d338 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800d2f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d2fa:	d85c      	bhi.n	800d3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800d2fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d004      	beq.n	800d30c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800d302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d304:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d308:	d004      	beq.n	800d314 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800d30a:	e054      	b.n	800d3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d30c:	f000 f8b6 	bl	800d47c <HAL_RCCEx_GetD3PCLK1Freq>
 800d310:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 800d312:	e0aa      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d314:	4b29      	ldr	r3, [pc, #164]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d31c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d320:	d107      	bne.n	800d332 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d322:	f107 0318 	add.w	r3, r7, #24
 800d326:	4618      	mov	r0, r3
 800d328:	f000 f8be 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d32c:	69fb      	ldr	r3, [r7, #28]
 800d32e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d330:	e09b      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d332:	2300      	movs	r3, #0
 800d334:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d336:	e098      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d338:	4b20      	ldr	r3, [pc, #128]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d340:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d344:	d107      	bne.n	800d356 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d346:	f107 030c 	add.w	r3, r7, #12
 800d34a:	4618      	mov	r0, r3
 800d34c:	f000 fa00 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d350:	693b      	ldr	r3, [r7, #16]
 800d352:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d354:	e089      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d356:	2300      	movs	r3, #0
 800d358:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d35a:	e086      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d35c:	4b17      	ldr	r3, [pc, #92]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	f003 0304 	and.w	r3, r3, #4
 800d364:	2b04      	cmp	r3, #4
 800d366:	d109      	bne.n	800d37c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d368:	4b14      	ldr	r3, [pc, #80]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	08db      	lsrs	r3, r3, #3
 800d36e:	f003 0303 	and.w	r3, r3, #3
 800d372:	4a13      	ldr	r2, [pc, #76]	; (800d3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800d374:	fa22 f303 	lsr.w	r3, r2, r3
 800d378:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d37a:	e076      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d37c:	2300      	movs	r3, #0
 800d37e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d380:	e073      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d382:	4b0e      	ldr	r3, [pc, #56]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d38a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d38e:	d102      	bne.n	800d396 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
         {
          frequency = CSI_VALUE;
 800d390:	4b0c      	ldr	r3, [pc, #48]	; (800d3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 800d392:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800d394:	e069      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800d396:	2300      	movs	r3, #0
 800d398:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d39a:	e066      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d39c:	4b07      	ldr	r3, [pc, #28]	; (800d3bc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d3a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d3a8:	d102      	bne.n	800d3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
         {
          frequency = HSE_VALUE;
 800d3aa:	4b07      	ldr	r3, [pc, #28]	; (800d3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 800d3ac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d3ae:	e05c      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d3b4:	e059      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d3ba:	e056      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800d3bc:	58024400 	.word	0x58024400
 800d3c0:	03d09000 	.word	0x03d09000
 800d3c4:	003d0900 	.word	0x003d0900
 800d3c8:	02faf080 	.word	0x02faf080
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d3d2:	d148      	bne.n	800d466 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800d3d4:	4b27      	ldr	r3, [pc, #156]	; (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d3d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d3d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800d3dc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800d3de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d3e4:	d02a      	beq.n	800d43c <HAL_RCCEx_GetPeriphCLKFreq+0x808>
 800d3e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d3ec:	d838      	bhi.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 800d3ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d004      	beq.n	800d3fe <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 800d3f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d3fa:	d00d      	beq.n	800d418 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 800d3fc:	e030      	b.n	800d460 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d3fe:	4b1d      	ldr	r3, [pc, #116]	; (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d406:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d40a:	d102      	bne.n	800d412 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
         {
          frequency = HSE_VALUE;
 800d40c:	4b1a      	ldr	r3, [pc, #104]	; (800d478 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800d40e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d410:	e02b      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d412:	2300      	movs	r3, #0
 800d414:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d416:	e028      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d418:	4b16      	ldr	r3, [pc, #88]	; (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d420:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d424:	d107      	bne.n	800d436 <HAL_RCCEx_GetPeriphCLKFreq+0x802>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d426:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d42a:	4618      	mov	r0, r3
 800d42c:	f000 fae4 	bl	800d9f8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d430:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d432:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d434:	e019      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d436:	2300      	movs	r3, #0
 800d438:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d43a:	e016      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d43c:	4b0d      	ldr	r3, [pc, #52]	; (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d444:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d448:	d107      	bne.n	800d45a <HAL_RCCEx_GetPeriphCLKFreq+0x826>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d44a:	f107 0318 	add.w	r3, r7, #24
 800d44e:	4618      	mov	r0, r3
 800d450:	f000 f82a 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d454:	69fb      	ldr	r3, [r7, #28]
 800d456:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800d458:	e007      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800d45a:	2300      	movs	r3, #0
 800d45c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d45e:	e004      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 800d460:	2300      	movs	r3, #0
 800d462:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800d464:	e001      	b.n	800d46a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else
    {
      frequency = 0;
 800d466:	2300      	movs	r3, #0
 800d468:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800d46a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	3740      	adds	r7, #64	; 0x40
 800d470:	46bd      	mov	sp, r7
 800d472:	bd80      	pop	{r7, pc}
 800d474:	58024400 	.word	0x58024400
 800d478:	02faf080 	.word	0x02faf080

0800d47c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d47c:	b580      	push	{r7, lr}
 800d47e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d480:	f7fe fc82 	bl	800bd88 <HAL_RCC_GetHCLKFreq>
 800d484:	4602      	mov	r2, r0
 800d486:	4b06      	ldr	r3, [pc, #24]	; (800d4a0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d488:	6a1b      	ldr	r3, [r3, #32]
 800d48a:	091b      	lsrs	r3, r3, #4
 800d48c:	f003 0307 	and.w	r3, r3, #7
 800d490:	4904      	ldr	r1, [pc, #16]	; (800d4a4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d492:	5ccb      	ldrb	r3, [r1, r3]
 800d494:	f003 031f 	and.w	r3, r3, #31
 800d498:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d49c:	4618      	mov	r0, r3
 800d49e:	bd80      	pop	{r7, pc}
 800d4a0:	58024400 	.word	0x58024400
 800d4a4:	08016c6c 	.word	0x08016c6c

0800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800d4a8:	b480      	push	{r7}
 800d4aa:	b089      	sub	sp, #36	; 0x24
 800d4ac:	af00      	add	r7, sp, #0
 800d4ae:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d4b0:	4ba1      	ldr	r3, [pc, #644]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4b4:	f003 0303 	and.w	r3, r3, #3
 800d4b8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800d4ba:	4b9f      	ldr	r3, [pc, #636]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4be:	0b1b      	lsrs	r3, r3, #12
 800d4c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d4c4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d4c6:	4b9c      	ldr	r3, [pc, #624]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4ca:	091b      	lsrs	r3, r3, #4
 800d4cc:	f003 0301 	and.w	r3, r3, #1
 800d4d0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800d4d2:	4b99      	ldr	r3, [pc, #612]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d4d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d4d6:	08db      	lsrs	r3, r3, #3
 800d4d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d4dc:	693a      	ldr	r2, [r7, #16]
 800d4de:	fb02 f303 	mul.w	r3, r2, r3
 800d4e2:	ee07 3a90 	vmov	s15, r3
 800d4e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4ea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d4ee:	697b      	ldr	r3, [r7, #20]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	f000 8111 	beq.w	800d718 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d4f6:	69bb      	ldr	r3, [r7, #24]
 800d4f8:	2b02      	cmp	r3, #2
 800d4fa:	f000 8083 	beq.w	800d604 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d4fe:	69bb      	ldr	r3, [r7, #24]
 800d500:	2b02      	cmp	r3, #2
 800d502:	f200 80a1 	bhi.w	800d648 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d506:	69bb      	ldr	r3, [r7, #24]
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d003      	beq.n	800d514 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d50c:	69bb      	ldr	r3, [r7, #24]
 800d50e:	2b01      	cmp	r3, #1
 800d510:	d056      	beq.n	800d5c0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d512:	e099      	b.n	800d648 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d514:	4b88      	ldr	r3, [pc, #544]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	f003 0320 	and.w	r3, r3, #32
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d02d      	beq.n	800d57c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d520:	4b85      	ldr	r3, [pc, #532]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	08db      	lsrs	r3, r3, #3
 800d526:	f003 0303 	and.w	r3, r3, #3
 800d52a:	4a84      	ldr	r2, [pc, #528]	; (800d73c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d52c:	fa22 f303 	lsr.w	r3, r2, r3
 800d530:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d532:	68bb      	ldr	r3, [r7, #8]
 800d534:	ee07 3a90 	vmov	s15, r3
 800d538:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d53c:	697b      	ldr	r3, [r7, #20]
 800d53e:	ee07 3a90 	vmov	s15, r3
 800d542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d54a:	4b7b      	ldr	r3, [pc, #492]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d54c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d54e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d552:	ee07 3a90 	vmov	s15, r3
 800d556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d55a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d55e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d740 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d562:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d566:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d56a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d56e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d572:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d576:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d57a:	e087      	b.n	800d68c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d57c:	697b      	ldr	r3, [r7, #20]
 800d57e:	ee07 3a90 	vmov	s15, r3
 800d582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d586:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d744 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d58a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d58e:	4b6a      	ldr	r3, [pc, #424]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d596:	ee07 3a90 	vmov	s15, r3
 800d59a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d59e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5a2:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d740 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d5a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d5b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5ba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d5be:	e065      	b.n	800d68c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d5c0:	697b      	ldr	r3, [r7, #20]
 800d5c2:	ee07 3a90 	vmov	s15, r3
 800d5c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5ca:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d748 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d5ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d5d2:	4b59      	ldr	r3, [pc, #356]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d5da:	ee07 3a90 	vmov	s15, r3
 800d5de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d5e6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d740 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d5ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d5ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d5f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d5f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d5fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d5fe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d602:	e043      	b.n	800d68c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d604:	697b      	ldr	r3, [r7, #20]
 800d606:	ee07 3a90 	vmov	s15, r3
 800d60a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d60e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d74c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d612:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d616:	4b48      	ldr	r3, [pc, #288]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d61a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d61e:	ee07 3a90 	vmov	s15, r3
 800d622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d626:	ed97 6a03 	vldr	s12, [r7, #12]
 800d62a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d740 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d62e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d636:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d63a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d63e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d642:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d646:	e021      	b.n	800d68c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800d648:	697b      	ldr	r3, [r7, #20]
 800d64a:	ee07 3a90 	vmov	s15, r3
 800d64e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d652:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d748 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d65a:	4b37      	ldr	r3, [pc, #220]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d65c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d65e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d662:	ee07 3a90 	vmov	s15, r3
 800d666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d66a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d66e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d740 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d67a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d67e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d682:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d686:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d68a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800d68c:	4b2a      	ldr	r3, [pc, #168]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d68e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d690:	0a5b      	lsrs	r3, r3, #9
 800d692:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d696:	ee07 3a90 	vmov	s15, r3
 800d69a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d69e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d6a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d6a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800d6aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d6ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d6b2:	ee17 2a90 	vmov	r2, s15
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800d6ba:	4b1f      	ldr	r3, [pc, #124]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6be:	0c1b      	lsrs	r3, r3, #16
 800d6c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6c4:	ee07 3a90 	vmov	s15, r3
 800d6c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6cc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d6d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d6d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800d6d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d6dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d6e0:	ee17 2a90 	vmov	r2, s15
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800d6e8:	4b13      	ldr	r3, [pc, #76]	; (800d738 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6ec:	0e1b      	lsrs	r3, r3, #24
 800d6ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6f2:	ee07 3a90 	vmov	s15, r3
 800d6f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d6fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d702:	edd7 6a07 	vldr	s13, [r7, #28]
 800d706:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d70a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d70e:	ee17 2a90 	vmov	r2, s15
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d716:	e008      	b.n	800d72a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	2200      	movs	r2, #0
 800d71c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	2200      	movs	r2, #0
 800d722:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2200      	movs	r2, #0
 800d728:	609a      	str	r2, [r3, #8]
}
 800d72a:	bf00      	nop
 800d72c:	3724      	adds	r7, #36	; 0x24
 800d72e:	46bd      	mov	sp, r7
 800d730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d734:	4770      	bx	lr
 800d736:	bf00      	nop
 800d738:	58024400 	.word	0x58024400
 800d73c:	03d09000 	.word	0x03d09000
 800d740:	46000000 	.word	0x46000000
 800d744:	4c742400 	.word	0x4c742400
 800d748:	4a742400 	.word	0x4a742400
 800d74c:	4c3ebc20 	.word	0x4c3ebc20

0800d750 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800d750:	b480      	push	{r7}
 800d752:	b089      	sub	sp, #36	; 0x24
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d758:	4ba1      	ldr	r3, [pc, #644]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d75a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d75c:	f003 0303 	and.w	r3, r3, #3
 800d760:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800d762:	4b9f      	ldr	r3, [pc, #636]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d766:	0d1b      	lsrs	r3, r3, #20
 800d768:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d76c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d76e:	4b9c      	ldr	r3, [pc, #624]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d772:	0a1b      	lsrs	r3, r3, #8
 800d774:	f003 0301 	and.w	r3, r3, #1
 800d778:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800d77a:	4b99      	ldr	r3, [pc, #612]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d77c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d77e:	08db      	lsrs	r3, r3, #3
 800d780:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d784:	693a      	ldr	r2, [r7, #16]
 800d786:	fb02 f303 	mul.w	r3, r2, r3
 800d78a:	ee07 3a90 	vmov	s15, r3
 800d78e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d792:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d796:	697b      	ldr	r3, [r7, #20]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	f000 8111 	beq.w	800d9c0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d79e:	69bb      	ldr	r3, [r7, #24]
 800d7a0:	2b02      	cmp	r3, #2
 800d7a2:	f000 8083 	beq.w	800d8ac <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d7a6:	69bb      	ldr	r3, [r7, #24]
 800d7a8:	2b02      	cmp	r3, #2
 800d7aa:	f200 80a1 	bhi.w	800d8f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d7ae:	69bb      	ldr	r3, [r7, #24]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d003      	beq.n	800d7bc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d7b4:	69bb      	ldr	r3, [r7, #24]
 800d7b6:	2b01      	cmp	r3, #1
 800d7b8:	d056      	beq.n	800d868 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d7ba:	e099      	b.n	800d8f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d7bc:	4b88      	ldr	r3, [pc, #544]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	f003 0320 	and.w	r3, r3, #32
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d02d      	beq.n	800d824 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d7c8:	4b85      	ldr	r3, [pc, #532]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	08db      	lsrs	r3, r3, #3
 800d7ce:	f003 0303 	and.w	r3, r3, #3
 800d7d2:	4a84      	ldr	r2, [pc, #528]	; (800d9e4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d7d4:	fa22 f303 	lsr.w	r3, r2, r3
 800d7d8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	ee07 3a90 	vmov	s15, r3
 800d7e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7e4:	697b      	ldr	r3, [r7, #20]
 800d7e6:	ee07 3a90 	vmov	s15, r3
 800d7ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7f2:	4b7b      	ldr	r3, [pc, #492]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d7f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d7f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7fa:	ee07 3a90 	vmov	s15, r3
 800d7fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d802:	ed97 6a03 	vldr	s12, [r7, #12]
 800d806:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d9e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d80a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d80e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d812:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d816:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d81a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d81e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d822:	e087      	b.n	800d934 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d824:	697b      	ldr	r3, [r7, #20]
 800d826:	ee07 3a90 	vmov	s15, r3
 800d82a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d82e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d9ec <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d836:	4b6a      	ldr	r3, [pc, #424]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d83a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d83e:	ee07 3a90 	vmov	s15, r3
 800d842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d846:	ed97 6a03 	vldr	s12, [r7, #12]
 800d84a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d9e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d84e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d856:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d85a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d85e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d862:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d866:	e065      	b.n	800d934 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d868:	697b      	ldr	r3, [r7, #20]
 800d86a:	ee07 3a90 	vmov	s15, r3
 800d86e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d872:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d9f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d87a:	4b59      	ldr	r3, [pc, #356]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d87c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d87e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d882:	ee07 3a90 	vmov	s15, r3
 800d886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d88a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d88e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d9e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d89a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d89e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d8aa:	e043      	b.n	800d934 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	ee07 3a90 	vmov	s15, r3
 800d8b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8b6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d9f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d8ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8be:	4b48      	ldr	r3, [pc, #288]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8c6:	ee07 3a90 	vmov	s15, r3
 800d8ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8d2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d9e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d8d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d8e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d8ee:	e021      	b.n	800d934 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d8f0:	697b      	ldr	r3, [r7, #20]
 800d8f2:	ee07 3a90 	vmov	s15, r3
 800d8f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8fa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d9f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d8fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d902:	4b37      	ldr	r3, [pc, #220]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d90a:	ee07 3a90 	vmov	s15, r3
 800d90e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d912:	ed97 6a03 	vldr	s12, [r7, #12]
 800d916:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d9e8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d91a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d91e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d922:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d92a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d92e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d932:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800d934:	4b2a      	ldr	r3, [pc, #168]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d938:	0a5b      	lsrs	r3, r3, #9
 800d93a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d93e:	ee07 3a90 	vmov	s15, r3
 800d942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d946:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d94a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d94e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d952:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d956:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d95a:	ee17 2a90 	vmov	r2, s15
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800d962:	4b1f      	ldr	r3, [pc, #124]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d966:	0c1b      	lsrs	r3, r3, #16
 800d968:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d96c:	ee07 3a90 	vmov	s15, r3
 800d970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d974:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d978:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d97c:	edd7 6a07 	vldr	s13, [r7, #28]
 800d980:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d984:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d988:	ee17 2a90 	vmov	r2, s15
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800d990:	4b13      	ldr	r3, [pc, #76]	; (800d9e0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d992:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d994:	0e1b      	lsrs	r3, r3, #24
 800d996:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d99a:	ee07 3a90 	vmov	s15, r3
 800d99e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d9a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d9aa:	edd7 6a07 	vldr	s13, [r7, #28]
 800d9ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d9b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d9b6:	ee17 2a90 	vmov	r2, s15
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d9be:	e008      	b.n	800d9d2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	609a      	str	r2, [r3, #8]
}
 800d9d2:	bf00      	nop
 800d9d4:	3724      	adds	r7, #36	; 0x24
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9dc:	4770      	bx	lr
 800d9de:	bf00      	nop
 800d9e0:	58024400 	.word	0x58024400
 800d9e4:	03d09000 	.word	0x03d09000
 800d9e8:	46000000 	.word	0x46000000
 800d9ec:	4c742400 	.word	0x4c742400
 800d9f0:	4a742400 	.word	0x4a742400
 800d9f4:	4c3ebc20 	.word	0x4c3ebc20

0800d9f8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	b089      	sub	sp, #36	; 0x24
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800da00:	4ba0      	ldr	r3, [pc, #640]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da04:	f003 0303 	and.w	r3, r3, #3
 800da08:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800da0a:	4b9e      	ldr	r3, [pc, #632]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da0e:	091b      	lsrs	r3, r3, #4
 800da10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da14:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800da16:	4b9b      	ldr	r3, [pc, #620]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da1a:	f003 0301 	and.w	r3, r3, #1
 800da1e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800da20:	4b98      	ldr	r3, [pc, #608]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da24:	08db      	lsrs	r3, r3, #3
 800da26:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800da2a:	693a      	ldr	r2, [r7, #16]
 800da2c:	fb02 f303 	mul.w	r3, r2, r3
 800da30:	ee07 3a90 	vmov	s15, r3
 800da34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da38:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800da3c:	697b      	ldr	r3, [r7, #20]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	f000 8111 	beq.w	800dc66 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800da44:	69bb      	ldr	r3, [r7, #24]
 800da46:	2b02      	cmp	r3, #2
 800da48:	f000 8083 	beq.w	800db52 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800da4c:	69bb      	ldr	r3, [r7, #24]
 800da4e:	2b02      	cmp	r3, #2
 800da50:	f200 80a1 	bhi.w	800db96 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800da54:	69bb      	ldr	r3, [r7, #24]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d003      	beq.n	800da62 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800da5a:	69bb      	ldr	r3, [r7, #24]
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	d056      	beq.n	800db0e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800da60:	e099      	b.n	800db96 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da62:	4b88      	ldr	r3, [pc, #544]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	f003 0320 	and.w	r3, r3, #32
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d02d      	beq.n	800daca <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800da6e:	4b85      	ldr	r3, [pc, #532]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	08db      	lsrs	r3, r3, #3
 800da74:	f003 0303 	and.w	r3, r3, #3
 800da78:	4a83      	ldr	r2, [pc, #524]	; (800dc88 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800da7a:	fa22 f303 	lsr.w	r3, r2, r3
 800da7e:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800da80:	68bb      	ldr	r3, [r7, #8]
 800da82:	ee07 3a90 	vmov	s15, r3
 800da86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da8a:	697b      	ldr	r3, [r7, #20]
 800da8c:	ee07 3a90 	vmov	s15, r3
 800da90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da98:	4b7a      	ldr	r3, [pc, #488]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800da9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daa0:	ee07 3a90 	vmov	s15, r3
 800daa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800daa8:	ed97 6a03 	vldr	s12, [r7, #12]
 800daac:	eddf 5a77 	vldr	s11, [pc, #476]	; 800dc8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dab0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dab4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dab8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dabc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dac0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dac4:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800dac8:	e087      	b.n	800dbda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800daca:	697b      	ldr	r3, [r7, #20]
 800dacc:	ee07 3a90 	vmov	s15, r3
 800dad0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dad4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800dc90 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dad8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dadc:	4b69      	ldr	r3, [pc, #420]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dae0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dae4:	ee07 3a90 	vmov	s15, r3
 800dae8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800daec:	ed97 6a03 	vldr	s12, [r7, #12]
 800daf0:	eddf 5a66 	vldr	s11, [pc, #408]	; 800dc8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800daf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800daf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dafc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db08:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800db0c:	e065      	b.n	800dbda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	ee07 3a90 	vmov	s15, r3
 800db14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db18:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800dc94 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800db1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db20:	4b58      	ldr	r3, [pc, #352]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db28:	ee07 3a90 	vmov	s15, r3
 800db2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db30:	ed97 6a03 	vldr	s12, [r7, #12]
 800db34:	eddf 5a55 	vldr	s11, [pc, #340]	; 800dc8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800db38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db40:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db4c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800db50:	e043      	b.n	800dbda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	ee07 3a90 	vmov	s15, r3
 800db58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db5c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800dc98 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800db60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db64:	4b47      	ldr	r3, [pc, #284]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db6c:	ee07 3a90 	vmov	s15, r3
 800db70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db74:	ed97 6a03 	vldr	s12, [r7, #12]
 800db78:	eddf 5a44 	vldr	s11, [pc, #272]	; 800dc8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800db7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db84:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db90:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800db94:	e021      	b.n	800dbda <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	ee07 3a90 	vmov	s15, r3
 800db9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dba0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800dc90 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dba4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dba8:	4b36      	ldr	r3, [pc, #216]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbb0:	ee07 3a90 	vmov	s15, r3
 800dbb4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbb8:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbbc:	eddf 5a33 	vldr	s11, [pc, #204]	; 800dc8c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dbc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dbcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbd4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800dbd8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800dbda:	4b2a      	ldr	r3, [pc, #168]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbde:	0a5b      	lsrs	r3, r3, #9
 800dbe0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbe4:	ee07 3a90 	vmov	s15, r3
 800dbe8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dbf0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dbf4:	edd7 6a07 	vldr	s13, [r7, #28]
 800dbf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dbfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc00:	ee17 2a90 	vmov	r2, s15
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800dc08:	4b1e      	ldr	r3, [pc, #120]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc0c:	0c1b      	lsrs	r3, r3, #16
 800dc0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc12:	ee07 3a90 	vmov	s15, r3
 800dc16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dc1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc22:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc2e:	ee17 2a90 	vmov	r2, s15
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800dc36:	4b13      	ldr	r3, [pc, #76]	; (800dc84 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc3a:	0e1b      	lsrs	r3, r3, #24
 800dc3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc40:	ee07 3a90 	vmov	s15, r3
 800dc44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc48:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dc4c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dc50:	edd7 6a07 	vldr	s13, [r7, #28]
 800dc54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dc5c:	ee17 2a90 	vmov	r2, s15
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800dc64:	e008      	b.n	800dc78 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	2200      	movs	r2, #0
 800dc6a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	2200      	movs	r2, #0
 800dc76:	609a      	str	r2, [r3, #8]
}
 800dc78:	bf00      	nop
 800dc7a:	3724      	adds	r7, #36	; 0x24
 800dc7c:	46bd      	mov	sp, r7
 800dc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc82:	4770      	bx	lr
 800dc84:	58024400 	.word	0x58024400
 800dc88:	03d09000 	.word	0x03d09000
 800dc8c:	46000000 	.word	0x46000000
 800dc90:	4c742400 	.word	0x4c742400
 800dc94:	4a742400 	.word	0x4a742400
 800dc98:	4c3ebc20 	.word	0x4c3ebc20

0800dc9c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b084      	sub	sp, #16
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
 800dca4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dca6:	2300      	movs	r3, #0
 800dca8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dcaa:	4b53      	ldr	r3, [pc, #332]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dcac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcae:	f003 0303 	and.w	r3, r3, #3
 800dcb2:	2b03      	cmp	r3, #3
 800dcb4:	d101      	bne.n	800dcba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	e099      	b.n	800ddee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dcba:	4b4f      	ldr	r3, [pc, #316]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	4a4e      	ldr	r2, [pc, #312]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dcc0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800dcc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dcc6:	f7f7 f9a5 	bl	8005014 <HAL_GetTick>
 800dcca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dccc:	e008      	b.n	800dce0 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800dcce:	f7f7 f9a1 	bl	8005014 <HAL_GetTick>
 800dcd2:	4602      	mov	r2, r0
 800dcd4:	68bb      	ldr	r3, [r7, #8]
 800dcd6:	1ad3      	subs	r3, r2, r3
 800dcd8:	2b02      	cmp	r3, #2
 800dcda:	d901      	bls.n	800dce0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dcdc:	2303      	movs	r3, #3
 800dcde:	e086      	b.n	800ddee <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dce0:	4b45      	ldr	r3, [pc, #276]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d1f0      	bne.n	800dcce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800dcec:	4b42      	ldr	r3, [pc, #264]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dcee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dcf0:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	031b      	lsls	r3, r3, #12
 800dcfa:	493f      	ldr	r1, [pc, #252]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	628b      	str	r3, [r1, #40]	; 0x28
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	685b      	ldr	r3, [r3, #4]
 800dd04:	3b01      	subs	r3, #1
 800dd06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	689b      	ldr	r3, [r3, #8]
 800dd0e:	3b01      	subs	r3, #1
 800dd10:	025b      	lsls	r3, r3, #9
 800dd12:	b29b      	uxth	r3, r3
 800dd14:	431a      	orrs	r2, r3
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	68db      	ldr	r3, [r3, #12]
 800dd1a:	3b01      	subs	r3, #1
 800dd1c:	041b      	lsls	r3, r3, #16
 800dd1e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800dd22:	431a      	orrs	r2, r3
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	691b      	ldr	r3, [r3, #16]
 800dd28:	3b01      	subs	r3, #1
 800dd2a:	061b      	lsls	r3, r3, #24
 800dd2c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800dd30:	4931      	ldr	r1, [pc, #196]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd32:	4313      	orrs	r3, r2
 800dd34:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800dd36:	4b30      	ldr	r3, [pc, #192]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	695b      	ldr	r3, [r3, #20]
 800dd42:	492d      	ldr	r1, [pc, #180]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd44:	4313      	orrs	r3, r2
 800dd46:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800dd48:	4b2b      	ldr	r3, [pc, #172]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd4c:	f023 0220 	bic.w	r2, r3, #32
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	699b      	ldr	r3, [r3, #24]
 800dd54:	4928      	ldr	r1, [pc, #160]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd56:	4313      	orrs	r3, r2
 800dd58:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800dd5a:	4b27      	ldr	r3, [pc, #156]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd5e:	4a26      	ldr	r2, [pc, #152]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd60:	f023 0310 	bic.w	r3, r3, #16
 800dd64:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800dd66:	4b24      	ldr	r3, [pc, #144]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd6a:	4b24      	ldr	r3, [pc, #144]	; (800ddfc <RCCEx_PLL2_Config+0x160>)
 800dd6c:	4013      	ands	r3, r2
 800dd6e:	687a      	ldr	r2, [r7, #4]
 800dd70:	69d2      	ldr	r2, [r2, #28]
 800dd72:	00d2      	lsls	r2, r2, #3
 800dd74:	4920      	ldr	r1, [pc, #128]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd76:	4313      	orrs	r3, r2
 800dd78:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800dd7a:	4b1f      	ldr	r3, [pc, #124]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd7e:	4a1e      	ldr	r2, [pc, #120]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd80:	f043 0310 	orr.w	r3, r3, #16
 800dd84:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d106      	bne.n	800dd9a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800dd8c:	4b1a      	ldr	r3, [pc, #104]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd90:	4a19      	ldr	r2, [pc, #100]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dd92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dd96:	62d3      	str	r3, [r2, #44]	; 0x2c
 800dd98:	e00f      	b.n	800ddba <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	2b01      	cmp	r3, #1
 800dd9e:	d106      	bne.n	800ddae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800dda0:	4b15      	ldr	r3, [pc, #84]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dda2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dda4:	4a14      	ldr	r2, [pc, #80]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dda6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ddaa:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ddac:	e005      	b.n	800ddba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ddae:	4b12      	ldr	r3, [pc, #72]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800ddb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddb2:	4a11      	ldr	r2, [pc, #68]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800ddb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ddb8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ddba:	4b0f      	ldr	r3, [pc, #60]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	4a0e      	ldr	r2, [pc, #56]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800ddc0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ddc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ddc6:	f7f7 f925 	bl	8005014 <HAL_GetTick>
 800ddca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ddcc:	e008      	b.n	800dde0 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800ddce:	f7f7 f921 	bl	8005014 <HAL_GetTick>
 800ddd2:	4602      	mov	r2, r0
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	1ad3      	subs	r3, r2, r3
 800ddd8:	2b02      	cmp	r3, #2
 800ddda:	d901      	bls.n	800dde0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dddc:	2303      	movs	r3, #3
 800ddde:	e006      	b.n	800ddee <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dde0:	4b05      	ldr	r3, [pc, #20]	; (800ddf8 <RCCEx_PLL2_Config+0x15c>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d0f0      	beq.n	800ddce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ddec:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddee:	4618      	mov	r0, r3
 800ddf0:	3710      	adds	r7, #16
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	bd80      	pop	{r7, pc}
 800ddf6:	bf00      	nop
 800ddf8:	58024400 	.word	0x58024400
 800ddfc:	ffff0007 	.word	0xffff0007

0800de00 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800de00:	b580      	push	{r7, lr}
 800de02:	b084      	sub	sp, #16
 800de04:	af00      	add	r7, sp, #0
 800de06:	6078      	str	r0, [r7, #4]
 800de08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800de0a:	2300      	movs	r3, #0
 800de0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800de0e:	4b53      	ldr	r3, [pc, #332]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de12:	f003 0303 	and.w	r3, r3, #3
 800de16:	2b03      	cmp	r3, #3
 800de18:	d101      	bne.n	800de1e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800de1a:	2301      	movs	r3, #1
 800de1c:	e099      	b.n	800df52 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800de1e:	4b4f      	ldr	r3, [pc, #316]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	4a4e      	ldr	r2, [pc, #312]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800de28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de2a:	f7f7 f8f3 	bl	8005014 <HAL_GetTick>
 800de2e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800de30:	e008      	b.n	800de44 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800de32:	f7f7 f8ef 	bl	8005014 <HAL_GetTick>
 800de36:	4602      	mov	r2, r0
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	1ad3      	subs	r3, r2, r3
 800de3c:	2b02      	cmp	r3, #2
 800de3e:	d901      	bls.n	800de44 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800de40:	2303      	movs	r3, #3
 800de42:	e086      	b.n	800df52 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800de44:	4b45      	ldr	r3, [pc, #276]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d1f0      	bne.n	800de32 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800de50:	4b42      	ldr	r3, [pc, #264]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de54:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	051b      	lsls	r3, r3, #20
 800de5e:	493f      	ldr	r1, [pc, #252]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de60:	4313      	orrs	r3, r2
 800de62:	628b      	str	r3, [r1, #40]	; 0x28
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	685b      	ldr	r3, [r3, #4]
 800de68:	3b01      	subs	r3, #1
 800de6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	689b      	ldr	r3, [r3, #8]
 800de72:	3b01      	subs	r3, #1
 800de74:	025b      	lsls	r3, r3, #9
 800de76:	b29b      	uxth	r3, r3
 800de78:	431a      	orrs	r2, r3
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	68db      	ldr	r3, [r3, #12]
 800de7e:	3b01      	subs	r3, #1
 800de80:	041b      	lsls	r3, r3, #16
 800de82:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800de86:	431a      	orrs	r2, r3
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	691b      	ldr	r3, [r3, #16]
 800de8c:	3b01      	subs	r3, #1
 800de8e:	061b      	lsls	r3, r3, #24
 800de90:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800de94:	4931      	ldr	r1, [pc, #196]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de96:	4313      	orrs	r3, r2
 800de98:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800de9a:	4b30      	ldr	r3, [pc, #192]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800de9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de9e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	695b      	ldr	r3, [r3, #20]
 800dea6:	492d      	ldr	r1, [pc, #180]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800dea8:	4313      	orrs	r3, r2
 800deaa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800deac:	4b2b      	ldr	r3, [pc, #172]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800deae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800deb0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	699b      	ldr	r3, [r3, #24]
 800deb8:	4928      	ldr	r1, [pc, #160]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800deba:	4313      	orrs	r3, r2
 800debc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800debe:	4b27      	ldr	r3, [pc, #156]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800dec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dec2:	4a26      	ldr	r2, [pc, #152]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800dec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dec8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800deca:	4b24      	ldr	r3, [pc, #144]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800decc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dece:	4b24      	ldr	r3, [pc, #144]	; (800df60 <RCCEx_PLL3_Config+0x160>)
 800ded0:	4013      	ands	r3, r2
 800ded2:	687a      	ldr	r2, [r7, #4]
 800ded4:	69d2      	ldr	r2, [r2, #28]
 800ded6:	00d2      	lsls	r2, r2, #3
 800ded8:	4920      	ldr	r1, [pc, #128]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800deda:	4313      	orrs	r3, r2
 800dedc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800dede:	4b1f      	ldr	r3, [pc, #124]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800dee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dee2:	4a1e      	ldr	r2, [pc, #120]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800dee4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dee8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d106      	bne.n	800defe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800def0:	4b1a      	ldr	r3, [pc, #104]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800def2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800def4:	4a19      	ldr	r2, [pc, #100]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800def6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800defa:	62d3      	str	r3, [r2, #44]	; 0x2c
 800defc:	e00f      	b.n	800df1e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800defe:	683b      	ldr	r3, [r7, #0]
 800df00:	2b01      	cmp	r3, #1
 800df02:	d106      	bne.n	800df12 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800df04:	4b15      	ldr	r3, [pc, #84]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800df06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df08:	4a14      	ldr	r2, [pc, #80]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800df0a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800df0e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800df10:	e005      	b.n	800df1e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800df12:	4b12      	ldr	r3, [pc, #72]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800df14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df16:	4a11      	ldr	r2, [pc, #68]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800df18:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800df1c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800df1e:	4b0f      	ldr	r3, [pc, #60]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800df20:	681b      	ldr	r3, [r3, #0]
 800df22:	4a0e      	ldr	r2, [pc, #56]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800df24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800df28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800df2a:	f7f7 f873 	bl	8005014 <HAL_GetTick>
 800df2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800df30:	e008      	b.n	800df44 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800df32:	f7f7 f86f 	bl	8005014 <HAL_GetTick>
 800df36:	4602      	mov	r2, r0
 800df38:	68bb      	ldr	r3, [r7, #8]
 800df3a:	1ad3      	subs	r3, r2, r3
 800df3c:	2b02      	cmp	r3, #2
 800df3e:	d901      	bls.n	800df44 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800df40:	2303      	movs	r3, #3
 800df42:	e006      	b.n	800df52 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800df44:	4b05      	ldr	r3, [pc, #20]	; (800df5c <RCCEx_PLL3_Config+0x15c>)
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d0f0      	beq.n	800df32 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800df50:	7bfb      	ldrb	r3, [r7, #15]
}
 800df52:	4618      	mov	r0, r3
 800df54:	3710      	adds	r7, #16
 800df56:	46bd      	mov	sp, r7
 800df58:	bd80      	pop	{r7, pc}
 800df5a:	bf00      	nop
 800df5c:	58024400 	.word	0x58024400
 800df60:	ffff0007 	.word	0xffff0007

0800df64 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b084      	sub	sp, #16
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d101      	bne.n	800df76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800df72:	2301      	movs	r3, #1
 800df74:	e0f1      	b.n	800e15a <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	2200      	movs	r2, #0
 800df7a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	4a78      	ldr	r2, [pc, #480]	; (800e164 <HAL_SPI_Init+0x200>)
 800df82:	4293      	cmp	r3, r2
 800df84:	d00f      	beq.n	800dfa6 <HAL_SPI_Init+0x42>
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	4a77      	ldr	r2, [pc, #476]	; (800e168 <HAL_SPI_Init+0x204>)
 800df8c:	4293      	cmp	r3, r2
 800df8e:	d00a      	beq.n	800dfa6 <HAL_SPI_Init+0x42>
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	4a75      	ldr	r2, [pc, #468]	; (800e16c <HAL_SPI_Init+0x208>)
 800df96:	4293      	cmp	r3, r2
 800df98:	d005      	beq.n	800dfa6 <HAL_SPI_Init+0x42>
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	68db      	ldr	r3, [r3, #12]
 800df9e:	2b0f      	cmp	r3, #15
 800dfa0:	d901      	bls.n	800dfa6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	e0d9      	b.n	800e15a <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800dfa6:	6878      	ldr	r0, [r7, #4]
 800dfa8:	f001 f880 	bl	800f0ac <SPI_GetPacketSize>
 800dfac:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	4a6c      	ldr	r2, [pc, #432]	; (800e164 <HAL_SPI_Init+0x200>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d00c      	beq.n	800dfd2 <HAL_SPI_Init+0x6e>
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	4a6a      	ldr	r2, [pc, #424]	; (800e168 <HAL_SPI_Init+0x204>)
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	d007      	beq.n	800dfd2 <HAL_SPI_Init+0x6e>
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	4a69      	ldr	r2, [pc, #420]	; (800e16c <HAL_SPI_Init+0x208>)
 800dfc8:	4293      	cmp	r3, r2
 800dfca:	d002      	beq.n	800dfd2 <HAL_SPI_Init+0x6e>
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	2b08      	cmp	r3, #8
 800dfd0:	d811      	bhi.n	800dff6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800dfd6:	4a63      	ldr	r2, [pc, #396]	; (800e164 <HAL_SPI_Init+0x200>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d009      	beq.n	800dff0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	4a61      	ldr	r2, [pc, #388]	; (800e168 <HAL_SPI_Init+0x204>)
 800dfe2:	4293      	cmp	r3, r2
 800dfe4:	d004      	beq.n	800dff0 <HAL_SPI_Init+0x8c>
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a60      	ldr	r2, [pc, #384]	; (800e16c <HAL_SPI_Init+0x208>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d104      	bne.n	800dffa <HAL_SPI_Init+0x96>
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	2b10      	cmp	r3, #16
 800dff4:	d901      	bls.n	800dffa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800dff6:	2301      	movs	r3, #1
 800dff8:	e0af      	b.n	800e15a <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e000:	b2db      	uxtb	r3, r3
 800e002:	2b00      	cmp	r3, #0
 800e004:	d106      	bne.n	800e014 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	2200      	movs	r2, #0
 800e00a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f7f6 fbc4 	bl	800479c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	2202      	movs	r2, #2
 800e018:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	681b      	ldr	r3, [r3, #0]
 800e020:	681a      	ldr	r2, [r3, #0]
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	f022 0201 	bic.w	r2, r2, #1
 800e02a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	689b      	ldr	r3, [r3, #8]
 800e032:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800e036:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	699b      	ldr	r3, [r3, #24]
 800e03c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e040:	d119      	bne.n	800e076 <HAL_SPI_Init+0x112>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	685b      	ldr	r3, [r3, #4]
 800e046:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e04a:	d103      	bne.n	800e054 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e050:	2b00      	cmp	r3, #0
 800e052:	d008      	beq.n	800e066 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d10c      	bne.n	800e076 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e060:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e064:	d107      	bne.n	800e076 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	681a      	ldr	r2, [r3, #0]
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e074:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e076:	687b      	ldr	r3, [r7, #4]
 800e078:	69da      	ldr	r2, [r3, #28]
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e07e:	431a      	orrs	r2, r3
 800e080:	68bb      	ldr	r3, [r7, #8]
 800e082:	431a      	orrs	r2, r3
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e088:	ea42 0103 	orr.w	r1, r2, r3
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	68da      	ldr	r2, [r3, #12]
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	430a      	orrs	r2, r1
 800e096:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e0a0:	431a      	orrs	r2, r3
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0a6:	431a      	orrs	r2, r3
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	699b      	ldr	r3, [r3, #24]
 800e0ac:	431a      	orrs	r2, r3
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	691b      	ldr	r3, [r3, #16]
 800e0b2:	431a      	orrs	r2, r3
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	695b      	ldr	r3, [r3, #20]
 800e0b8:	431a      	orrs	r2, r3
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	6a1b      	ldr	r3, [r3, #32]
 800e0be:	431a      	orrs	r2, r3
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	685b      	ldr	r3, [r3, #4]
 800e0c4:	431a      	orrs	r2, r3
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e0ca:	431a      	orrs	r2, r3
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	689b      	ldr	r3, [r3, #8]
 800e0d0:	431a      	orrs	r2, r3
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e0d6:	ea42 0103 	orr.w	r1, r2, r3
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	430a      	orrs	r2, r1
 800e0e4:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	685b      	ldr	r3, [r3, #4]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d113      	bne.n	800e116 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	689b      	ldr	r3, [r3, #8]
 800e0f4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e100:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	689b      	ldr	r3, [r3, #8]
 800e108:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e114:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	f022 0201 	bic.w	r2, r2, #1
 800e124:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	685b      	ldr	r3, [r3, #4]
 800e12a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d00a      	beq.n	800e148 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	68db      	ldr	r3, [r3, #12]
 800e138:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	430a      	orrs	r2, r1
 800e146:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2200      	movs	r2, #0
 800e14c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	2201      	movs	r2, #1
 800e154:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800e158:	2300      	movs	r3, #0
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3710      	adds	r7, #16
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}
 800e162:	bf00      	nop
 800e164:	40013000 	.word	0x40013000
 800e168:	40003800 	.word	0x40003800
 800e16c:	40003c00 	.word	0x40003c00

0800e170 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e170:	b580      	push	{r7, lr}
 800e172:	b08a      	sub	sp, #40	; 0x28
 800e174:	af02      	add	r7, sp, #8
 800e176:	60f8      	str	r0, [r7, #12]
 800e178:	60b9      	str	r1, [r7, #8]
 800e17a:	603b      	str	r3, [r7, #0]
 800e17c:	4613      	mov	r3, r2
 800e17e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	3320      	adds	r3, #32
 800e186:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e188:	2300      	movs	r3, #0
 800e18a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e192:	2b01      	cmp	r3, #1
 800e194:	d101      	bne.n	800e19a <HAL_SPI_Transmit+0x2a>
 800e196:	2302      	movs	r3, #2
 800e198:	e1d7      	b.n	800e54a <HAL_SPI_Transmit+0x3da>
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	2201      	movs	r2, #1
 800e19e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e1a2:	f7f6 ff37 	bl	8005014 <HAL_GetTick>
 800e1a6:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e1ae:	b2db      	uxtb	r3, r3
 800e1b0:	2b01      	cmp	r3, #1
 800e1b2:	d007      	beq.n	800e1c4 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800e1b4:	2302      	movs	r3, #2
 800e1b6:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	2200      	movs	r2, #0
 800e1bc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e1c0:	7efb      	ldrb	r3, [r7, #27]
 800e1c2:	e1c2      	b.n	800e54a <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e1c4:	68bb      	ldr	r3, [r7, #8]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d002      	beq.n	800e1d0 <HAL_SPI_Transmit+0x60>
 800e1ca:	88fb      	ldrh	r3, [r7, #6]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d107      	bne.n	800e1e0 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800e1d0:	2301      	movs	r3, #1
 800e1d2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e1dc:	7efb      	ldrb	r3, [r7, #27]
 800e1de:	e1b4      	b.n	800e54a <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	2203      	movs	r2, #3
 800e1e4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	68ba      	ldr	r2, [r7, #8]
 800e1f4:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	88fa      	ldrh	r2, [r7, #6]
 800e1fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	88fa      	ldrh	r2, [r7, #6]
 800e202:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	2200      	movs	r2, #0
 800e20a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	2200      	movs	r2, #0
 800e210:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800e214:	68fb      	ldr	r3, [r7, #12]
 800e216:	2200      	movs	r2, #0
 800e218:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	2200      	movs	r2, #0
 800e220:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	2200      	movs	r2, #0
 800e226:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	689b      	ldr	r3, [r3, #8]
 800e22c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800e230:	d107      	bne.n	800e242 <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	681a      	ldr	r2, [r3, #0]
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e240:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	685a      	ldr	r2, [r3, #4]
 800e248:	4b96      	ldr	r3, [pc, #600]	; (800e4a4 <HAL_SPI_Transmit+0x334>)
 800e24a:	4013      	ands	r3, r2
 800e24c:	88f9      	ldrh	r1, [r7, #6]
 800e24e:	68fa      	ldr	r2, [r7, #12]
 800e250:	6812      	ldr	r2, [r2, #0]
 800e252:	430b      	orrs	r3, r1
 800e254:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	681b      	ldr	r3, [r3, #0]
 800e25a:	681a      	ldr	r2, [r3, #0]
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	f042 0201 	orr.w	r2, r2, #1
 800e264:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e26e:	d107      	bne.n	800e280 <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	681a      	ldr	r2, [r3, #0]
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	681b      	ldr	r3, [r3, #0]
 800e27a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e27e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	68db      	ldr	r3, [r3, #12]
 800e284:	2b0f      	cmp	r3, #15
 800e286:	d947      	bls.n	800e318 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e288:	e03f      	b.n	800e30a <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	695b      	ldr	r3, [r3, #20]
 800e290:	f003 0302 	and.w	r3, r3, #2
 800e294:	2b02      	cmp	r3, #2
 800e296:	d114      	bne.n	800e2c2 <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	6812      	ldr	r2, [r2, #0]
 800e2a2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e2a8:	1d1a      	adds	r2, r3, #4
 800e2aa:	68fb      	ldr	r3, [r7, #12]
 800e2ac:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e2b4:	b29b      	uxth	r3, r3
 800e2b6:	3b01      	subs	r3, #1
 800e2b8:	b29a      	uxth	r2, r3
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e2c0:	e023      	b.n	800e30a <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e2c2:	f7f6 fea7 	bl	8005014 <HAL_GetTick>
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	697b      	ldr	r3, [r7, #20]
 800e2ca:	1ad3      	subs	r3, r2, r3
 800e2cc:	683a      	ldr	r2, [r7, #0]
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	d803      	bhi.n	800e2da <HAL_SPI_Transmit+0x16a>
 800e2d2:	683b      	ldr	r3, [r7, #0]
 800e2d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e2d8:	d102      	bne.n	800e2e0 <HAL_SPI_Transmit+0x170>
 800e2da:	683b      	ldr	r3, [r7, #0]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d114      	bne.n	800e30a <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e2e0:	68f8      	ldr	r0, [r7, #12]
 800e2e2:	f000 fe15 	bl	800ef10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e2f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	2201      	movs	r2, #1
 800e302:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e306:	2303      	movs	r3, #3
 800e308:	e11f      	b.n	800e54a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e310:	b29b      	uxth	r3, r3
 800e312:	2b00      	cmp	r3, #0
 800e314:	d1b9      	bne.n	800e28a <HAL_SPI_Transmit+0x11a>
 800e316:	e0f2      	b.n	800e4fe <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	68db      	ldr	r3, [r3, #12]
 800e31c:	2b07      	cmp	r3, #7
 800e31e:	f240 80e7 	bls.w	800e4f0 <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e322:	e05d      	b.n	800e3e0 <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	695b      	ldr	r3, [r3, #20]
 800e32a:	f003 0302 	and.w	r3, r3, #2
 800e32e:	2b02      	cmp	r3, #2
 800e330:	d132      	bne.n	800e398 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e338:	b29b      	uxth	r3, r3
 800e33a:	2b01      	cmp	r3, #1
 800e33c:	d918      	bls.n	800e370 <HAL_SPI_Transmit+0x200>
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e342:	2b00      	cmp	r3, #0
 800e344:	d014      	beq.n	800e370 <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	6812      	ldr	r2, [r2, #0]
 800e350:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e356:	1d1a      	adds	r2, r3, #4
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e362:	b29b      	uxth	r3, r3
 800e364:	3b02      	subs	r3, #2
 800e366:	b29a      	uxth	r2, r3
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e36e:	e037      	b.n	800e3e0 <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e374:	881a      	ldrh	r2, [r3, #0]
 800e376:	69fb      	ldr	r3, [r7, #28]
 800e378:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e37e:	1c9a      	adds	r2, r3, #2
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e38a:	b29b      	uxth	r3, r3
 800e38c:	3b01      	subs	r3, #1
 800e38e:	b29a      	uxth	r2, r3
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e396:	e023      	b.n	800e3e0 <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e398:	f7f6 fe3c 	bl	8005014 <HAL_GetTick>
 800e39c:	4602      	mov	r2, r0
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	1ad3      	subs	r3, r2, r3
 800e3a2:	683a      	ldr	r2, [r7, #0]
 800e3a4:	429a      	cmp	r2, r3
 800e3a6:	d803      	bhi.n	800e3b0 <HAL_SPI_Transmit+0x240>
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e3ae:	d102      	bne.n	800e3b6 <HAL_SPI_Transmit+0x246>
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d114      	bne.n	800e3e0 <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e3b6:	68f8      	ldr	r0, [r7, #12]
 800e3b8:	f000 fdaa 	bl	800ef10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	2200      	movs	r2, #0
 800e3c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e3c4:	68fb      	ldr	r3, [r7, #12]
 800e3c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e3ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e3ce:	68fb      	ldr	r3, [r7, #12]
 800e3d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	2201      	movs	r2, #1
 800e3d8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e3dc:	2303      	movs	r3, #3
 800e3de:	e0b4      	b.n	800e54a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e3e6:	b29b      	uxth	r3, r3
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d19b      	bne.n	800e324 <HAL_SPI_Transmit+0x1b4>
 800e3ec:	e087      	b.n	800e4fe <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	695b      	ldr	r3, [r3, #20]
 800e3f4:	f003 0302 	and.w	r3, r3, #2
 800e3f8:	2b02      	cmp	r3, #2
 800e3fa:	d155      	bne.n	800e4a8 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e402:	b29b      	uxth	r3, r3
 800e404:	2b03      	cmp	r3, #3
 800e406:	d918      	bls.n	800e43a <HAL_SPI_Transmit+0x2ca>
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e40c:	2b40      	cmp	r3, #64	; 0x40
 800e40e:	d914      	bls.n	800e43a <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	6812      	ldr	r2, [r2, #0]
 800e41a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e420:	1d1a      	adds	r2, r3, #4
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e42c:	b29b      	uxth	r3, r3
 800e42e:	3b04      	subs	r3, #4
 800e430:	b29a      	uxth	r2, r3
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e438:	e05a      	b.n	800e4f0 <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e440:	b29b      	uxth	r3, r3
 800e442:	2b01      	cmp	r3, #1
 800e444:	d917      	bls.n	800e476 <HAL_SPI_Transmit+0x306>
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d013      	beq.n	800e476 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e452:	881a      	ldrh	r2, [r3, #0]
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e45c:	1c9a      	adds	r2, r3, #2
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e468:	b29b      	uxth	r3, r3
 800e46a:	3b02      	subs	r3, #2
 800e46c:	b29a      	uxth	r2, r3
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e474:	e03c      	b.n	800e4f0 <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	3320      	adds	r3, #32
 800e480:	7812      	ldrb	r2, [r2, #0]
 800e482:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e488:	1c5a      	adds	r2, r3, #1
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e494:	b29b      	uxth	r3, r3
 800e496:	3b01      	subs	r3, #1
 800e498:	b29a      	uxth	r2, r3
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800e4a0:	e026      	b.n	800e4f0 <HAL_SPI_Transmit+0x380>
 800e4a2:	bf00      	nop
 800e4a4:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e4a8:	f7f6 fdb4 	bl	8005014 <HAL_GetTick>
 800e4ac:	4602      	mov	r2, r0
 800e4ae:	697b      	ldr	r3, [r7, #20]
 800e4b0:	1ad3      	subs	r3, r2, r3
 800e4b2:	683a      	ldr	r2, [r7, #0]
 800e4b4:	429a      	cmp	r2, r3
 800e4b6:	d803      	bhi.n	800e4c0 <HAL_SPI_Transmit+0x350>
 800e4b8:	683b      	ldr	r3, [r7, #0]
 800e4ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e4be:	d102      	bne.n	800e4c6 <HAL_SPI_Transmit+0x356>
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d114      	bne.n	800e4f0 <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e4c6:	68f8      	ldr	r0, [r7, #12]
 800e4c8:	f000 fd22 	bl	800ef10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e4d4:	68fb      	ldr	r3, [r7, #12]
 800e4d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e4da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2201      	movs	r2, #1
 800e4e8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e4ec:	2303      	movs	r3, #3
 800e4ee:	e02c      	b.n	800e54a <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800e4f6:	b29b      	uxth	r3, r3
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	f47f af78 	bne.w	800e3ee <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800e4fe:	683b      	ldr	r3, [r7, #0]
 800e500:	9300      	str	r3, [sp, #0]
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	2200      	movs	r2, #0
 800e506:	2108      	movs	r1, #8
 800e508:	68f8      	ldr	r0, [r7, #12]
 800e50a:	f000 fda1 	bl	800f050 <SPI_WaitOnFlagUntilTimeout>
 800e50e:	4603      	mov	r3, r0
 800e510:	2b00      	cmp	r3, #0
 800e512:	d007      	beq.n	800e524 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e51a:	f043 0220 	orr.w	r2, r3, #32
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e524:	68f8      	ldr	r0, [r7, #12]
 800e526:	f000 fcf3 	bl	800ef10 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2200      	movs	r2, #0
 800e52e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	2201      	movs	r2, #1
 800e536:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e540:	2b00      	cmp	r3, #0
 800e542:	d001      	beq.n	800e548 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800e544:	2301      	movs	r3, #1
 800e546:	e000      	b.n	800e54a <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800e548:	7efb      	ldrb	r3, [r7, #27]
}
 800e54a:	4618      	mov	r0, r3
 800e54c:	3720      	adds	r7, #32
 800e54e:	46bd      	mov	sp, r7
 800e550:	bd80      	pop	{r7, pc}
 800e552:	bf00      	nop

0800e554 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e554:	b580      	push	{r7, lr}
 800e556:	b08a      	sub	sp, #40	; 0x28
 800e558:	af02      	add	r7, sp, #8
 800e55a:	60f8      	str	r0, [r7, #12]
 800e55c:	60b9      	str	r1, [r7, #8]
 800e55e:	603b      	str	r3, [r7, #0]
 800e560:	4613      	mov	r3, r2
 800e562:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e564:	2300      	movs	r3, #0
 800e566:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	3330      	adds	r3, #48	; 0x30
 800e56e:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	685b      	ldr	r3, [r3, #4]
 800e574:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e578:	d112      	bne.n	800e5a0 <HAL_SPI_Receive+0x4c>
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	689b      	ldr	r3, [r3, #8]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d10e      	bne.n	800e5a0 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	2204      	movs	r2, #4
 800e586:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e58a:	88fa      	ldrh	r2, [r7, #6]
 800e58c:	683b      	ldr	r3, [r7, #0]
 800e58e:	9300      	str	r3, [sp, #0]
 800e590:	4613      	mov	r3, r2
 800e592:	68ba      	ldr	r2, [r7, #8]
 800e594:	68b9      	ldr	r1, [r7, #8]
 800e596:	68f8      	ldr	r0, [r7, #12]
 800e598:	f000 f9ce 	bl	800e938 <HAL_SPI_TransmitReceive>
 800e59c:	4603      	mov	r3, r0
 800e59e:	e1c7      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e5a6:	2b01      	cmp	r3, #1
 800e5a8:	d101      	bne.n	800e5ae <HAL_SPI_Receive+0x5a>
 800e5aa:	2302      	movs	r3, #2
 800e5ac:	e1c0      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	2201      	movs	r2, #1
 800e5b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e5b6:	f7f6 fd2d 	bl	8005014 <HAL_GetTick>
 800e5ba:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e5c2:	b2db      	uxtb	r3, r3
 800e5c4:	2b01      	cmp	r3, #1
 800e5c6:	d007      	beq.n	800e5d8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800e5c8:	2302      	movs	r3, #2
 800e5ca:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e5d4:	7ffb      	ldrb	r3, [r7, #31]
 800e5d6:	e1ab      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e5d8:	68bb      	ldr	r3, [r7, #8]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d002      	beq.n	800e5e4 <HAL_SPI_Receive+0x90>
 800e5de:	88fb      	ldrh	r3, [r7, #6]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d107      	bne.n	800e5f4 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800e5e4:	2301      	movs	r3, #1
 800e5e6:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e5f0:	7ffb      	ldrb	r3, [r7, #31]
 800e5f2:	e19d      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	2204      	movs	r2, #4
 800e5f8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	2200      	movs	r2, #0
 800e600:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	68ba      	ldr	r2, [r7, #8]
 800e608:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	88fa      	ldrh	r2, [r7, #6]
 800e60e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	88fa      	ldrh	r2, [r7, #6]
 800e616:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	2200      	movs	r2, #0
 800e61e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	2200      	movs	r2, #0
 800e624:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	2200      	movs	r2, #0
 800e62c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	2200      	movs	r2, #0
 800e634:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	2200      	movs	r2, #0
 800e63a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	689b      	ldr	r3, [r3, #8]
 800e640:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800e644:	d107      	bne.n	800e656 <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	681a      	ldr	r2, [r3, #0]
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e654:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	685a      	ldr	r2, [r3, #4]
 800e65c:	4b94      	ldr	r3, [pc, #592]	; (800e8b0 <HAL_SPI_Receive+0x35c>)
 800e65e:	4013      	ands	r3, r2
 800e660:	88f9      	ldrh	r1, [r7, #6]
 800e662:	68fa      	ldr	r2, [r7, #12]
 800e664:	6812      	ldr	r2, [r2, #0]
 800e666:	430b      	orrs	r3, r1
 800e668:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	681a      	ldr	r2, [r3, #0]
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f042 0201 	orr.w	r2, r2, #1
 800e678:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e67a:	68fb      	ldr	r3, [r7, #12]
 800e67c:	685b      	ldr	r3, [r3, #4]
 800e67e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e682:	d107      	bne.n	800e694 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	681a      	ldr	r2, [r3, #0]
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	681b      	ldr	r3, [r3, #0]
 800e68e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e692:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	68db      	ldr	r3, [r3, #12]
 800e698:	2b0f      	cmp	r3, #15
 800e69a:	d948      	bls.n	800e72e <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e69c:	e040      	b.n	800e720 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	681b      	ldr	r3, [r3, #0]
 800e6a2:	695a      	ldr	r2, [r3, #20]
 800e6a4:	f248 0308 	movw	r3, #32776	; 0x8008
 800e6a8:	4013      	ands	r3, r2
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d014      	beq.n	800e6d8 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e6ae:	68fb      	ldr	r3, [r7, #12]
 800e6b0:	681a      	ldr	r2, [r3, #0]
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e6b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e6b8:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e6be:	1d1a      	adds	r2, r3, #4
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e6ca:	b29b      	uxth	r3, r3
 800e6cc:	3b01      	subs	r3, #1
 800e6ce:	b29a      	uxth	r2, r3
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e6d6:	e023      	b.n	800e720 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e6d8:	f7f6 fc9c 	bl	8005014 <HAL_GetTick>
 800e6dc:	4602      	mov	r2, r0
 800e6de:	697b      	ldr	r3, [r7, #20]
 800e6e0:	1ad3      	subs	r3, r2, r3
 800e6e2:	683a      	ldr	r2, [r7, #0]
 800e6e4:	429a      	cmp	r2, r3
 800e6e6:	d803      	bhi.n	800e6f0 <HAL_SPI_Receive+0x19c>
 800e6e8:	683b      	ldr	r3, [r7, #0]
 800e6ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e6ee:	d102      	bne.n	800e6f6 <HAL_SPI_Receive+0x1a2>
 800e6f0:	683b      	ldr	r3, [r7, #0]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d114      	bne.n	800e720 <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e6f6:	68f8      	ldr	r0, [r7, #12]
 800e6f8:	f000 fc0a 	bl	800ef10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e6fc:	68fb      	ldr	r3, [r7, #12]
 800e6fe:	2200      	movs	r2, #0
 800e700:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e70a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e714:	68fb      	ldr	r3, [r7, #12]
 800e716:	2201      	movs	r2, #1
 800e718:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e71c:	2303      	movs	r3, #3
 800e71e:	e107      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e726:	b29b      	uxth	r3, r3
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d1b8      	bne.n	800e69e <HAL_SPI_Receive+0x14a>
 800e72c:	e0ed      	b.n	800e90a <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	68db      	ldr	r3, [r3, #12]
 800e732:	2b07      	cmp	r3, #7
 800e734:	f240 80e2 	bls.w	800e8fc <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800e738:	e05b      	b.n	800e7f2 <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	695b      	ldr	r3, [r3, #20]
 800e740:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e744:	2b00      	cmp	r3, #0
 800e746:	d030      	beq.n	800e7aa <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	695b      	ldr	r3, [r3, #20]
 800e74e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e752:	2b00      	cmp	r3, #0
 800e754:	d014      	beq.n	800e780 <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681a      	ldr	r2, [r3, #0]
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e75e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e760:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e766:	1d1a      	adds	r2, r3, #4
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e772:	b29b      	uxth	r3, r3
 800e774:	3b02      	subs	r3, #2
 800e776:	b29a      	uxth	r2, r3
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e77e:	e038      	b.n	800e7f2 <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e784:	69ba      	ldr	r2, [r7, #24]
 800e786:	8812      	ldrh	r2, [r2, #0]
 800e788:	b292      	uxth	r2, r2
 800e78a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e790:	1c9a      	adds	r2, r3, #2
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e796:	68fb      	ldr	r3, [r7, #12]
 800e798:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e79c:	b29b      	uxth	r3, r3
 800e79e:	3b01      	subs	r3, #1
 800e7a0:	b29a      	uxth	r2, r3
 800e7a2:	68fb      	ldr	r3, [r7, #12]
 800e7a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e7a8:	e023      	b.n	800e7f2 <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e7aa:	f7f6 fc33 	bl	8005014 <HAL_GetTick>
 800e7ae:	4602      	mov	r2, r0
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	1ad3      	subs	r3, r2, r3
 800e7b4:	683a      	ldr	r2, [r7, #0]
 800e7b6:	429a      	cmp	r2, r3
 800e7b8:	d803      	bhi.n	800e7c2 <HAL_SPI_Receive+0x26e>
 800e7ba:	683b      	ldr	r3, [r7, #0]
 800e7bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e7c0:	d102      	bne.n	800e7c8 <HAL_SPI_Receive+0x274>
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d114      	bne.n	800e7f2 <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e7c8:	68f8      	ldr	r0, [r7, #12]
 800e7ca:	f000 fba1 	bl	800ef10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	2200      	movs	r2, #0
 800e7d2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e7dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e7e0:	68fb      	ldr	r3, [r7, #12]
 800e7e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	2201      	movs	r2, #1
 800e7ea:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e7ee:	2303      	movs	r3, #3
 800e7f0:	e09e      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e7f2:	68fb      	ldr	r3, [r7, #12]
 800e7f4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e7f8:	b29b      	uxth	r3, r3
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d19d      	bne.n	800e73a <HAL_SPI_Receive+0x1e6>
 800e7fe:	e084      	b.n	800e90a <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	695b      	ldr	r3, [r3, #20]
 800e806:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d052      	beq.n	800e8b4 <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	695b      	ldr	r3, [r3, #20]
 800e814:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d014      	beq.n	800e846 <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	681a      	ldr	r2, [r3, #0]
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e824:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800e826:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e82c:	1d1a      	adds	r2, r3, #4
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e838:	b29b      	uxth	r3, r3
 800e83a:	3b04      	subs	r3, #4
 800e83c:	b29a      	uxth	r2, r3
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e844:	e05a      	b.n	800e8fc <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	695b      	ldr	r3, [r3, #20]
 800e84c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800e850:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e854:	d914      	bls.n	800e880 <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e85a:	69ba      	ldr	r2, [r7, #24]
 800e85c:	8812      	ldrh	r2, [r2, #0]
 800e85e:	b292      	uxth	r2, r2
 800e860:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e866:	1c9a      	adds	r2, r3, #2
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e872:	b29b      	uxth	r3, r3
 800e874:	3b02      	subs	r3, #2
 800e876:	b29a      	uxth	r2, r3
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e87e:	e03d      	b.n	800e8fc <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e88c:	7812      	ldrb	r2, [r2, #0]
 800e88e:	b2d2      	uxtb	r2, r2
 800e890:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e892:	68fb      	ldr	r3, [r7, #12]
 800e894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e896:	1c5a      	adds	r2, r3, #1
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e8a2:	b29b      	uxth	r3, r3
 800e8a4:	3b01      	subs	r3, #1
 800e8a6:	b29a      	uxth	r2, r3
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800e8ae:	e025      	b.n	800e8fc <HAL_SPI_Receive+0x3a8>
 800e8b0:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e8b4:	f7f6 fbae 	bl	8005014 <HAL_GetTick>
 800e8b8:	4602      	mov	r2, r0
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	1ad3      	subs	r3, r2, r3
 800e8be:	683a      	ldr	r2, [r7, #0]
 800e8c0:	429a      	cmp	r2, r3
 800e8c2:	d803      	bhi.n	800e8cc <HAL_SPI_Receive+0x378>
 800e8c4:	683b      	ldr	r3, [r7, #0]
 800e8c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e8ca:	d102      	bne.n	800e8d2 <HAL_SPI_Receive+0x37e>
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d114      	bne.n	800e8fc <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e8d2:	68f8      	ldr	r0, [r7, #12]
 800e8d4:	f000 fb1c 	bl	800ef10 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	2200      	movs	r2, #0
 800e8dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e8e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	2201      	movs	r2, #1
 800e8f4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800e8f8:	2303      	movs	r3, #3
 800e8fa:	e019      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800e902:	b29b      	uxth	r3, r3
 800e904:	2b00      	cmp	r3, #0
 800e906:	f47f af7b 	bne.w	800e800 <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e90a:	68f8      	ldr	r0, [r7, #12]
 800e90c:	f000 fb00 	bl	800ef10 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	2200      	movs	r2, #0
 800e914:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	2201      	movs	r2, #1
 800e91c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e926:	2b00      	cmp	r3, #0
 800e928:	d001      	beq.n	800e92e <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 800e92a:	2301      	movs	r3, #1
 800e92c:	e000      	b.n	800e930 <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 800e92e:	7ffb      	ldrb	r3, [r7, #31]
}
 800e930:	4618      	mov	r0, r3
 800e932:	3720      	adds	r7, #32
 800e934:	46bd      	mov	sp, r7
 800e936:	bd80      	pop	{r7, pc}

0800e938 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b08e      	sub	sp, #56	; 0x38
 800e93c:	af02      	add	r7, sp, #8
 800e93e:	60f8      	str	r0, [r7, #12]
 800e940:	60b9      	str	r1, [r7, #8]
 800e942:	607a      	str	r2, [r7, #4]
 800e944:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e946:	2300      	movs	r3, #0
 800e948:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	3320      	adds	r3, #32
 800e952:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	3330      	adds	r3, #48	; 0x30
 800e95a:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800e962:	2b01      	cmp	r3, #1
 800e964:	d101      	bne.n	800e96a <HAL_SPI_TransmitReceive+0x32>
 800e966:	2302      	movs	r3, #2
 800e968:	e2ce      	b.n	800ef08 <HAL_SPI_TransmitReceive+0x5d0>
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	2201      	movs	r2, #1
 800e96e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e972:	f7f6 fb4f 	bl	8005014 <HAL_GetTick>
 800e976:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800e978:	887b      	ldrh	r3, [r7, #2]
 800e97a:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800e97c:	887b      	ldrh	r3, [r7, #2]
 800e97e:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e986:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e98e:	7efb      	ldrb	r3, [r7, #27]
 800e990:	2b01      	cmp	r3, #1
 800e992:	d014      	beq.n	800e9be <HAL_SPI_TransmitReceive+0x86>
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e99a:	d106      	bne.n	800e9aa <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d102      	bne.n	800e9aa <HAL_SPI_TransmitReceive+0x72>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 800e9a4:	7efb      	ldrb	r3, [r7, #27]
 800e9a6:	2b04      	cmp	r3, #4
 800e9a8:	d009      	beq.n	800e9be <HAL_SPI_TransmitReceive+0x86>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800e9aa:	2302      	movs	r3, #2
 800e9ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e9b8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e9bc:	e2a4      	b.n	800ef08 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e9be:	68bb      	ldr	r3, [r7, #8]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d005      	beq.n	800e9d0 <HAL_SPI_TransmitReceive+0x98>
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d002      	beq.n	800e9d0 <HAL_SPI_TransmitReceive+0x98>
 800e9ca:	887b      	ldrh	r3, [r7, #2]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d109      	bne.n	800e9e4 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800e9d0:	2301      	movs	r3, #1
 800e9d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	2200      	movs	r2, #0
 800e9da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800e9de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e9e2:	e291      	b.n	800ef08 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e9ea:	b2db      	uxtb	r3, r3
 800e9ec:	2b04      	cmp	r3, #4
 800e9ee:	d003      	beq.n	800e9f8 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	2205      	movs	r2, #5
 800e9f4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	2200      	movs	r2, #0
 800e9fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	687a      	ldr	r2, [r7, #4]
 800ea04:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	887a      	ldrh	r2, [r7, #2]
 800ea0a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	887a      	ldrh	r2, [r7, #2]
 800ea12:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	68ba      	ldr	r2, [r7, #8]
 800ea1a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	887a      	ldrh	r2, [r7, #2]
 800ea20:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	887a      	ldrh	r2, [r7, #2]
 800ea28:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	2200      	movs	r2, #0
 800ea30:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	2200      	movs	r2, #0
 800ea36:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ea38:	68fb      	ldr	r3, [r7, #12]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	685a      	ldr	r2, [r3, #4]
 800ea3e:	4b9f      	ldr	r3, [pc, #636]	; (800ecbc <HAL_SPI_TransmitReceive+0x384>)
 800ea40:	4013      	ands	r3, r2
 800ea42:	8879      	ldrh	r1, [r7, #2]
 800ea44:	68fa      	ldr	r2, [r7, #12]
 800ea46:	6812      	ldr	r2, [r2, #0]
 800ea48:	430b      	orrs	r3, r1
 800ea4a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	681a      	ldr	r2, [r3, #0]
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	f042 0201 	orr.w	r2, r2, #1
 800ea5a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	685b      	ldr	r3, [r3, #4]
 800ea60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ea64:	d107      	bne.n	800ea76 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	681a      	ldr	r2, [r3, #0]
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ea74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	68db      	ldr	r3, [r3, #12]
 800ea7a:	2b0f      	cmp	r3, #15
 800ea7c:	d970      	bls.n	800eb60 <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ea7e:	e068      	b.n	800eb52 <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	695b      	ldr	r3, [r3, #20]
 800ea86:	f003 0302 	and.w	r3, r3, #2
 800ea8a:	2b02      	cmp	r3, #2
 800ea8c:	d11a      	bne.n	800eac4 <HAL_SPI_TransmitReceive+0x18c>
 800ea8e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d017      	beq.n	800eac4 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	6812      	ldr	r2, [r2, #0]
 800ea9e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eaa4:	1d1a      	adds	r2, r3, #4
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800eab0:	b29b      	uxth	r3, r3
 800eab2:	3b01      	subs	r3, #1
 800eab4:	b29a      	uxth	r2, r3
 800eab6:	68fb      	ldr	r3, [r7, #12]
 800eab8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800eac2:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	695a      	ldr	r2, [r3, #20]
 800eaca:	f248 0308 	movw	r3, #32776	; 0x8008
 800eace:	4013      	ands	r3, r2
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d01a      	beq.n	800eb0a <HAL_SPI_TransmitReceive+0x1d2>
 800ead4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d017      	beq.n	800eb0a <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	681a      	ldr	r2, [r3, #0]
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eae2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800eae4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eaea:	1d1a      	adds	r2, r3, #4
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800eaf6:	b29b      	uxth	r3, r3
 800eaf8:	3b01      	subs	r3, #1
 800eafa:	b29a      	uxth	r2, r3
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800eb08:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb0a:	f7f6 fa83 	bl	8005014 <HAL_GetTick>
 800eb0e:	4602      	mov	r2, r0
 800eb10:	69fb      	ldr	r3, [r7, #28]
 800eb12:	1ad3      	subs	r3, r2, r3
 800eb14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb16:	429a      	cmp	r2, r3
 800eb18:	d803      	bhi.n	800eb22 <HAL_SPI_TransmitReceive+0x1ea>
 800eb1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb20:	d102      	bne.n	800eb28 <HAL_SPI_TransmitReceive+0x1f0>
 800eb22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d114      	bne.n	800eb52 <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800eb28:	68f8      	ldr	r0, [r7, #12]
 800eb2a:	f000 f9f1 	bl	800ef10 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	2200      	movs	r2, #0
 800eb32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eb3c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	2201      	movs	r2, #1
 800eb4a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800eb4e:	2303      	movs	r3, #3
 800eb50:	e1da      	b.n	800ef08 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800eb52:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d193      	bne.n	800ea80 <HAL_SPI_TransmitReceive+0x148>
 800eb58:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d190      	bne.n	800ea80 <HAL_SPI_TransmitReceive+0x148>
 800eb5e:	e1ac      	b.n	800eeba <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	68db      	ldr	r3, [r3, #12]
 800eb64:	2b07      	cmp	r3, #7
 800eb66:	f240 81a0 	bls.w	800eeaa <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800eb6a:	e0a9      	b.n	800ecc0 <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	695b      	ldr	r3, [r3, #20]
 800eb72:	f003 0302 	and.w	r3, r3, #2
 800eb76:	2b02      	cmp	r3, #2
 800eb78:	d139      	bne.n	800ebee <HAL_SPI_TransmitReceive+0x2b6>
 800eb7a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800eb7c:	2b00      	cmp	r3, #0
 800eb7e:	d036      	beq.n	800ebee <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800eb80:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800eb82:	2b01      	cmp	r3, #1
 800eb84:	d91c      	bls.n	800ebc0 <HAL_SPI_TransmitReceive+0x288>
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d018      	beq.n	800ebc0 <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	6812      	ldr	r2, [r2, #0]
 800eb98:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eb9e:	1d1a      	adds	r2, r3, #4
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ebaa:	b29b      	uxth	r3, r3
 800ebac:	3b02      	subs	r3, #2
 800ebae:	b29a      	uxth	r2, r3
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ebb6:	68fb      	ldr	r3, [r7, #12]
 800ebb8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ebbc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ebbe:	e016      	b.n	800ebee <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ebc4:	881a      	ldrh	r2, [r3, #0]
 800ebc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebc8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ebce:	1c9a      	adds	r2, r3, #2
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ebda:	b29b      	uxth	r3, r3
 800ebdc:	3b01      	subs	r3, #1
 800ebde:	b29a      	uxth	r2, r3
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ebec:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	681b      	ldr	r3, [r3, #0]
 800ebf2:	695b      	ldr	r3, [r3, #20]
 800ebf4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d03a      	beq.n	800ec72 <HAL_SPI_TransmitReceive+0x33a>
 800ebfc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d037      	beq.n	800ec72 <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	695b      	ldr	r3, [r3, #20]
 800ec08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d018      	beq.n	800ec42 <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	681a      	ldr	r2, [r3, #0]
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ec18:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800ec1a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ec20:	1d1a      	adds	r2, r3, #4
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ec2c:	b29b      	uxth	r3, r3
 800ec2e:	3b02      	subs	r3, #2
 800ec30:	b29a      	uxth	r2, r3
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ec3e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800ec40:	e017      	b.n	800ec72 <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ec46:	6a3a      	ldr	r2, [r7, #32]
 800ec48:	8812      	ldrh	r2, [r2, #0]
 800ec4a:	b292      	uxth	r2, r2
 800ec4c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ec52:	1c9a      	adds	r2, r3, #2
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ec5e:	b29b      	uxth	r3, r3
 800ec60:	3b01      	subs	r3, #1
 800ec62:	b29a      	uxth	r2, r3
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ec70:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec72:	f7f6 f9cf 	bl	8005014 <HAL_GetTick>
 800ec76:	4602      	mov	r2, r0
 800ec78:	69fb      	ldr	r3, [r7, #28]
 800ec7a:	1ad3      	subs	r3, r2, r3
 800ec7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ec7e:	429a      	cmp	r2, r3
 800ec80:	d803      	bhi.n	800ec8a <HAL_SPI_TransmitReceive+0x352>
 800ec82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec88:	d102      	bne.n	800ec90 <HAL_SPI_TransmitReceive+0x358>
 800ec8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d117      	bne.n	800ecc0 <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800ec90:	68f8      	ldr	r0, [r7, #12]
 800ec92:	f000 f93d 	bl	800ef10 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eca4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	2201      	movs	r2, #1
 800ecb2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800ecb6:	2303      	movs	r3, #3
 800ecb8:	e126      	b.n	800ef08 <HAL_SPI_TransmitReceive+0x5d0>
 800ecba:	bf00      	nop
 800ecbc:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ecc0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ecc2:	2b00      	cmp	r3, #0
 800ecc4:	f47f af52 	bne.w	800eb6c <HAL_SPI_TransmitReceive+0x234>
 800ecc8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	f47f af4e 	bne.w	800eb6c <HAL_SPI_TransmitReceive+0x234>
 800ecd0:	e0f3      	b.n	800eeba <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800ecd2:	68fb      	ldr	r3, [r7, #12]
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	695b      	ldr	r3, [r3, #20]
 800ecd8:	f003 0302 	and.w	r3, r3, #2
 800ecdc:	2b02      	cmp	r3, #2
 800ecde:	d15a      	bne.n	800ed96 <HAL_SPI_TransmitReceive+0x45e>
 800ece0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d057      	beq.n	800ed96 <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800ece6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ece8:	2b03      	cmp	r3, #3
 800ecea:	d91c      	bls.n	800ed26 <HAL_SPI_TransmitReceive+0x3ee>
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ecf0:	2b40      	cmp	r3, #64	; 0x40
 800ecf2:	d918      	bls.n	800ed26 <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	6812      	ldr	r2, [r2, #0]
 800ecfe:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed04:	1d1a      	adds	r2, r3, #4
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed10:	b29b      	uxth	r3, r3
 800ed12:	3b04      	subs	r3, #4
 800ed14:	b29a      	uxth	r2, r3
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed22:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ed24:	e037      	b.n	800ed96 <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ed26:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800ed28:	2b01      	cmp	r3, #1
 800ed2a:	d91b      	bls.n	800ed64 <HAL_SPI_TransmitReceive+0x42c>
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d017      	beq.n	800ed64 <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed38:	881a      	ldrh	r2, [r3, #0]
 800ed3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed3c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed42:	1c9a      	adds	r2, r3, #2
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed4e:	b29b      	uxth	r3, r3
 800ed50:	3b02      	subs	r3, #2
 800ed52:	b29a      	uxth	r2, r3
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed60:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800ed62:	e018      	b.n	800ed96 <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	3320      	adds	r3, #32
 800ed6e:	7812      	ldrb	r2, [r2, #0]
 800ed70:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed76:	1c5a      	adds	r2, r3, #1
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed82:	b29b      	uxth	r3, r3
 800ed84:	3b01      	subs	r3, #1
 800ed86:	b29a      	uxth	r2, r3
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed94:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	695b      	ldr	r3, [r3, #20]
 800ed9c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d05e      	beq.n	800ee62 <HAL_SPI_TransmitReceive+0x52a>
 800eda4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d05b      	beq.n	800ee62 <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	695b      	ldr	r3, [r3, #20]
 800edb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d018      	beq.n	800edea <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	681a      	ldr	r2, [r3, #0]
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800edc0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800edc2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800edc8:	1d1a      	adds	r2, r3, #4
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800edd4:	b29b      	uxth	r3, r3
 800edd6:	3b04      	subs	r3, #4
 800edd8:	b29a      	uxth	r2, r3
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ede6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800ede8:	e03b      	b.n	800ee62 <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	695b      	ldr	r3, [r3, #20]
 800edf0:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800edf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800edf8:	d918      	bls.n	800ee2c <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800edfe:	6a3a      	ldr	r2, [r7, #32]
 800ee00:	8812      	ldrh	r2, [r2, #0]
 800ee02:	b292      	uxth	r2, r2
 800ee04:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ee0a:	1c9a      	adds	r2, r3, #2
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ee16:	b29b      	uxth	r3, r3
 800ee18:	3b02      	subs	r3, #2
 800ee1a:	b29a      	uxth	r2, r3
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ee28:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800ee2a:	e01a      	b.n	800ee62 <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ee38:	7812      	ldrb	r2, [r2, #0]
 800ee3a:	b2d2      	uxtb	r2, r2
 800ee3c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ee42:	1c5a      	adds	r2, r3, #1
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ee4e:	b29b      	uxth	r3, r3
 800ee50:	3b01      	subs	r3, #1
 800ee52:	b29a      	uxth	r2, r3
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800ee60:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee62:	f7f6 f8d7 	bl	8005014 <HAL_GetTick>
 800ee66:	4602      	mov	r2, r0
 800ee68:	69fb      	ldr	r3, [r7, #28]
 800ee6a:	1ad3      	subs	r3, r2, r3
 800ee6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ee6e:	429a      	cmp	r2, r3
 800ee70:	d803      	bhi.n	800ee7a <HAL_SPI_TransmitReceive+0x542>
 800ee72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ee78:	d102      	bne.n	800ee80 <HAL_SPI_TransmitReceive+0x548>
 800ee7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d114      	bne.n	800eeaa <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800ee80:	68f8      	ldr	r0, [r7, #12]
 800ee82:	f000 f845 	bl	800ef10 <SPI_CloseTransfer>

        /* Unlock the process */
        __HAL_UNLOCK(hspi);
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	2200      	movs	r2, #0
 800ee8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ee94:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ee98:	68fb      	ldr	r3, [r7, #12]
 800ee9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	2201      	movs	r2, #1
 800eea2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_TIMEOUT;
 800eea6:	2303      	movs	r3, #3
 800eea8:	e02e      	b.n	800ef08 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800eeaa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f47f af10 	bne.w	800ecd2 <HAL_SPI_TransmitReceive+0x39a>
 800eeb2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	f47f af0c 	bne.w	800ecd2 <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800eeba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eebc:	9300      	str	r3, [sp, #0]
 800eebe:	69fb      	ldr	r3, [r7, #28]
 800eec0:	2200      	movs	r2, #0
 800eec2:	2108      	movs	r1, #8
 800eec4:	68f8      	ldr	r0, [r7, #12]
 800eec6:	f000 f8c3 	bl	800f050 <SPI_WaitOnFlagUntilTimeout>
 800eeca:	4603      	mov	r3, r0
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d007      	beq.n	800eee0 <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eed6:	f043 0220 	orr.w	r2, r3, #32
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800eee0:	68f8      	ldr	r0, [r7, #12]
 800eee2:	f000 f815 	bl	800ef10 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	2200      	movs	r2, #0
 800eeea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	2201      	movs	r2, #1
 800eef2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d001      	beq.n	800ef04 <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800ef00:	2301      	movs	r3, #1
 800ef02:	e001      	b.n	800ef08 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 800ef04:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	3730      	adds	r7, #48	; 0x30
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	bd80      	pop	{r7, pc}

0800ef10 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800ef10:	b480      	push	{r7}
 800ef12:	b085      	sub	sp, #20
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	695b      	ldr	r3, [r3, #20]
 800ef1e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	699a      	ldr	r2, [r3, #24]
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	f042 0208 	orr.w	r2, r2, #8
 800ef2e:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	699a      	ldr	r2, [r3, #24]
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	f042 0210 	orr.w	r2, r2, #16
 800ef3e:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	681a      	ldr	r2, [r3, #0]
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	f022 0201 	bic.w	r2, r2, #1
 800ef4e:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	6919      	ldr	r1, [r3, #16]
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	681a      	ldr	r2, [r3, #0]
 800ef5a:	4b3c      	ldr	r3, [pc, #240]	; (800f04c <SPI_CloseTransfer+0x13c>)
 800ef5c:	400b      	ands	r3, r1
 800ef5e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	681b      	ldr	r3, [r3, #0]
 800ef64:	689a      	ldr	r2, [r3, #8]
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ef6e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	2b04      	cmp	r3, #4
 800ef7a:	d014      	beq.n	800efa6 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	f003 0320 	and.w	r3, r3, #32
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d00f      	beq.n	800efa6 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ef8c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	681b      	ldr	r3, [r3, #0]
 800ef9a:	699a      	ldr	r2, [r3, #24]
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	f042 0220 	orr.w	r2, r2, #32
 800efa4:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800efac:	b2db      	uxtb	r3, r3
 800efae:	2b03      	cmp	r3, #3
 800efb0:	d014      	beq.n	800efdc <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d00f      	beq.n	800efdc <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800efc2:	f043 0204 	orr.w	r2, r3, #4
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	699a      	ldr	r2, [r3, #24]
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800efda:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d00f      	beq.n	800f006 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800efec:	f043 0201 	orr.w	r2, r3, #1
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	699a      	ldr	r2, [r3, #24]
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f004:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f00c:	2b00      	cmp	r3, #0
 800f00e:	d00f      	beq.n	800f030 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f016:	f043 0208 	orr.w	r2, r3, #8
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	699a      	ldr	r2, [r3, #24]
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f02e:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2200      	movs	r2, #0
 800f034:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2200      	movs	r2, #0
 800f03c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800f040:	bf00      	nop
 800f042:	3714      	adds	r7, #20
 800f044:	46bd      	mov	sp, r7
 800f046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04a:	4770      	bx	lr
 800f04c:	fffffc90 	.word	0xfffffc90

0800f050 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800f050:	b580      	push	{r7, lr}
 800f052:	b084      	sub	sp, #16
 800f054:	af00      	add	r7, sp, #0
 800f056:	60f8      	str	r0, [r7, #12]
 800f058:	60b9      	str	r1, [r7, #8]
 800f05a:	603b      	str	r3, [r7, #0]
 800f05c:	4613      	mov	r3, r2
 800f05e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f060:	e010      	b.n	800f084 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f062:	f7f5 ffd7 	bl	8005014 <HAL_GetTick>
 800f066:	4602      	mov	r2, r0
 800f068:	683b      	ldr	r3, [r7, #0]
 800f06a:	1ad3      	subs	r3, r2, r3
 800f06c:	69ba      	ldr	r2, [r7, #24]
 800f06e:	429a      	cmp	r2, r3
 800f070:	d803      	bhi.n	800f07a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800f072:	69bb      	ldr	r3, [r7, #24]
 800f074:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f078:	d102      	bne.n	800f080 <SPI_WaitOnFlagUntilTimeout+0x30>
 800f07a:	69bb      	ldr	r3, [r7, #24]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d101      	bne.n	800f084 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800f080:	2303      	movs	r3, #3
 800f082:	e00f      	b.n	800f0a4 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	695a      	ldr	r2, [r3, #20]
 800f08a:	68bb      	ldr	r3, [r7, #8]
 800f08c:	4013      	ands	r3, r2
 800f08e:	68ba      	ldr	r2, [r7, #8]
 800f090:	429a      	cmp	r2, r3
 800f092:	bf0c      	ite	eq
 800f094:	2301      	moveq	r3, #1
 800f096:	2300      	movne	r3, #0
 800f098:	b2db      	uxtb	r3, r3
 800f09a:	461a      	mov	r2, r3
 800f09c:	79fb      	ldrb	r3, [r7, #7]
 800f09e:	429a      	cmp	r2, r3
 800f0a0:	d0df      	beq.n	800f062 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800f0a2:	2300      	movs	r3, #0
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3710      	adds	r7, #16
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	b085      	sub	sp, #20
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f0b8:	095b      	lsrs	r3, r3, #5
 800f0ba:	3301      	adds	r3, #1
 800f0bc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	68db      	ldr	r3, [r3, #12]
 800f0c2:	3301      	adds	r3, #1
 800f0c4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f0c6:	68bb      	ldr	r3, [r7, #8]
 800f0c8:	3307      	adds	r3, #7
 800f0ca:	08db      	lsrs	r3, r3, #3
 800f0cc:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f0ce:	68bb      	ldr	r3, [r7, #8]
 800f0d0:	68fa      	ldr	r2, [r7, #12]
 800f0d2:	fb02 f303 	mul.w	r3, r2, r3
}
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	3714      	adds	r7, #20
 800f0da:	46bd      	mov	sp, r7
 800f0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e0:	4770      	bx	lr

0800f0e2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f0e2:	b580      	push	{r7, lr}
 800f0e4:	b082      	sub	sp, #8
 800f0e6:	af00      	add	r7, sp, #0
 800f0e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d101      	bne.n	800f0f4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	e049      	b.n	800f188 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f0fa:	b2db      	uxtb	r3, r3
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	d106      	bne.n	800f10e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2200      	movs	r2, #0
 800f104:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f7f5 fc97 	bl	8004a3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	2202      	movs	r2, #2
 800f112:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	681a      	ldr	r2, [r3, #0]
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	3304      	adds	r3, #4
 800f11e:	4619      	mov	r1, r3
 800f120:	4610      	mov	r0, r2
 800f122:	f000 fafb 	bl	800f71c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	2201      	movs	r2, #1
 800f12a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	2201      	movs	r2, #1
 800f132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	2201      	movs	r2, #1
 800f13a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	2201      	movs	r2, #1
 800f142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2201      	movs	r2, #1
 800f14a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	2201      	movs	r2, #1
 800f152:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	2201      	movs	r2, #1
 800f15a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f15e:	687b      	ldr	r3, [r7, #4]
 800f160:	2201      	movs	r2, #1
 800f162:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	2201      	movs	r2, #1
 800f16a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	2201      	movs	r2, #1
 800f172:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2201      	movs	r2, #1
 800f17a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	2201      	movs	r2, #1
 800f182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f186:	2300      	movs	r3, #0
}
 800f188:	4618      	mov	r0, r3
 800f18a:	3708      	adds	r7, #8
 800f18c:	46bd      	mov	sp, r7
 800f18e:	bd80      	pop	{r7, pc}

0800f190 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f190:	b480      	push	{r7}
 800f192:	b085      	sub	sp, #20
 800f194:	af00      	add	r7, sp, #0
 800f196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f19e:	b2db      	uxtb	r3, r3
 800f1a0:	2b01      	cmp	r3, #1
 800f1a2:	d001      	beq.n	800f1a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	e05e      	b.n	800f266 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	2202      	movs	r2, #2
 800f1ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	68da      	ldr	r2, [r3, #12]
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	f042 0201 	orr.w	r2, r2, #1
 800f1be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	4a2b      	ldr	r2, [pc, #172]	; (800f274 <HAL_TIM_Base_Start_IT+0xe4>)
 800f1c6:	4293      	cmp	r3, r2
 800f1c8:	d02c      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1d2:	d027      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	4a27      	ldr	r2, [pc, #156]	; (800f278 <HAL_TIM_Base_Start_IT+0xe8>)
 800f1da:	4293      	cmp	r3, r2
 800f1dc:	d022      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	4a26      	ldr	r2, [pc, #152]	; (800f27c <HAL_TIM_Base_Start_IT+0xec>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d01d      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	4a24      	ldr	r2, [pc, #144]	; (800f280 <HAL_TIM_Base_Start_IT+0xf0>)
 800f1ee:	4293      	cmp	r3, r2
 800f1f0:	d018      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	4a23      	ldr	r2, [pc, #140]	; (800f284 <HAL_TIM_Base_Start_IT+0xf4>)
 800f1f8:	4293      	cmp	r3, r2
 800f1fa:	d013      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	4a21      	ldr	r2, [pc, #132]	; (800f288 <HAL_TIM_Base_Start_IT+0xf8>)
 800f202:	4293      	cmp	r3, r2
 800f204:	d00e      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	4a20      	ldr	r2, [pc, #128]	; (800f28c <HAL_TIM_Base_Start_IT+0xfc>)
 800f20c:	4293      	cmp	r3, r2
 800f20e:	d009      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	4a1e      	ldr	r2, [pc, #120]	; (800f290 <HAL_TIM_Base_Start_IT+0x100>)
 800f216:	4293      	cmp	r3, r2
 800f218:	d004      	beq.n	800f224 <HAL_TIM_Base_Start_IT+0x94>
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	4a1d      	ldr	r2, [pc, #116]	; (800f294 <HAL_TIM_Base_Start_IT+0x104>)
 800f220:	4293      	cmp	r3, r2
 800f222:	d115      	bne.n	800f250 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	689a      	ldr	r2, [r3, #8]
 800f22a:	4b1b      	ldr	r3, [pc, #108]	; (800f298 <HAL_TIM_Base_Start_IT+0x108>)
 800f22c:	4013      	ands	r3, r2
 800f22e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	2b06      	cmp	r3, #6
 800f234:	d015      	beq.n	800f262 <HAL_TIM_Base_Start_IT+0xd2>
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f23c:	d011      	beq.n	800f262 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	681a      	ldr	r2, [r3, #0]
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	f042 0201 	orr.w	r2, r2, #1
 800f24c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f24e:	e008      	b.n	800f262 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	681a      	ldr	r2, [r3, #0]
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	f042 0201 	orr.w	r2, r2, #1
 800f25e:	601a      	str	r2, [r3, #0]
 800f260:	e000      	b.n	800f264 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f262:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f264:	2300      	movs	r3, #0
}
 800f266:	4618      	mov	r0, r3
 800f268:	3714      	adds	r7, #20
 800f26a:	46bd      	mov	sp, r7
 800f26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f270:	4770      	bx	lr
 800f272:	bf00      	nop
 800f274:	40010000 	.word	0x40010000
 800f278:	40000400 	.word	0x40000400
 800f27c:	40000800 	.word	0x40000800
 800f280:	40000c00 	.word	0x40000c00
 800f284:	40010400 	.word	0x40010400
 800f288:	40001800 	.word	0x40001800
 800f28c:	40014000 	.word	0x40014000
 800f290:	4000e000 	.word	0x4000e000
 800f294:	4000e400 	.word	0x4000e400
 800f298:	00010007 	.word	0x00010007

0800f29c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b082      	sub	sp, #8
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	691b      	ldr	r3, [r3, #16]
 800f2aa:	f003 0302 	and.w	r3, r3, #2
 800f2ae:	2b02      	cmp	r3, #2
 800f2b0:	d122      	bne.n	800f2f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	68db      	ldr	r3, [r3, #12]
 800f2b8:	f003 0302 	and.w	r3, r3, #2
 800f2bc:	2b02      	cmp	r3, #2
 800f2be:	d11b      	bne.n	800f2f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	f06f 0202 	mvn.w	r2, #2
 800f2c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	2201      	movs	r2, #1
 800f2ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	699b      	ldr	r3, [r3, #24]
 800f2d6:	f003 0303 	and.w	r3, r3, #3
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d003      	beq.n	800f2e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f2de:	6878      	ldr	r0, [r7, #4]
 800f2e0:	f000 f9fe 	bl	800f6e0 <HAL_TIM_IC_CaptureCallback>
 800f2e4:	e005      	b.n	800f2f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	f000 f9f0 	bl	800f6cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f2ec:	6878      	ldr	r0, [r7, #4]
 800f2ee:	f000 fa01 	bl	800f6f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	691b      	ldr	r3, [r3, #16]
 800f2fe:	f003 0304 	and.w	r3, r3, #4
 800f302:	2b04      	cmp	r3, #4
 800f304:	d122      	bne.n	800f34c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f306:	687b      	ldr	r3, [r7, #4]
 800f308:	681b      	ldr	r3, [r3, #0]
 800f30a:	68db      	ldr	r3, [r3, #12]
 800f30c:	f003 0304 	and.w	r3, r3, #4
 800f310:	2b04      	cmp	r3, #4
 800f312:	d11b      	bne.n	800f34c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	f06f 0204 	mvn.w	r2, #4
 800f31c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	2202      	movs	r2, #2
 800f322:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	699b      	ldr	r3, [r3, #24]
 800f32a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d003      	beq.n	800f33a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f332:	6878      	ldr	r0, [r7, #4]
 800f334:	f000 f9d4 	bl	800f6e0 <HAL_TIM_IC_CaptureCallback>
 800f338:	e005      	b.n	800f346 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f33a:	6878      	ldr	r0, [r7, #4]
 800f33c:	f000 f9c6 	bl	800f6cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f340:	6878      	ldr	r0, [r7, #4]
 800f342:	f000 f9d7 	bl	800f6f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	2200      	movs	r2, #0
 800f34a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	691b      	ldr	r3, [r3, #16]
 800f352:	f003 0308 	and.w	r3, r3, #8
 800f356:	2b08      	cmp	r3, #8
 800f358:	d122      	bne.n	800f3a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	68db      	ldr	r3, [r3, #12]
 800f360:	f003 0308 	and.w	r3, r3, #8
 800f364:	2b08      	cmp	r3, #8
 800f366:	d11b      	bne.n	800f3a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	f06f 0208 	mvn.w	r2, #8
 800f370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	2204      	movs	r2, #4
 800f376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	69db      	ldr	r3, [r3, #28]
 800f37e:	f003 0303 	and.w	r3, r3, #3
 800f382:	2b00      	cmp	r3, #0
 800f384:	d003      	beq.n	800f38e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f386:	6878      	ldr	r0, [r7, #4]
 800f388:	f000 f9aa 	bl	800f6e0 <HAL_TIM_IC_CaptureCallback>
 800f38c:	e005      	b.n	800f39a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f38e:	6878      	ldr	r0, [r7, #4]
 800f390:	f000 f99c 	bl	800f6cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f394:	6878      	ldr	r0, [r7, #4]
 800f396:	f000 f9ad 	bl	800f6f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	2200      	movs	r2, #0
 800f39e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	691b      	ldr	r3, [r3, #16]
 800f3a6:	f003 0310 	and.w	r3, r3, #16
 800f3aa:	2b10      	cmp	r3, #16
 800f3ac:	d122      	bne.n	800f3f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	68db      	ldr	r3, [r3, #12]
 800f3b4:	f003 0310 	and.w	r3, r3, #16
 800f3b8:	2b10      	cmp	r3, #16
 800f3ba:	d11b      	bne.n	800f3f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	f06f 0210 	mvn.w	r2, #16
 800f3c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	2208      	movs	r2, #8
 800f3ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	69db      	ldr	r3, [r3, #28]
 800f3d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d003      	beq.n	800f3e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	f000 f980 	bl	800f6e0 <HAL_TIM_IC_CaptureCallback>
 800f3e0:	e005      	b.n	800f3ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f3e2:	6878      	ldr	r0, [r7, #4]
 800f3e4:	f000 f972 	bl	800f6cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f3e8:	6878      	ldr	r0, [r7, #4]
 800f3ea:	f000 f983 	bl	800f6f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	2200      	movs	r2, #0
 800f3f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	681b      	ldr	r3, [r3, #0]
 800f3f8:	691b      	ldr	r3, [r3, #16]
 800f3fa:	f003 0301 	and.w	r3, r3, #1
 800f3fe:	2b01      	cmp	r3, #1
 800f400:	d10e      	bne.n	800f420 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	68db      	ldr	r3, [r3, #12]
 800f408:	f003 0301 	and.w	r3, r3, #1
 800f40c:	2b01      	cmp	r3, #1
 800f40e:	d107      	bne.n	800f420 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	f06f 0201 	mvn.w	r2, #1
 800f418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f41a:	6878      	ldr	r0, [r7, #4]
 800f41c:	f7f4 f9d4 	bl	80037c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	691b      	ldr	r3, [r3, #16]
 800f426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f42a:	2b80      	cmp	r3, #128	; 0x80
 800f42c:	d10e      	bne.n	800f44c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	68db      	ldr	r3, [r3, #12]
 800f434:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f438:	2b80      	cmp	r3, #128	; 0x80
 800f43a:	d107      	bne.n	800f44c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f000 fb52 	bl	800faf0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	691b      	ldr	r3, [r3, #16]
 800f452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f45a:	d10e      	bne.n	800f47a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	68db      	ldr	r3, [r3, #12]
 800f462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f466:	2b80      	cmp	r3, #128	; 0x80
 800f468:	d107      	bne.n	800f47a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	681b      	ldr	r3, [r3, #0]
 800f46e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f474:	6878      	ldr	r0, [r7, #4]
 800f476:	f000 fb45 	bl	800fb04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	691b      	ldr	r3, [r3, #16]
 800f480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f484:	2b40      	cmp	r3, #64	; 0x40
 800f486:	d10e      	bne.n	800f4a6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	68db      	ldr	r3, [r3, #12]
 800f48e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f492:	2b40      	cmp	r3, #64	; 0x40
 800f494:	d107      	bne.n	800f4a6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f49e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f000 f931 	bl	800f708 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	691b      	ldr	r3, [r3, #16]
 800f4ac:	f003 0320 	and.w	r3, r3, #32
 800f4b0:	2b20      	cmp	r3, #32
 800f4b2:	d10e      	bne.n	800f4d2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	68db      	ldr	r3, [r3, #12]
 800f4ba:	f003 0320 	and.w	r3, r3, #32
 800f4be:	2b20      	cmp	r3, #32
 800f4c0:	d107      	bne.n	800f4d2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	f06f 0220 	mvn.w	r2, #32
 800f4ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f000 fb05 	bl	800fadc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f4d2:	bf00      	nop
 800f4d4:	3708      	adds	r7, #8
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}
	...

0800f4dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f4dc:	b580      	push	{r7, lr}
 800f4de:	b084      	sub	sp, #16
 800f4e0:	af00      	add	r7, sp, #0
 800f4e2:	6078      	str	r0, [r7, #4]
 800f4e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f4e6:	2300      	movs	r3, #0
 800f4e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f4f0:	2b01      	cmp	r3, #1
 800f4f2:	d101      	bne.n	800f4f8 <HAL_TIM_ConfigClockSource+0x1c>
 800f4f4:	2302      	movs	r3, #2
 800f4f6:	e0dc      	b.n	800f6b2 <HAL_TIM_ConfigClockSource+0x1d6>
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2201      	movs	r2, #1
 800f4fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	2202      	movs	r2, #2
 800f504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	689b      	ldr	r3, [r3, #8]
 800f50e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f510:	68ba      	ldr	r2, [r7, #8]
 800f512:	4b6a      	ldr	r3, [pc, #424]	; (800f6bc <HAL_TIM_ConfigClockSource+0x1e0>)
 800f514:	4013      	ands	r3, r2
 800f516:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f518:	68bb      	ldr	r3, [r7, #8]
 800f51a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f51e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	68ba      	ldr	r2, [r7, #8]
 800f526:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f528:	683b      	ldr	r3, [r7, #0]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	4a64      	ldr	r2, [pc, #400]	; (800f6c0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f52e:	4293      	cmp	r3, r2
 800f530:	f000 80a9 	beq.w	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f534:	4a62      	ldr	r2, [pc, #392]	; (800f6c0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f536:	4293      	cmp	r3, r2
 800f538:	f200 80ae 	bhi.w	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f53c:	4a61      	ldr	r2, [pc, #388]	; (800f6c4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	f000 80a1 	beq.w	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f544:	4a5f      	ldr	r2, [pc, #380]	; (800f6c4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f546:	4293      	cmp	r3, r2
 800f548:	f200 80a6 	bhi.w	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f54c:	4a5e      	ldr	r2, [pc, #376]	; (800f6c8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f54e:	4293      	cmp	r3, r2
 800f550:	f000 8099 	beq.w	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f554:	4a5c      	ldr	r2, [pc, #368]	; (800f6c8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f556:	4293      	cmp	r3, r2
 800f558:	f200 809e 	bhi.w	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f55c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f560:	f000 8091 	beq.w	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f564:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f568:	f200 8096 	bhi.w	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f56c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f570:	f000 8089 	beq.w	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f574:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f578:	f200 808e 	bhi.w	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f57c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f580:	d03e      	beq.n	800f600 <HAL_TIM_ConfigClockSource+0x124>
 800f582:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f586:	f200 8087 	bhi.w	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f58a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f58e:	f000 8086 	beq.w	800f69e <HAL_TIM_ConfigClockSource+0x1c2>
 800f592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f596:	d87f      	bhi.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f598:	2b70      	cmp	r3, #112	; 0x70
 800f59a:	d01a      	beq.n	800f5d2 <HAL_TIM_ConfigClockSource+0xf6>
 800f59c:	2b70      	cmp	r3, #112	; 0x70
 800f59e:	d87b      	bhi.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f5a0:	2b60      	cmp	r3, #96	; 0x60
 800f5a2:	d050      	beq.n	800f646 <HAL_TIM_ConfigClockSource+0x16a>
 800f5a4:	2b60      	cmp	r3, #96	; 0x60
 800f5a6:	d877      	bhi.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f5a8:	2b50      	cmp	r3, #80	; 0x50
 800f5aa:	d03c      	beq.n	800f626 <HAL_TIM_ConfigClockSource+0x14a>
 800f5ac:	2b50      	cmp	r3, #80	; 0x50
 800f5ae:	d873      	bhi.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f5b0:	2b40      	cmp	r3, #64	; 0x40
 800f5b2:	d058      	beq.n	800f666 <HAL_TIM_ConfigClockSource+0x18a>
 800f5b4:	2b40      	cmp	r3, #64	; 0x40
 800f5b6:	d86f      	bhi.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f5b8:	2b30      	cmp	r3, #48	; 0x30
 800f5ba:	d064      	beq.n	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f5bc:	2b30      	cmp	r3, #48	; 0x30
 800f5be:	d86b      	bhi.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f5c0:	2b20      	cmp	r3, #32
 800f5c2:	d060      	beq.n	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f5c4:	2b20      	cmp	r3, #32
 800f5c6:	d867      	bhi.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d05c      	beq.n	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f5cc:	2b10      	cmp	r3, #16
 800f5ce:	d05a      	beq.n	800f686 <HAL_TIM_ConfigClockSource+0x1aa>
 800f5d0:	e062      	b.n	800f698 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	6818      	ldr	r0, [r3, #0]
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	6899      	ldr	r1, [r3, #8]
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	685a      	ldr	r2, [r3, #4]
 800f5de:	683b      	ldr	r3, [r7, #0]
 800f5e0:	68db      	ldr	r3, [r3, #12]
 800f5e2:	f000 f9bf 	bl	800f964 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	689b      	ldr	r3, [r3, #8]
 800f5ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f5ee:	68bb      	ldr	r3, [r7, #8]
 800f5f0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f5f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	68ba      	ldr	r2, [r7, #8]
 800f5fc:	609a      	str	r2, [r3, #8]
      break;
 800f5fe:	e04f      	b.n	800f6a0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	6818      	ldr	r0, [r3, #0]
 800f604:	683b      	ldr	r3, [r7, #0]
 800f606:	6899      	ldr	r1, [r3, #8]
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	685a      	ldr	r2, [r3, #4]
 800f60c:	683b      	ldr	r3, [r7, #0]
 800f60e:	68db      	ldr	r3, [r3, #12]
 800f610:	f000 f9a8 	bl	800f964 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	689a      	ldr	r2, [r3, #8]
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f622:	609a      	str	r2, [r3, #8]
      break;
 800f624:	e03c      	b.n	800f6a0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	6818      	ldr	r0, [r3, #0]
 800f62a:	683b      	ldr	r3, [r7, #0]
 800f62c:	6859      	ldr	r1, [r3, #4]
 800f62e:	683b      	ldr	r3, [r7, #0]
 800f630:	68db      	ldr	r3, [r3, #12]
 800f632:	461a      	mov	r2, r3
 800f634:	f000 f918 	bl	800f868 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	2150      	movs	r1, #80	; 0x50
 800f63e:	4618      	mov	r0, r3
 800f640:	f000 f972 	bl	800f928 <TIM_ITRx_SetConfig>
      break;
 800f644:	e02c      	b.n	800f6a0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	6818      	ldr	r0, [r3, #0]
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	6859      	ldr	r1, [r3, #4]
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	68db      	ldr	r3, [r3, #12]
 800f652:	461a      	mov	r2, r3
 800f654:	f000 f937 	bl	800f8c6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	2160      	movs	r1, #96	; 0x60
 800f65e:	4618      	mov	r0, r3
 800f660:	f000 f962 	bl	800f928 <TIM_ITRx_SetConfig>
      break;
 800f664:	e01c      	b.n	800f6a0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	6818      	ldr	r0, [r3, #0]
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	6859      	ldr	r1, [r3, #4]
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	68db      	ldr	r3, [r3, #12]
 800f672:	461a      	mov	r2, r3
 800f674:	f000 f8f8 	bl	800f868 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	2140      	movs	r1, #64	; 0x40
 800f67e:	4618      	mov	r0, r3
 800f680:	f000 f952 	bl	800f928 <TIM_ITRx_SetConfig>
      break;
 800f684:	e00c      	b.n	800f6a0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681a      	ldr	r2, [r3, #0]
 800f68a:	683b      	ldr	r3, [r7, #0]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	4619      	mov	r1, r3
 800f690:	4610      	mov	r0, r2
 800f692:	f000 f949 	bl	800f928 <TIM_ITRx_SetConfig>
      break;
 800f696:	e003      	b.n	800f6a0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f698:	2301      	movs	r3, #1
 800f69a:	73fb      	strb	r3, [r7, #15]
      break;
 800f69c:	e000      	b.n	800f6a0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f69e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	2201      	movs	r2, #1
 800f6a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	2200      	movs	r2, #0
 800f6ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f6b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6b2:	4618      	mov	r0, r3
 800f6b4:	3710      	adds	r7, #16
 800f6b6:	46bd      	mov	sp, r7
 800f6b8:	bd80      	pop	{r7, pc}
 800f6ba:	bf00      	nop
 800f6bc:	ffceff88 	.word	0xffceff88
 800f6c0:	00100040 	.word	0x00100040
 800f6c4:	00100030 	.word	0x00100030
 800f6c8:	00100020 	.word	0x00100020

0800f6cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f6cc:	b480      	push	{r7}
 800f6ce:	b083      	sub	sp, #12
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f6d4:	bf00      	nop
 800f6d6:	370c      	adds	r7, #12
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6de:	4770      	bx	lr

0800f6e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f6e0:	b480      	push	{r7}
 800f6e2:	b083      	sub	sp, #12
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f6e8:	bf00      	nop
 800f6ea:	370c      	adds	r7, #12
 800f6ec:	46bd      	mov	sp, r7
 800f6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f2:	4770      	bx	lr

0800f6f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f6f4:	b480      	push	{r7}
 800f6f6:	b083      	sub	sp, #12
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f6fc:	bf00      	nop
 800f6fe:	370c      	adds	r7, #12
 800f700:	46bd      	mov	sp, r7
 800f702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f706:	4770      	bx	lr

0800f708 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f708:	b480      	push	{r7}
 800f70a:	b083      	sub	sp, #12
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f710:	bf00      	nop
 800f712:	370c      	adds	r7, #12
 800f714:	46bd      	mov	sp, r7
 800f716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71a:	4770      	bx	lr

0800f71c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f71c:	b480      	push	{r7}
 800f71e:	b085      	sub	sp, #20
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
 800f724:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	4a44      	ldr	r2, [pc, #272]	; (800f840 <TIM_Base_SetConfig+0x124>)
 800f730:	4293      	cmp	r3, r2
 800f732:	d013      	beq.n	800f75c <TIM_Base_SetConfig+0x40>
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f73a:	d00f      	beq.n	800f75c <TIM_Base_SetConfig+0x40>
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	4a41      	ldr	r2, [pc, #260]	; (800f844 <TIM_Base_SetConfig+0x128>)
 800f740:	4293      	cmp	r3, r2
 800f742:	d00b      	beq.n	800f75c <TIM_Base_SetConfig+0x40>
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	4a40      	ldr	r2, [pc, #256]	; (800f848 <TIM_Base_SetConfig+0x12c>)
 800f748:	4293      	cmp	r3, r2
 800f74a:	d007      	beq.n	800f75c <TIM_Base_SetConfig+0x40>
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	4a3f      	ldr	r2, [pc, #252]	; (800f84c <TIM_Base_SetConfig+0x130>)
 800f750:	4293      	cmp	r3, r2
 800f752:	d003      	beq.n	800f75c <TIM_Base_SetConfig+0x40>
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	4a3e      	ldr	r2, [pc, #248]	; (800f850 <TIM_Base_SetConfig+0x134>)
 800f758:	4293      	cmp	r3, r2
 800f75a:	d108      	bne.n	800f76e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f762:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f764:	683b      	ldr	r3, [r7, #0]
 800f766:	685b      	ldr	r3, [r3, #4]
 800f768:	68fa      	ldr	r2, [r7, #12]
 800f76a:	4313      	orrs	r3, r2
 800f76c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	4a33      	ldr	r2, [pc, #204]	; (800f840 <TIM_Base_SetConfig+0x124>)
 800f772:	4293      	cmp	r3, r2
 800f774:	d027      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f77c:	d023      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	4a30      	ldr	r2, [pc, #192]	; (800f844 <TIM_Base_SetConfig+0x128>)
 800f782:	4293      	cmp	r3, r2
 800f784:	d01f      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	4a2f      	ldr	r2, [pc, #188]	; (800f848 <TIM_Base_SetConfig+0x12c>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d01b      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	4a2e      	ldr	r2, [pc, #184]	; (800f84c <TIM_Base_SetConfig+0x130>)
 800f792:	4293      	cmp	r3, r2
 800f794:	d017      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	4a2d      	ldr	r2, [pc, #180]	; (800f850 <TIM_Base_SetConfig+0x134>)
 800f79a:	4293      	cmp	r3, r2
 800f79c:	d013      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	4a2c      	ldr	r2, [pc, #176]	; (800f854 <TIM_Base_SetConfig+0x138>)
 800f7a2:	4293      	cmp	r3, r2
 800f7a4:	d00f      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	4a2b      	ldr	r2, [pc, #172]	; (800f858 <TIM_Base_SetConfig+0x13c>)
 800f7aa:	4293      	cmp	r3, r2
 800f7ac:	d00b      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	4a2a      	ldr	r2, [pc, #168]	; (800f85c <TIM_Base_SetConfig+0x140>)
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	d007      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	4a29      	ldr	r2, [pc, #164]	; (800f860 <TIM_Base_SetConfig+0x144>)
 800f7ba:	4293      	cmp	r3, r2
 800f7bc:	d003      	beq.n	800f7c6 <TIM_Base_SetConfig+0xaa>
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	4a28      	ldr	r2, [pc, #160]	; (800f864 <TIM_Base_SetConfig+0x148>)
 800f7c2:	4293      	cmp	r3, r2
 800f7c4:	d108      	bne.n	800f7d8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800f7cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f7ce:	683b      	ldr	r3, [r7, #0]
 800f7d0:	68db      	ldr	r3, [r3, #12]
 800f7d2:	68fa      	ldr	r2, [r7, #12]
 800f7d4:	4313      	orrs	r3, r2
 800f7d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800f7de:	683b      	ldr	r3, [r7, #0]
 800f7e0:	695b      	ldr	r3, [r3, #20]
 800f7e2:	4313      	orrs	r3, r2
 800f7e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	68fa      	ldr	r2, [r7, #12]
 800f7ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	689a      	ldr	r2, [r3, #8]
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	681a      	ldr	r2, [r3, #0]
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	4a10      	ldr	r2, [pc, #64]	; (800f840 <TIM_Base_SetConfig+0x124>)
 800f800:	4293      	cmp	r3, r2
 800f802:	d00f      	beq.n	800f824 <TIM_Base_SetConfig+0x108>
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	4a12      	ldr	r2, [pc, #72]	; (800f850 <TIM_Base_SetConfig+0x134>)
 800f808:	4293      	cmp	r3, r2
 800f80a:	d00b      	beq.n	800f824 <TIM_Base_SetConfig+0x108>
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	4a11      	ldr	r2, [pc, #68]	; (800f854 <TIM_Base_SetConfig+0x138>)
 800f810:	4293      	cmp	r3, r2
 800f812:	d007      	beq.n	800f824 <TIM_Base_SetConfig+0x108>
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	4a10      	ldr	r2, [pc, #64]	; (800f858 <TIM_Base_SetConfig+0x13c>)
 800f818:	4293      	cmp	r3, r2
 800f81a:	d003      	beq.n	800f824 <TIM_Base_SetConfig+0x108>
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	4a0f      	ldr	r2, [pc, #60]	; (800f85c <TIM_Base_SetConfig+0x140>)
 800f820:	4293      	cmp	r3, r2
 800f822:	d103      	bne.n	800f82c <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f824:	683b      	ldr	r3, [r7, #0]
 800f826:	691a      	ldr	r2, [r3, #16]
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	2201      	movs	r2, #1
 800f830:	615a      	str	r2, [r3, #20]
}
 800f832:	bf00      	nop
 800f834:	3714      	adds	r7, #20
 800f836:	46bd      	mov	sp, r7
 800f838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83c:	4770      	bx	lr
 800f83e:	bf00      	nop
 800f840:	40010000 	.word	0x40010000
 800f844:	40000400 	.word	0x40000400
 800f848:	40000800 	.word	0x40000800
 800f84c:	40000c00 	.word	0x40000c00
 800f850:	40010400 	.word	0x40010400
 800f854:	40014000 	.word	0x40014000
 800f858:	40014400 	.word	0x40014400
 800f85c:	40014800 	.word	0x40014800
 800f860:	4000e000 	.word	0x4000e000
 800f864:	4000e400 	.word	0x4000e400

0800f868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f868:	b480      	push	{r7}
 800f86a:	b087      	sub	sp, #28
 800f86c:	af00      	add	r7, sp, #0
 800f86e:	60f8      	str	r0, [r7, #12]
 800f870:	60b9      	str	r1, [r7, #8]
 800f872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	6a1b      	ldr	r3, [r3, #32]
 800f878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	6a1b      	ldr	r3, [r3, #32]
 800f87e:	f023 0201 	bic.w	r2, r3, #1
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	699b      	ldr	r3, [r3, #24]
 800f88a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f88c:	693b      	ldr	r3, [r7, #16]
 800f88e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	011b      	lsls	r3, r3, #4
 800f898:	693a      	ldr	r2, [r7, #16]
 800f89a:	4313      	orrs	r3, r2
 800f89c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f89e:	697b      	ldr	r3, [r7, #20]
 800f8a0:	f023 030a 	bic.w	r3, r3, #10
 800f8a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f8a6:	697a      	ldr	r2, [r7, #20]
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	4313      	orrs	r3, r2
 800f8ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	693a      	ldr	r2, [r7, #16]
 800f8b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	697a      	ldr	r2, [r7, #20]
 800f8b8:	621a      	str	r2, [r3, #32]
}
 800f8ba:	bf00      	nop
 800f8bc:	371c      	adds	r7, #28
 800f8be:	46bd      	mov	sp, r7
 800f8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c4:	4770      	bx	lr

0800f8c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f8c6:	b480      	push	{r7}
 800f8c8:	b087      	sub	sp, #28
 800f8ca:	af00      	add	r7, sp, #0
 800f8cc:	60f8      	str	r0, [r7, #12]
 800f8ce:	60b9      	str	r1, [r7, #8]
 800f8d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	6a1b      	ldr	r3, [r3, #32]
 800f8d6:	f023 0210 	bic.w	r2, r3, #16
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	699b      	ldr	r3, [r3, #24]
 800f8e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	6a1b      	ldr	r3, [r3, #32]
 800f8e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f8ea:	697b      	ldr	r3, [r7, #20]
 800f8ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f8f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	031b      	lsls	r3, r3, #12
 800f8f6:	697a      	ldr	r2, [r7, #20]
 800f8f8:	4313      	orrs	r3, r2
 800f8fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f8fc:	693b      	ldr	r3, [r7, #16]
 800f8fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f902:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f904:	68bb      	ldr	r3, [r7, #8]
 800f906:	011b      	lsls	r3, r3, #4
 800f908:	693a      	ldr	r2, [r7, #16]
 800f90a:	4313      	orrs	r3, r2
 800f90c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	697a      	ldr	r2, [r7, #20]
 800f912:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	693a      	ldr	r2, [r7, #16]
 800f918:	621a      	str	r2, [r3, #32]
}
 800f91a:	bf00      	nop
 800f91c:	371c      	adds	r7, #28
 800f91e:	46bd      	mov	sp, r7
 800f920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f924:	4770      	bx	lr
	...

0800f928 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f928:	b480      	push	{r7}
 800f92a:	b085      	sub	sp, #20
 800f92c:	af00      	add	r7, sp, #0
 800f92e:	6078      	str	r0, [r7, #4]
 800f930:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	689b      	ldr	r3, [r3, #8]
 800f936:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f938:	68fa      	ldr	r2, [r7, #12]
 800f93a:	4b09      	ldr	r3, [pc, #36]	; (800f960 <TIM_ITRx_SetConfig+0x38>)
 800f93c:	4013      	ands	r3, r2
 800f93e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f940:	683a      	ldr	r2, [r7, #0]
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	4313      	orrs	r3, r2
 800f946:	f043 0307 	orr.w	r3, r3, #7
 800f94a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	68fa      	ldr	r2, [r7, #12]
 800f950:	609a      	str	r2, [r3, #8]
}
 800f952:	bf00      	nop
 800f954:	3714      	adds	r7, #20
 800f956:	46bd      	mov	sp, r7
 800f958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95c:	4770      	bx	lr
 800f95e:	bf00      	nop
 800f960:	ffcfff8f 	.word	0xffcfff8f

0800f964 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f964:	b480      	push	{r7}
 800f966:	b087      	sub	sp, #28
 800f968:	af00      	add	r7, sp, #0
 800f96a:	60f8      	str	r0, [r7, #12]
 800f96c:	60b9      	str	r1, [r7, #8]
 800f96e:	607a      	str	r2, [r7, #4]
 800f970:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	689b      	ldr	r3, [r3, #8]
 800f976:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f978:	697b      	ldr	r3, [r7, #20]
 800f97a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f97e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	021a      	lsls	r2, r3, #8
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	431a      	orrs	r2, r3
 800f988:	68bb      	ldr	r3, [r7, #8]
 800f98a:	4313      	orrs	r3, r2
 800f98c:	697a      	ldr	r2, [r7, #20]
 800f98e:	4313      	orrs	r3, r2
 800f990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	697a      	ldr	r2, [r7, #20]
 800f996:	609a      	str	r2, [r3, #8]
}
 800f998:	bf00      	nop
 800f99a:	371c      	adds	r7, #28
 800f99c:	46bd      	mov	sp, r7
 800f99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a2:	4770      	bx	lr

0800f9a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f9a4:	b480      	push	{r7}
 800f9a6:	b085      	sub	sp, #20
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	6078      	str	r0, [r7, #4]
 800f9ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f9b4:	2b01      	cmp	r3, #1
 800f9b6:	d101      	bne.n	800f9bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f9b8:	2302      	movs	r3, #2
 800f9ba:	e077      	b.n	800faac <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	2201      	movs	r2, #1
 800f9c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2202      	movs	r2, #2
 800f9c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	685b      	ldr	r3, [r3, #4]
 800f9d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	689b      	ldr	r3, [r3, #8]
 800f9da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	4a35      	ldr	r2, [pc, #212]	; (800fab8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f9e2:	4293      	cmp	r3, r2
 800f9e4:	d004      	beq.n	800f9f0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	4a34      	ldr	r2, [pc, #208]	; (800fabc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f9ec:	4293      	cmp	r3, r2
 800f9ee:	d108      	bne.n	800fa02 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f9f6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f9f8:	683b      	ldr	r3, [r7, #0]
 800f9fa:	685b      	ldr	r3, [r3, #4]
 800f9fc:	68fa      	ldr	r2, [r7, #12]
 800f9fe:	4313      	orrs	r3, r2
 800fa00:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fa08:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fa0a:	683b      	ldr	r3, [r7, #0]
 800fa0c:	681b      	ldr	r3, [r3, #0]
 800fa0e:	68fa      	ldr	r2, [r7, #12]
 800fa10:	4313      	orrs	r3, r2
 800fa12:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	68fa      	ldr	r2, [r7, #12]
 800fa1a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	4a25      	ldr	r2, [pc, #148]	; (800fab8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fa22:	4293      	cmp	r3, r2
 800fa24:	d02c      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fa2e:	d027      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	4a22      	ldr	r2, [pc, #136]	; (800fac0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800fa36:	4293      	cmp	r3, r2
 800fa38:	d022      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	4a21      	ldr	r2, [pc, #132]	; (800fac4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800fa40:	4293      	cmp	r3, r2
 800fa42:	d01d      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	4a1f      	ldr	r2, [pc, #124]	; (800fac8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d018      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	4a1a      	ldr	r2, [pc, #104]	; (800fabc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fa54:	4293      	cmp	r3, r2
 800fa56:	d013      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	4a1b      	ldr	r2, [pc, #108]	; (800facc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800fa5e:	4293      	cmp	r3, r2
 800fa60:	d00e      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	4a1a      	ldr	r2, [pc, #104]	; (800fad0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800fa68:	4293      	cmp	r3, r2
 800fa6a:	d009      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	4a18      	ldr	r2, [pc, #96]	; (800fad4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800fa72:	4293      	cmp	r3, r2
 800fa74:	d004      	beq.n	800fa80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	4a17      	ldr	r2, [pc, #92]	; (800fad8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800fa7c:	4293      	cmp	r3, r2
 800fa7e:	d10c      	bne.n	800fa9a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fa80:	68bb      	ldr	r3, [r7, #8]
 800fa82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fa88:	683b      	ldr	r3, [r7, #0]
 800fa8a:	689b      	ldr	r3, [r3, #8]
 800fa8c:	68ba      	ldr	r2, [r7, #8]
 800fa8e:	4313      	orrs	r3, r2
 800fa90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	681b      	ldr	r3, [r3, #0]
 800fa96:	68ba      	ldr	r2, [r7, #8]
 800fa98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	2201      	movs	r2, #1
 800fa9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	2200      	movs	r2, #0
 800faa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800faaa:	2300      	movs	r3, #0
}
 800faac:	4618      	mov	r0, r3
 800faae:	3714      	adds	r7, #20
 800fab0:	46bd      	mov	sp, r7
 800fab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fab6:	4770      	bx	lr
 800fab8:	40010000 	.word	0x40010000
 800fabc:	40010400 	.word	0x40010400
 800fac0:	40000400 	.word	0x40000400
 800fac4:	40000800 	.word	0x40000800
 800fac8:	40000c00 	.word	0x40000c00
 800facc:	40001800 	.word	0x40001800
 800fad0:	40014000 	.word	0x40014000
 800fad4:	4000e000 	.word	0x4000e000
 800fad8:	4000e400 	.word	0x4000e400

0800fadc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fadc:	b480      	push	{r7}
 800fade:	b083      	sub	sp, #12
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fae4:	bf00      	nop
 800fae6:	370c      	adds	r7, #12
 800fae8:	46bd      	mov	sp, r7
 800faea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faee:	4770      	bx	lr

0800faf0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800faf0:	b480      	push	{r7}
 800faf2:	b083      	sub	sp, #12
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800faf8:	bf00      	nop
 800fafa:	370c      	adds	r7, #12
 800fafc:	46bd      	mov	sp, r7
 800fafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb02:	4770      	bx	lr

0800fb04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fb04:	b480      	push	{r7}
 800fb06:	b083      	sub	sp, #12
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fb0c:	bf00      	nop
 800fb0e:	370c      	adds	r7, #12
 800fb10:	46bd      	mov	sp, r7
 800fb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb16:	4770      	bx	lr

0800fb18 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	b082      	sub	sp, #8
 800fb1c:	af00      	add	r7, sp, #0
 800fb1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d101      	bne.n	800fb2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fb26:	2301      	movs	r3, #1
 800fb28:	e042      	b.n	800fbb0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d106      	bne.n	800fb42 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	2200      	movs	r2, #0
 800fb38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fb3c:	6878      	ldr	r0, [r7, #4]
 800fb3e:	f7f4 ffc5 	bl	8004acc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	2224      	movs	r2, #36	; 0x24
 800fb46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	681a      	ldr	r2, [r3, #0]
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	681b      	ldr	r3, [r3, #0]
 800fb54:	f022 0201 	bic.w	r2, r2, #1
 800fb58:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f000 fcd6 	bl	801050c <UART_SetConfig>
 800fb60:	4603      	mov	r3, r0
 800fb62:	2b01      	cmp	r3, #1
 800fb64:	d101      	bne.n	800fb6a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800fb66:	2301      	movs	r3, #1
 800fb68:	e022      	b.n	800fbb0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb6e:	2b00      	cmp	r3, #0
 800fb70:	d002      	beq.n	800fb78 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800fb72:	6878      	ldr	r0, [r7, #4]
 800fb74:	f001 fb28 	bl	80111c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	685a      	ldr	r2, [r3, #4]
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fb86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	689a      	ldr	r2, [r3, #8]
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fb96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	681a      	ldr	r2, [r3, #0]
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	f042 0201 	orr.w	r2, r2, #1
 800fba6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fba8:	6878      	ldr	r0, [r7, #4]
 800fbaa:	f001 fbaf 	bl	801130c <UART_CheckIdleState>
 800fbae:	4603      	mov	r3, r0
}
 800fbb0:	4618      	mov	r0, r3
 800fbb2:	3708      	adds	r7, #8
 800fbb4:	46bd      	mov	sp, r7
 800fbb6:	bd80      	pop	{r7, pc}

0800fbb8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fbb8:	b580      	push	{r7, lr}
 800fbba:	b08a      	sub	sp, #40	; 0x28
 800fbbc:	af02      	add	r7, sp, #8
 800fbbe:	60f8      	str	r0, [r7, #12]
 800fbc0:	60b9      	str	r1, [r7, #8]
 800fbc2:	603b      	str	r3, [r7, #0]
 800fbc4:	4613      	mov	r3, r2
 800fbc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fbce:	2b20      	cmp	r3, #32
 800fbd0:	f040 8083 	bne.w	800fcda <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800fbd4:	68bb      	ldr	r3, [r7, #8]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d002      	beq.n	800fbe0 <HAL_UART_Transmit+0x28>
 800fbda:	88fb      	ldrh	r3, [r7, #6]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d101      	bne.n	800fbe4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800fbe0:	2301      	movs	r3, #1
 800fbe2:	e07b      	b.n	800fcdc <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fbea:	2b01      	cmp	r3, #1
 800fbec:	d101      	bne.n	800fbf2 <HAL_UART_Transmit+0x3a>
 800fbee:	2302      	movs	r3, #2
 800fbf0:	e074      	b.n	800fcdc <HAL_UART_Transmit+0x124>
 800fbf2:	68fb      	ldr	r3, [r7, #12]
 800fbf4:	2201      	movs	r2, #1
 800fbf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	2221      	movs	r2, #33	; 0x21
 800fc06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fc0a:	f7f5 fa03 	bl	8005014 <HAL_GetTick>
 800fc0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	88fa      	ldrh	r2, [r7, #6]
 800fc14:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	88fa      	ldrh	r2, [r7, #6]
 800fc1c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	689b      	ldr	r3, [r3, #8]
 800fc24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fc28:	d108      	bne.n	800fc3c <HAL_UART_Transmit+0x84>
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	691b      	ldr	r3, [r3, #16]
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d104      	bne.n	800fc3c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800fc32:	2300      	movs	r3, #0
 800fc34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fc36:	68bb      	ldr	r3, [r7, #8]
 800fc38:	61bb      	str	r3, [r7, #24]
 800fc3a:	e003      	b.n	800fc44 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800fc3c:	68bb      	ldr	r3, [r7, #8]
 800fc3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fc40:	2300      	movs	r3, #0
 800fc42:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800fc44:	68fb      	ldr	r3, [r7, #12]
 800fc46:	2200      	movs	r2, #0
 800fc48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800fc4c:	e02c      	b.n	800fca8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fc4e:	683b      	ldr	r3, [r7, #0]
 800fc50:	9300      	str	r3, [sp, #0]
 800fc52:	697b      	ldr	r3, [r7, #20]
 800fc54:	2200      	movs	r2, #0
 800fc56:	2180      	movs	r1, #128	; 0x80
 800fc58:	68f8      	ldr	r0, [r7, #12]
 800fc5a:	f001 fba2 	bl	80113a2 <UART_WaitOnFlagUntilTimeout>
 800fc5e:	4603      	mov	r3, r0
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	d001      	beq.n	800fc68 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800fc64:	2303      	movs	r3, #3
 800fc66:	e039      	b.n	800fcdc <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800fc68:	69fb      	ldr	r3, [r7, #28]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d10b      	bne.n	800fc86 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fc6e:	69bb      	ldr	r3, [r7, #24]
 800fc70:	881b      	ldrh	r3, [r3, #0]
 800fc72:	461a      	mov	r2, r3
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fc7c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800fc7e:	69bb      	ldr	r3, [r7, #24]
 800fc80:	3302      	adds	r3, #2
 800fc82:	61bb      	str	r3, [r7, #24]
 800fc84:	e007      	b.n	800fc96 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fc86:	69fb      	ldr	r3, [r7, #28]
 800fc88:	781a      	ldrb	r2, [r3, #0]
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800fc90:	69fb      	ldr	r3, [r7, #28]
 800fc92:	3301      	adds	r3, #1
 800fc94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fc96:	68fb      	ldr	r3, [r7, #12]
 800fc98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fc9c:	b29b      	uxth	r3, r3
 800fc9e:	3b01      	subs	r3, #1
 800fca0:	b29a      	uxth	r2, r3
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fcae:	b29b      	uxth	r3, r3
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d1cc      	bne.n	800fc4e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fcb4:	683b      	ldr	r3, [r7, #0]
 800fcb6:	9300      	str	r3, [sp, #0]
 800fcb8:	697b      	ldr	r3, [r7, #20]
 800fcba:	2200      	movs	r2, #0
 800fcbc:	2140      	movs	r1, #64	; 0x40
 800fcbe:	68f8      	ldr	r0, [r7, #12]
 800fcc0:	f001 fb6f 	bl	80113a2 <UART_WaitOnFlagUntilTimeout>
 800fcc4:	4603      	mov	r3, r0
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d001      	beq.n	800fcce <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800fcca:	2303      	movs	r3, #3
 800fccc:	e006      	b.n	800fcdc <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fcce:	68fb      	ldr	r3, [r7, #12]
 800fcd0:	2220      	movs	r2, #32
 800fcd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	e000      	b.n	800fcdc <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800fcda:	2302      	movs	r3, #2
  }
}
 800fcdc:	4618      	mov	r0, r3
 800fcde:	3720      	adds	r7, #32
 800fce0:	46bd      	mov	sp, r7
 800fce2:	bd80      	pop	{r7, pc}

0800fce4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fce4:	b580      	push	{r7, lr}
 800fce6:	b08a      	sub	sp, #40	; 0x28
 800fce8:	af00      	add	r7, sp, #0
 800fcea:	60f8      	str	r0, [r7, #12]
 800fcec:	60b9      	str	r1, [r7, #8]
 800fcee:	4613      	mov	r3, r2
 800fcf0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fcf8:	2b20      	cmp	r3, #32
 800fcfa:	d142      	bne.n	800fd82 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800fcfc:	68bb      	ldr	r3, [r7, #8]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d002      	beq.n	800fd08 <HAL_UART_Receive_IT+0x24>
 800fd02:	88fb      	ldrh	r3, [r7, #6]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d101      	bne.n	800fd0c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800fd08:	2301      	movs	r3, #1
 800fd0a:	e03b      	b.n	800fd84 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800fd12:	2b01      	cmp	r3, #1
 800fd14:	d101      	bne.n	800fd1a <HAL_UART_Receive_IT+0x36>
 800fd16:	2302      	movs	r3, #2
 800fd18:	e034      	b.n	800fd84 <HAL_UART_Receive_IT+0xa0>
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	2201      	movs	r2, #1
 800fd1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	2200      	movs	r2, #0
 800fd26:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	4a17      	ldr	r2, [pc, #92]	; (800fd8c <HAL_UART_Receive_IT+0xa8>)
 800fd2e:	4293      	cmp	r3, r2
 800fd30:	d01f      	beq.n	800fd72 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fd32:	68fb      	ldr	r3, [r7, #12]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	685b      	ldr	r3, [r3, #4]
 800fd38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d018      	beq.n	800fd72 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd46:	697b      	ldr	r3, [r7, #20]
 800fd48:	e853 3f00 	ldrex	r3, [r3]
 800fd4c:	613b      	str	r3, [r7, #16]
   return(result);
 800fd4e:	693b      	ldr	r3, [r7, #16]
 800fd50:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800fd54:	627b      	str	r3, [r7, #36]	; 0x24
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	461a      	mov	r2, r3
 800fd5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fd5e:	623b      	str	r3, [r7, #32]
 800fd60:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd62:	69f9      	ldr	r1, [r7, #28]
 800fd64:	6a3a      	ldr	r2, [r7, #32]
 800fd66:	e841 2300 	strex	r3, r2, [r1]
 800fd6a:	61bb      	str	r3, [r7, #24]
   return(result);
 800fd6c:	69bb      	ldr	r3, [r7, #24]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	d1e6      	bne.n	800fd40 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800fd72:	88fb      	ldrh	r3, [r7, #6]
 800fd74:	461a      	mov	r2, r3
 800fd76:	68b9      	ldr	r1, [r7, #8]
 800fd78:	68f8      	ldr	r0, [r7, #12]
 800fd7a:	f001 fbdb 	bl	8011534 <UART_Start_Receive_IT>
 800fd7e:	4603      	mov	r3, r0
 800fd80:	e000      	b.n	800fd84 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800fd82:	2302      	movs	r3, #2
  }
}
 800fd84:	4618      	mov	r0, r3
 800fd86:	3728      	adds	r7, #40	; 0x28
 800fd88:	46bd      	mov	sp, r7
 800fd8a:	bd80      	pop	{r7, pc}
 800fd8c:	58000c00 	.word	0x58000c00

0800fd90 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fd90:	b580      	push	{r7, lr}
 800fd92:	b0ba      	sub	sp, #232	; 0xe8
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	69db      	ldr	r3, [r3, #28]
 800fd9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	681b      	ldr	r3, [r3, #0]
 800fda8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	689b      	ldr	r3, [r3, #8]
 800fdb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fdb6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800fdba:	f640 030f 	movw	r3, #2063	; 0x80f
 800fdbe:	4013      	ands	r3, r2
 800fdc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800fdc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d11b      	bne.n	800fe04 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fdcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fdd0:	f003 0320 	and.w	r3, r3, #32
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d015      	beq.n	800fe04 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fdd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fddc:	f003 0320 	and.w	r3, r3, #32
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d105      	bne.n	800fdf0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fde4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fde8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d009      	beq.n	800fe04 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	f000 835a 	beq.w	80104ae <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800fdfe:	6878      	ldr	r0, [r7, #4]
 800fe00:	4798      	blx	r3
      }
      return;
 800fe02:	e354      	b.n	80104ae <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fe04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	f000 811f 	beq.w	801004c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fe0e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800fe12:	4b8b      	ldr	r3, [pc, #556]	; (8010040 <HAL_UART_IRQHandler+0x2b0>)
 800fe14:	4013      	ands	r3, r2
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d106      	bne.n	800fe28 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fe1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800fe1e:	4b89      	ldr	r3, [pc, #548]	; (8010044 <HAL_UART_IRQHandler+0x2b4>)
 800fe20:	4013      	ands	r3, r2
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	f000 8112 	beq.w	801004c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fe28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fe2c:	f003 0301 	and.w	r3, r3, #1
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d011      	beq.n	800fe58 <HAL_UART_IRQHandler+0xc8>
 800fe34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fe38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d00b      	beq.n	800fe58 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	2201      	movs	r2, #1
 800fe46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fe4e:	f043 0201 	orr.w	r2, r3, #1
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fe58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fe5c:	f003 0302 	and.w	r3, r3, #2
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d011      	beq.n	800fe88 <HAL_UART_IRQHandler+0xf8>
 800fe64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fe68:	f003 0301 	and.w	r3, r3, #1
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d00b      	beq.n	800fe88 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	2202      	movs	r2, #2
 800fe76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fe7e:	f043 0204 	orr.w	r2, r3, #4
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fe88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fe8c:	f003 0304 	and.w	r3, r3, #4
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d011      	beq.n	800feb8 <HAL_UART_IRQHandler+0x128>
 800fe94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800fe98:	f003 0301 	and.w	r3, r3, #1
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d00b      	beq.n	800feb8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	2204      	movs	r2, #4
 800fea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800feae:	f043 0202 	orr.w	r2, r3, #2
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800feb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800febc:	f003 0308 	and.w	r3, r3, #8
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d017      	beq.n	800fef4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fec8:	f003 0320 	and.w	r3, r3, #32
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d105      	bne.n	800fedc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fed0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800fed4:	4b5a      	ldr	r3, [pc, #360]	; (8010040 <HAL_UART_IRQHandler+0x2b0>)
 800fed6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d00b      	beq.n	800fef4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	2208      	movs	r2, #8
 800fee2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800feea:	f043 0208 	orr.w	r2, r3, #8
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800fef8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d012      	beq.n	800ff26 <HAL_UART_IRQHandler+0x196>
 800ff00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ff04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d00c      	beq.n	800ff26 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ff14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff1c:	f043 0220 	orr.w	r2, r3, #32
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	f000 82c0 	beq.w	80104b2 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ff32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ff36:	f003 0320 	and.w	r3, r3, #32
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d013      	beq.n	800ff66 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ff3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ff42:	f003 0320 	and.w	r3, r3, #32
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d105      	bne.n	800ff56 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ff4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ff4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d007      	beq.n	800ff66 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ff5a:	2b00      	cmp	r3, #0
 800ff5c:	d003      	beq.n	800ff66 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ff62:	6878      	ldr	r0, [r7, #4]
 800ff64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff6c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	689b      	ldr	r3, [r3, #8]
 800ff76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ff7a:	2b40      	cmp	r3, #64	; 0x40
 800ff7c:	d005      	beq.n	800ff8a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ff7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ff82:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d04f      	beq.n	801002a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ff8a:	6878      	ldr	r0, [r7, #4]
 800ff8c:	f001 fbfc 	bl	8011788 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	689b      	ldr	r3, [r3, #8]
 800ff96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ff9a:	2b40      	cmp	r3, #64	; 0x40
 800ff9c:	d141      	bne.n	8010022 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	3308      	adds	r3, #8
 800ffa4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ffac:	e853 3f00 	ldrex	r3, [r3]
 800ffb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ffb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ffb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ffbc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	3308      	adds	r3, #8
 800ffc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800ffca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800ffce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800ffd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800ffda:	e841 2300 	strex	r3, r2, [r1]
 800ffde:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800ffe2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d1d9      	bne.n	800ff9e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d013      	beq.n	801001a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fff6:	4a14      	ldr	r2, [pc, #80]	; (8010048 <HAL_UART_IRQHandler+0x2b8>)
 800fff8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fffe:	4618      	mov	r0, r3
 8010000:	f7f8 ff7a 	bl	8008ef8 <HAL_DMA_Abort_IT>
 8010004:	4603      	mov	r3, r0
 8010006:	2b00      	cmp	r3, #0
 8010008:	d017      	beq.n	801003a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801000e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010010:	687a      	ldr	r2, [r7, #4]
 8010012:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8010014:	4610      	mov	r0, r2
 8010016:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010018:	e00f      	b.n	801003a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801001a:	6878      	ldr	r0, [r7, #4]
 801001c:	f000 fa60 	bl	80104e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010020:	e00b      	b.n	801003a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f000 fa5c 	bl	80104e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010028:	e007      	b.n	801003a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801002a:	6878      	ldr	r0, [r7, #4]
 801002c:	f000 fa58 	bl	80104e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	2200      	movs	r2, #0
 8010034:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8010038:	e23b      	b.n	80104b2 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801003a:	bf00      	nop
    return;
 801003c:	e239      	b.n	80104b2 <HAL_UART_IRQHandler+0x722>
 801003e:	bf00      	nop
 8010040:	10000001 	.word	0x10000001
 8010044:	04000120 	.word	0x04000120
 8010048:	08011855 	.word	0x08011855

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010050:	2b01      	cmp	r3, #1
 8010052:	f040 81ce 	bne.w	80103f2 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8010056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801005a:	f003 0310 	and.w	r3, r3, #16
 801005e:	2b00      	cmp	r3, #0
 8010060:	f000 81c7 	beq.w	80103f2 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8010064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010068:	f003 0310 	and.w	r3, r3, #16
 801006c:	2b00      	cmp	r3, #0
 801006e:	f000 81c0 	beq.w	80103f2 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	2210      	movs	r2, #16
 8010078:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	689b      	ldr	r3, [r3, #8]
 8010080:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010084:	2b40      	cmp	r3, #64	; 0x40
 8010086:	f040 813b 	bne.w	8010300 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	4a8b      	ldr	r2, [pc, #556]	; (80102c0 <HAL_UART_IRQHandler+0x530>)
 8010092:	4293      	cmp	r3, r2
 8010094:	d059      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	4a89      	ldr	r2, [pc, #548]	; (80102c4 <HAL_UART_IRQHandler+0x534>)
 801009e:	4293      	cmp	r3, r2
 80100a0:	d053      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	4a87      	ldr	r2, [pc, #540]	; (80102c8 <HAL_UART_IRQHandler+0x538>)
 80100aa:	4293      	cmp	r3, r2
 80100ac:	d04d      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	4a85      	ldr	r2, [pc, #532]	; (80102cc <HAL_UART_IRQHandler+0x53c>)
 80100b6:	4293      	cmp	r3, r2
 80100b8:	d047      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100be:	681b      	ldr	r3, [r3, #0]
 80100c0:	4a83      	ldr	r2, [pc, #524]	; (80102d0 <HAL_UART_IRQHandler+0x540>)
 80100c2:	4293      	cmp	r3, r2
 80100c4:	d041      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	4a81      	ldr	r2, [pc, #516]	; (80102d4 <HAL_UART_IRQHandler+0x544>)
 80100ce:	4293      	cmp	r3, r2
 80100d0:	d03b      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	4a7f      	ldr	r2, [pc, #508]	; (80102d8 <HAL_UART_IRQHandler+0x548>)
 80100da:	4293      	cmp	r3, r2
 80100dc:	d035      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	4a7d      	ldr	r2, [pc, #500]	; (80102dc <HAL_UART_IRQHandler+0x54c>)
 80100e6:	4293      	cmp	r3, r2
 80100e8:	d02f      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	4a7b      	ldr	r2, [pc, #492]	; (80102e0 <HAL_UART_IRQHandler+0x550>)
 80100f2:	4293      	cmp	r3, r2
 80100f4:	d029      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	4a79      	ldr	r2, [pc, #484]	; (80102e4 <HAL_UART_IRQHandler+0x554>)
 80100fe:	4293      	cmp	r3, r2
 8010100:	d023      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 8010102:	687b      	ldr	r3, [r7, #4]
 8010104:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	4a77      	ldr	r2, [pc, #476]	; (80102e8 <HAL_UART_IRQHandler+0x558>)
 801010a:	4293      	cmp	r3, r2
 801010c:	d01d      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	4a75      	ldr	r2, [pc, #468]	; (80102ec <HAL_UART_IRQHandler+0x55c>)
 8010116:	4293      	cmp	r3, r2
 8010118:	d017      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	4a73      	ldr	r2, [pc, #460]	; (80102f0 <HAL_UART_IRQHandler+0x560>)
 8010122:	4293      	cmp	r3, r2
 8010124:	d011      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	4a71      	ldr	r2, [pc, #452]	; (80102f4 <HAL_UART_IRQHandler+0x564>)
 801012e:	4293      	cmp	r3, r2
 8010130:	d00b      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	4a6f      	ldr	r2, [pc, #444]	; (80102f8 <HAL_UART_IRQHandler+0x568>)
 801013a:	4293      	cmp	r3, r2
 801013c:	d005      	beq.n	801014a <HAL_UART_IRQHandler+0x3ba>
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	4a6d      	ldr	r2, [pc, #436]	; (80102fc <HAL_UART_IRQHandler+0x56c>)
 8010146:	4293      	cmp	r3, r2
 8010148:	d105      	bne.n	8010156 <HAL_UART_IRQHandler+0x3c6>
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801014e:	681b      	ldr	r3, [r3, #0]
 8010150:	685b      	ldr	r3, [r3, #4]
 8010152:	b29b      	uxth	r3, r3
 8010154:	e004      	b.n	8010160 <HAL_UART_IRQHandler+0x3d0>
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	685b      	ldr	r3, [r3, #4]
 801015e:	b29b      	uxth	r3, r3
 8010160:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010164:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8010168:	2b00      	cmp	r3, #0
 801016a:	f000 81a4 	beq.w	80104b6 <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010174:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010178:	429a      	cmp	r2, r3
 801017a:	f080 819c 	bcs.w	80104b6 <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010184:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801018c:	69db      	ldr	r3, [r3, #28]
 801018e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010192:	f000 8086 	beq.w	80102a2 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801019e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80101a2:	e853 3f00 	ldrex	r3, [r3]
 80101a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80101aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80101ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80101b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	461a      	mov	r2, r3
 80101bc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80101c0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80101c4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101c8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80101cc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80101d0:	e841 2300 	strex	r3, r2, [r1]
 80101d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80101d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d1da      	bne.n	8010196 <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	3308      	adds	r3, #8
 80101e6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80101ea:	e853 3f00 	ldrex	r3, [r3]
 80101ee:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80101f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80101f2:	f023 0301 	bic.w	r3, r3, #1
 80101f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	3308      	adds	r3, #8
 8010200:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8010204:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8010208:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801020a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 801020c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010210:	e841 2300 	strex	r3, r2, [r1]
 8010214:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010216:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010218:	2b00      	cmp	r3, #0
 801021a:	d1e1      	bne.n	80101e0 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	3308      	adds	r3, #8
 8010222:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010224:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010226:	e853 3f00 	ldrex	r3, [r3]
 801022a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801022c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801022e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010232:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	3308      	adds	r3, #8
 801023c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8010240:	66fa      	str	r2, [r7, #108]	; 0x6c
 8010242:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010244:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010246:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010248:	e841 2300 	strex	r3, r2, [r1]
 801024c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 801024e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010250:	2b00      	cmp	r3, #0
 8010252:	d1e3      	bne.n	801021c <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	2220      	movs	r2, #32
 8010258:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	2200      	movs	r2, #0
 8010260:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801026a:	e853 3f00 	ldrex	r3, [r3]
 801026e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8010270:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010272:	f023 0310 	bic.w	r3, r3, #16
 8010276:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	461a      	mov	r2, r3
 8010280:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010284:	65bb      	str	r3, [r7, #88]	; 0x58
 8010286:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010288:	6d79      	ldr	r1, [r7, #84]	; 0x54
 801028a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801028c:	e841 2300 	strex	r3, r2, [r1]
 8010290:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010292:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010294:	2b00      	cmp	r3, #0
 8010296:	d1e4      	bne.n	8010262 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801029c:	4618      	mov	r0, r3
 801029e:	f7f8 fb0d 	bl	80088bc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80102ae:	b29b      	uxth	r3, r3
 80102b0:	1ad3      	subs	r3, r2, r3
 80102b2:	b29b      	uxth	r3, r3
 80102b4:	4619      	mov	r1, r3
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	f000 f91c 	bl	80104f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80102bc:	e0fb      	b.n	80104b6 <HAL_UART_IRQHandler+0x726>
 80102be:	bf00      	nop
 80102c0:	40020010 	.word	0x40020010
 80102c4:	40020028 	.word	0x40020028
 80102c8:	40020040 	.word	0x40020040
 80102cc:	40020058 	.word	0x40020058
 80102d0:	40020070 	.word	0x40020070
 80102d4:	40020088 	.word	0x40020088
 80102d8:	400200a0 	.word	0x400200a0
 80102dc:	400200b8 	.word	0x400200b8
 80102e0:	40020410 	.word	0x40020410
 80102e4:	40020428 	.word	0x40020428
 80102e8:	40020440 	.word	0x40020440
 80102ec:	40020458 	.word	0x40020458
 80102f0:	40020470 	.word	0x40020470
 80102f4:	40020488 	.word	0x40020488
 80102f8:	400204a0 	.word	0x400204a0
 80102fc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801030c:	b29b      	uxth	r3, r3
 801030e:	1ad3      	subs	r3, r2, r3
 8010310:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8010314:	687b      	ldr	r3, [r7, #4]
 8010316:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801031a:	b29b      	uxth	r3, r3
 801031c:	2b00      	cmp	r3, #0
 801031e:	f000 80cc 	beq.w	80104ba <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 8010322:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8010326:	2b00      	cmp	r3, #0
 8010328:	f000 80c7 	beq.w	80104ba <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	681b      	ldr	r3, [r3, #0]
 8010330:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010334:	e853 3f00 	ldrex	r3, [r3]
 8010338:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801033a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801033c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010340:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	461a      	mov	r2, r3
 801034a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 801034e:	647b      	str	r3, [r7, #68]	; 0x44
 8010350:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010352:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010354:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010356:	e841 2300 	strex	r3, r2, [r1]
 801035a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801035c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801035e:	2b00      	cmp	r3, #0
 8010360:	d1e4      	bne.n	801032c <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	681b      	ldr	r3, [r3, #0]
 8010366:	3308      	adds	r3, #8
 8010368:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801036a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801036c:	e853 3f00 	ldrex	r3, [r3]
 8010370:	623b      	str	r3, [r7, #32]
   return(result);
 8010372:	6a3a      	ldr	r2, [r7, #32]
 8010374:	4b54      	ldr	r3, [pc, #336]	; (80104c8 <HAL_UART_IRQHandler+0x738>)
 8010376:	4013      	ands	r3, r2
 8010378:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	3308      	adds	r3, #8
 8010382:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8010386:	633a      	str	r2, [r7, #48]	; 0x30
 8010388:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801038a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801038c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801038e:	e841 2300 	strex	r3, r2, [r1]
 8010392:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010396:	2b00      	cmp	r3, #0
 8010398:	d1e3      	bne.n	8010362 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	2220      	movs	r2, #32
 801039e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	2200      	movs	r2, #0
 80103a6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2200      	movs	r2, #0
 80103ac:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	681b      	ldr	r3, [r3, #0]
 80103b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	e853 3f00 	ldrex	r3, [r3]
 80103ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	f023 0310 	bic.w	r3, r3, #16
 80103c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	461a      	mov	r2, r3
 80103cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80103d0:	61fb      	str	r3, [r7, #28]
 80103d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103d4:	69b9      	ldr	r1, [r7, #24]
 80103d6:	69fa      	ldr	r2, [r7, #28]
 80103d8:	e841 2300 	strex	r3, r2, [r1]
 80103dc:	617b      	str	r3, [r7, #20]
   return(result);
 80103de:	697b      	ldr	r3, [r7, #20]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d1e4      	bne.n	80103ae <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80103e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80103e8:	4619      	mov	r1, r3
 80103ea:	6878      	ldr	r0, [r7, #4]
 80103ec:	f000 f882 	bl	80104f4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80103f0:	e063      	b.n	80104ba <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80103f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80103f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d00e      	beq.n	801041c <HAL_UART_IRQHandler+0x68c>
 80103fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010406:	2b00      	cmp	r3, #0
 8010408:	d008      	beq.n	801041c <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010412:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010414:	6878      	ldr	r0, [r7, #4]
 8010416:	f001 febb 	bl	8012190 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801041a:	e051      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801041c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010424:	2b00      	cmp	r3, #0
 8010426:	d014      	beq.n	8010452 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010428:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801042c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010430:	2b00      	cmp	r3, #0
 8010432:	d105      	bne.n	8010440 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010434:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010438:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801043c:	2b00      	cmp	r3, #0
 801043e:	d008      	beq.n	8010452 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010444:	2b00      	cmp	r3, #0
 8010446:	d03a      	beq.n	80104be <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801044c:	6878      	ldr	r0, [r7, #4]
 801044e:	4798      	blx	r3
    }
    return;
 8010450:	e035      	b.n	80104be <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801045a:	2b00      	cmp	r3, #0
 801045c:	d009      	beq.n	8010472 <HAL_UART_IRQHandler+0x6e2>
 801045e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010466:	2b00      	cmp	r3, #0
 8010468:	d003      	beq.n	8010472 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 801046a:	6878      	ldr	r0, [r7, #4]
 801046c:	f001 fa08 	bl	8011880 <UART_EndTransmit_IT>
    return;
 8010470:	e026      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010476:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801047a:	2b00      	cmp	r3, #0
 801047c:	d009      	beq.n	8010492 <HAL_UART_IRQHandler+0x702>
 801047e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010482:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010486:	2b00      	cmp	r3, #0
 8010488:	d003      	beq.n	8010492 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801048a:	6878      	ldr	r0, [r7, #4]
 801048c:	f001 fe94 	bl	80121b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010490:	e016      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010496:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801049a:	2b00      	cmp	r3, #0
 801049c:	d010      	beq.n	80104c0 <HAL_UART_IRQHandler+0x730>
 801049e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	da0c      	bge.n	80104c0 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f001 fe7c 	bl	80121a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80104ac:	e008      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
      return;
 80104ae:	bf00      	nop
 80104b0:	e006      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
    return;
 80104b2:	bf00      	nop
 80104b4:	e004      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
      return;
 80104b6:	bf00      	nop
 80104b8:	e002      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
      return;
 80104ba:	bf00      	nop
 80104bc:	e000      	b.n	80104c0 <HAL_UART_IRQHandler+0x730>
    return;
 80104be:	bf00      	nop
  }
}
 80104c0:	37e8      	adds	r7, #232	; 0xe8
 80104c2:	46bd      	mov	sp, r7
 80104c4:	bd80      	pop	{r7, pc}
 80104c6:	bf00      	nop
 80104c8:	effffffe 	.word	0xeffffffe

080104cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80104cc:	b480      	push	{r7}
 80104ce:	b083      	sub	sp, #12
 80104d0:	af00      	add	r7, sp, #0
 80104d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80104d4:	bf00      	nop
 80104d6:	370c      	adds	r7, #12
 80104d8:	46bd      	mov	sp, r7
 80104da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104de:	4770      	bx	lr

080104e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80104e0:	b480      	push	{r7}
 80104e2:	b083      	sub	sp, #12
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80104e8:	bf00      	nop
 80104ea:	370c      	adds	r7, #12
 80104ec:	46bd      	mov	sp, r7
 80104ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f2:	4770      	bx	lr

080104f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
 80104fc:	460b      	mov	r3, r1
 80104fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010500:	bf00      	nop
 8010502:	370c      	adds	r7, #12
 8010504:	46bd      	mov	sp, r7
 8010506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801050a:	4770      	bx	lr

0801050c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801050c:	b5b0      	push	{r4, r5, r7, lr}
 801050e:	b08e      	sub	sp, #56	; 0x38
 8010510:	af00      	add	r7, sp, #0
 8010512:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010514:	2300      	movs	r3, #0
 8010516:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801051a:	687b      	ldr	r3, [r7, #4]
 801051c:	689a      	ldr	r2, [r3, #8]
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	691b      	ldr	r3, [r3, #16]
 8010522:	431a      	orrs	r2, r3
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	695b      	ldr	r3, [r3, #20]
 8010528:	431a      	orrs	r2, r3
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	69db      	ldr	r3, [r3, #28]
 801052e:	4313      	orrs	r3, r2
 8010530:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	681b      	ldr	r3, [r3, #0]
 8010536:	681a      	ldr	r2, [r3, #0]
 8010538:	4bbf      	ldr	r3, [pc, #764]	; (8010838 <UART_SetConfig+0x32c>)
 801053a:	4013      	ands	r3, r2
 801053c:	687a      	ldr	r2, [r7, #4]
 801053e:	6812      	ldr	r2, [r2, #0]
 8010540:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010542:	430b      	orrs	r3, r1
 8010544:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	685b      	ldr	r3, [r3, #4]
 801054c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	68da      	ldr	r2, [r3, #12]
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	430a      	orrs	r2, r1
 801055a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	699b      	ldr	r3, [r3, #24]
 8010560:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	681b      	ldr	r3, [r3, #0]
 8010566:	4ab5      	ldr	r2, [pc, #724]	; (801083c <UART_SetConfig+0x330>)
 8010568:	4293      	cmp	r3, r2
 801056a:	d004      	beq.n	8010576 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	6a1b      	ldr	r3, [r3, #32]
 8010570:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010572:	4313      	orrs	r3, r2
 8010574:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	689a      	ldr	r2, [r3, #8]
 801057c:	4bb0      	ldr	r3, [pc, #704]	; (8010840 <UART_SetConfig+0x334>)
 801057e:	4013      	ands	r3, r2
 8010580:	687a      	ldr	r2, [r7, #4]
 8010582:	6812      	ldr	r2, [r2, #0]
 8010584:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010586:	430b      	orrs	r3, r1
 8010588:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010590:	f023 010f 	bic.w	r1, r3, #15
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	681b      	ldr	r3, [r3, #0]
 801059c:	430a      	orrs	r2, r1
 801059e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	4aa7      	ldr	r2, [pc, #668]	; (8010844 <UART_SetConfig+0x338>)
 80105a6:	4293      	cmp	r3, r2
 80105a8:	d176      	bne.n	8010698 <UART_SetConfig+0x18c>
 80105aa:	4ba7      	ldr	r3, [pc, #668]	; (8010848 <UART_SetConfig+0x33c>)
 80105ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80105ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80105b2:	2b28      	cmp	r3, #40	; 0x28
 80105b4:	d86c      	bhi.n	8010690 <UART_SetConfig+0x184>
 80105b6:	a201      	add	r2, pc, #4	; (adr r2, 80105bc <UART_SetConfig+0xb0>)
 80105b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105bc:	08010661 	.word	0x08010661
 80105c0:	08010691 	.word	0x08010691
 80105c4:	08010691 	.word	0x08010691
 80105c8:	08010691 	.word	0x08010691
 80105cc:	08010691 	.word	0x08010691
 80105d0:	08010691 	.word	0x08010691
 80105d4:	08010691 	.word	0x08010691
 80105d8:	08010691 	.word	0x08010691
 80105dc:	08010669 	.word	0x08010669
 80105e0:	08010691 	.word	0x08010691
 80105e4:	08010691 	.word	0x08010691
 80105e8:	08010691 	.word	0x08010691
 80105ec:	08010691 	.word	0x08010691
 80105f0:	08010691 	.word	0x08010691
 80105f4:	08010691 	.word	0x08010691
 80105f8:	08010691 	.word	0x08010691
 80105fc:	08010671 	.word	0x08010671
 8010600:	08010691 	.word	0x08010691
 8010604:	08010691 	.word	0x08010691
 8010608:	08010691 	.word	0x08010691
 801060c:	08010691 	.word	0x08010691
 8010610:	08010691 	.word	0x08010691
 8010614:	08010691 	.word	0x08010691
 8010618:	08010691 	.word	0x08010691
 801061c:	08010679 	.word	0x08010679
 8010620:	08010691 	.word	0x08010691
 8010624:	08010691 	.word	0x08010691
 8010628:	08010691 	.word	0x08010691
 801062c:	08010691 	.word	0x08010691
 8010630:	08010691 	.word	0x08010691
 8010634:	08010691 	.word	0x08010691
 8010638:	08010691 	.word	0x08010691
 801063c:	08010681 	.word	0x08010681
 8010640:	08010691 	.word	0x08010691
 8010644:	08010691 	.word	0x08010691
 8010648:	08010691 	.word	0x08010691
 801064c:	08010691 	.word	0x08010691
 8010650:	08010691 	.word	0x08010691
 8010654:	08010691 	.word	0x08010691
 8010658:	08010691 	.word	0x08010691
 801065c:	08010689 	.word	0x08010689
 8010660:	2301      	movs	r3, #1
 8010662:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010666:	e326      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010668:	2304      	movs	r3, #4
 801066a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801066e:	e322      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010670:	2308      	movs	r3, #8
 8010672:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010676:	e31e      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010678:	2310      	movs	r3, #16
 801067a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801067e:	e31a      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010680:	2320      	movs	r3, #32
 8010682:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010686:	e316      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010688:	2340      	movs	r3, #64	; 0x40
 801068a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801068e:	e312      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010690:	2380      	movs	r3, #128	; 0x80
 8010692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010696:	e30e      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	4a6b      	ldr	r2, [pc, #428]	; (801084c <UART_SetConfig+0x340>)
 801069e:	4293      	cmp	r3, r2
 80106a0:	d130      	bne.n	8010704 <UART_SetConfig+0x1f8>
 80106a2:	4b69      	ldr	r3, [pc, #420]	; (8010848 <UART_SetConfig+0x33c>)
 80106a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80106a6:	f003 0307 	and.w	r3, r3, #7
 80106aa:	2b05      	cmp	r3, #5
 80106ac:	d826      	bhi.n	80106fc <UART_SetConfig+0x1f0>
 80106ae:	a201      	add	r2, pc, #4	; (adr r2, 80106b4 <UART_SetConfig+0x1a8>)
 80106b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106b4:	080106cd 	.word	0x080106cd
 80106b8:	080106d5 	.word	0x080106d5
 80106bc:	080106dd 	.word	0x080106dd
 80106c0:	080106e5 	.word	0x080106e5
 80106c4:	080106ed 	.word	0x080106ed
 80106c8:	080106f5 	.word	0x080106f5
 80106cc:	2300      	movs	r3, #0
 80106ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80106d2:	e2f0      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80106d4:	2304      	movs	r3, #4
 80106d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80106da:	e2ec      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80106dc:	2308      	movs	r3, #8
 80106de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80106e2:	e2e8      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80106e4:	2310      	movs	r3, #16
 80106e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80106ea:	e2e4      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80106ec:	2320      	movs	r3, #32
 80106ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80106f2:	e2e0      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80106f4:	2340      	movs	r3, #64	; 0x40
 80106f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80106fa:	e2dc      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80106fc:	2380      	movs	r3, #128	; 0x80
 80106fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010702:	e2d8      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	4a51      	ldr	r2, [pc, #324]	; (8010850 <UART_SetConfig+0x344>)
 801070a:	4293      	cmp	r3, r2
 801070c:	d130      	bne.n	8010770 <UART_SetConfig+0x264>
 801070e:	4b4e      	ldr	r3, [pc, #312]	; (8010848 <UART_SetConfig+0x33c>)
 8010710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010712:	f003 0307 	and.w	r3, r3, #7
 8010716:	2b05      	cmp	r3, #5
 8010718:	d826      	bhi.n	8010768 <UART_SetConfig+0x25c>
 801071a:	a201      	add	r2, pc, #4	; (adr r2, 8010720 <UART_SetConfig+0x214>)
 801071c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010720:	08010739 	.word	0x08010739
 8010724:	08010741 	.word	0x08010741
 8010728:	08010749 	.word	0x08010749
 801072c:	08010751 	.word	0x08010751
 8010730:	08010759 	.word	0x08010759
 8010734:	08010761 	.word	0x08010761
 8010738:	2300      	movs	r3, #0
 801073a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801073e:	e2ba      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010740:	2304      	movs	r3, #4
 8010742:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010746:	e2b6      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010748:	2308      	movs	r3, #8
 801074a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801074e:	e2b2      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010750:	2310      	movs	r3, #16
 8010752:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010756:	e2ae      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010758:	2320      	movs	r3, #32
 801075a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801075e:	e2aa      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010760:	2340      	movs	r3, #64	; 0x40
 8010762:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010766:	e2a6      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010768:	2380      	movs	r3, #128	; 0x80
 801076a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801076e:	e2a2      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	4a37      	ldr	r2, [pc, #220]	; (8010854 <UART_SetConfig+0x348>)
 8010776:	4293      	cmp	r3, r2
 8010778:	d130      	bne.n	80107dc <UART_SetConfig+0x2d0>
 801077a:	4b33      	ldr	r3, [pc, #204]	; (8010848 <UART_SetConfig+0x33c>)
 801077c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801077e:	f003 0307 	and.w	r3, r3, #7
 8010782:	2b05      	cmp	r3, #5
 8010784:	d826      	bhi.n	80107d4 <UART_SetConfig+0x2c8>
 8010786:	a201      	add	r2, pc, #4	; (adr r2, 801078c <UART_SetConfig+0x280>)
 8010788:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801078c:	080107a5 	.word	0x080107a5
 8010790:	080107ad 	.word	0x080107ad
 8010794:	080107b5 	.word	0x080107b5
 8010798:	080107bd 	.word	0x080107bd
 801079c:	080107c5 	.word	0x080107c5
 80107a0:	080107cd 	.word	0x080107cd
 80107a4:	2300      	movs	r3, #0
 80107a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80107aa:	e284      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80107ac:	2304      	movs	r3, #4
 80107ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80107b2:	e280      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80107b4:	2308      	movs	r3, #8
 80107b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80107ba:	e27c      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80107bc:	2310      	movs	r3, #16
 80107be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80107c2:	e278      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80107c4:	2320      	movs	r3, #32
 80107c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80107ca:	e274      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80107cc:	2340      	movs	r3, #64	; 0x40
 80107ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80107d2:	e270      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80107d4:	2380      	movs	r3, #128	; 0x80
 80107d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80107da:	e26c      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	681b      	ldr	r3, [r3, #0]
 80107e0:	4a1d      	ldr	r2, [pc, #116]	; (8010858 <UART_SetConfig+0x34c>)
 80107e2:	4293      	cmp	r3, r2
 80107e4:	d142      	bne.n	801086c <UART_SetConfig+0x360>
 80107e6:	4b18      	ldr	r3, [pc, #96]	; (8010848 <UART_SetConfig+0x33c>)
 80107e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80107ea:	f003 0307 	and.w	r3, r3, #7
 80107ee:	2b05      	cmp	r3, #5
 80107f0:	d838      	bhi.n	8010864 <UART_SetConfig+0x358>
 80107f2:	a201      	add	r2, pc, #4	; (adr r2, 80107f8 <UART_SetConfig+0x2ec>)
 80107f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107f8:	08010811 	.word	0x08010811
 80107fc:	08010819 	.word	0x08010819
 8010800:	08010821 	.word	0x08010821
 8010804:	08010829 	.word	0x08010829
 8010808:	08010831 	.word	0x08010831
 801080c:	0801085d 	.word	0x0801085d
 8010810:	2300      	movs	r3, #0
 8010812:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010816:	e24e      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010818:	2304      	movs	r3, #4
 801081a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801081e:	e24a      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010820:	2308      	movs	r3, #8
 8010822:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010826:	e246      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010828:	2310      	movs	r3, #16
 801082a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801082e:	e242      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010830:	2320      	movs	r3, #32
 8010832:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010836:	e23e      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010838:	cfff69f3 	.word	0xcfff69f3
 801083c:	58000c00 	.word	0x58000c00
 8010840:	11fff4ff 	.word	0x11fff4ff
 8010844:	40011000 	.word	0x40011000
 8010848:	58024400 	.word	0x58024400
 801084c:	40004400 	.word	0x40004400
 8010850:	40004800 	.word	0x40004800
 8010854:	40004c00 	.word	0x40004c00
 8010858:	40005000 	.word	0x40005000
 801085c:	2340      	movs	r3, #64	; 0x40
 801085e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010862:	e228      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010864:	2380      	movs	r3, #128	; 0x80
 8010866:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801086a:	e224      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	4ab1      	ldr	r2, [pc, #708]	; (8010b38 <UART_SetConfig+0x62c>)
 8010872:	4293      	cmp	r3, r2
 8010874:	d176      	bne.n	8010964 <UART_SetConfig+0x458>
 8010876:	4bb1      	ldr	r3, [pc, #708]	; (8010b3c <UART_SetConfig+0x630>)
 8010878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801087a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801087e:	2b28      	cmp	r3, #40	; 0x28
 8010880:	d86c      	bhi.n	801095c <UART_SetConfig+0x450>
 8010882:	a201      	add	r2, pc, #4	; (adr r2, 8010888 <UART_SetConfig+0x37c>)
 8010884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010888:	0801092d 	.word	0x0801092d
 801088c:	0801095d 	.word	0x0801095d
 8010890:	0801095d 	.word	0x0801095d
 8010894:	0801095d 	.word	0x0801095d
 8010898:	0801095d 	.word	0x0801095d
 801089c:	0801095d 	.word	0x0801095d
 80108a0:	0801095d 	.word	0x0801095d
 80108a4:	0801095d 	.word	0x0801095d
 80108a8:	08010935 	.word	0x08010935
 80108ac:	0801095d 	.word	0x0801095d
 80108b0:	0801095d 	.word	0x0801095d
 80108b4:	0801095d 	.word	0x0801095d
 80108b8:	0801095d 	.word	0x0801095d
 80108bc:	0801095d 	.word	0x0801095d
 80108c0:	0801095d 	.word	0x0801095d
 80108c4:	0801095d 	.word	0x0801095d
 80108c8:	0801093d 	.word	0x0801093d
 80108cc:	0801095d 	.word	0x0801095d
 80108d0:	0801095d 	.word	0x0801095d
 80108d4:	0801095d 	.word	0x0801095d
 80108d8:	0801095d 	.word	0x0801095d
 80108dc:	0801095d 	.word	0x0801095d
 80108e0:	0801095d 	.word	0x0801095d
 80108e4:	0801095d 	.word	0x0801095d
 80108e8:	08010945 	.word	0x08010945
 80108ec:	0801095d 	.word	0x0801095d
 80108f0:	0801095d 	.word	0x0801095d
 80108f4:	0801095d 	.word	0x0801095d
 80108f8:	0801095d 	.word	0x0801095d
 80108fc:	0801095d 	.word	0x0801095d
 8010900:	0801095d 	.word	0x0801095d
 8010904:	0801095d 	.word	0x0801095d
 8010908:	0801094d 	.word	0x0801094d
 801090c:	0801095d 	.word	0x0801095d
 8010910:	0801095d 	.word	0x0801095d
 8010914:	0801095d 	.word	0x0801095d
 8010918:	0801095d 	.word	0x0801095d
 801091c:	0801095d 	.word	0x0801095d
 8010920:	0801095d 	.word	0x0801095d
 8010924:	0801095d 	.word	0x0801095d
 8010928:	08010955 	.word	0x08010955
 801092c:	2301      	movs	r3, #1
 801092e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010932:	e1c0      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010934:	2304      	movs	r3, #4
 8010936:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801093a:	e1bc      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 801093c:	2308      	movs	r3, #8
 801093e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010942:	e1b8      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010944:	2310      	movs	r3, #16
 8010946:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801094a:	e1b4      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 801094c:	2320      	movs	r3, #32
 801094e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010952:	e1b0      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010954:	2340      	movs	r3, #64	; 0x40
 8010956:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801095a:	e1ac      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 801095c:	2380      	movs	r3, #128	; 0x80
 801095e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010962:	e1a8      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	4a75      	ldr	r2, [pc, #468]	; (8010b40 <UART_SetConfig+0x634>)
 801096a:	4293      	cmp	r3, r2
 801096c:	d130      	bne.n	80109d0 <UART_SetConfig+0x4c4>
 801096e:	4b73      	ldr	r3, [pc, #460]	; (8010b3c <UART_SetConfig+0x630>)
 8010970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010972:	f003 0307 	and.w	r3, r3, #7
 8010976:	2b05      	cmp	r3, #5
 8010978:	d826      	bhi.n	80109c8 <UART_SetConfig+0x4bc>
 801097a:	a201      	add	r2, pc, #4	; (adr r2, 8010980 <UART_SetConfig+0x474>)
 801097c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010980:	08010999 	.word	0x08010999
 8010984:	080109a1 	.word	0x080109a1
 8010988:	080109a9 	.word	0x080109a9
 801098c:	080109b1 	.word	0x080109b1
 8010990:	080109b9 	.word	0x080109b9
 8010994:	080109c1 	.word	0x080109c1
 8010998:	2300      	movs	r3, #0
 801099a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801099e:	e18a      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80109a0:	2304      	movs	r3, #4
 80109a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109a6:	e186      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80109a8:	2308      	movs	r3, #8
 80109aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109ae:	e182      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80109b0:	2310      	movs	r3, #16
 80109b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109b6:	e17e      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80109b8:	2320      	movs	r3, #32
 80109ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109be:	e17a      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80109c0:	2340      	movs	r3, #64	; 0x40
 80109c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109c6:	e176      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80109c8:	2380      	movs	r3, #128	; 0x80
 80109ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80109ce:	e172      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	4a5b      	ldr	r2, [pc, #364]	; (8010b44 <UART_SetConfig+0x638>)
 80109d6:	4293      	cmp	r3, r2
 80109d8:	d130      	bne.n	8010a3c <UART_SetConfig+0x530>
 80109da:	4b58      	ldr	r3, [pc, #352]	; (8010b3c <UART_SetConfig+0x630>)
 80109dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109de:	f003 0307 	and.w	r3, r3, #7
 80109e2:	2b05      	cmp	r3, #5
 80109e4:	d826      	bhi.n	8010a34 <UART_SetConfig+0x528>
 80109e6:	a201      	add	r2, pc, #4	; (adr r2, 80109ec <UART_SetConfig+0x4e0>)
 80109e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109ec:	08010a05 	.word	0x08010a05
 80109f0:	08010a0d 	.word	0x08010a0d
 80109f4:	08010a15 	.word	0x08010a15
 80109f8:	08010a1d 	.word	0x08010a1d
 80109fc:	08010a25 	.word	0x08010a25
 8010a00:	08010a2d 	.word	0x08010a2d
 8010a04:	2300      	movs	r3, #0
 8010a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a0a:	e154      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010a0c:	2304      	movs	r3, #4
 8010a0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a12:	e150      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010a14:	2308      	movs	r3, #8
 8010a16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a1a:	e14c      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010a1c:	2310      	movs	r3, #16
 8010a1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a22:	e148      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010a24:	2320      	movs	r3, #32
 8010a26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a2a:	e144      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010a2c:	2340      	movs	r3, #64	; 0x40
 8010a2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a32:	e140      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010a34:	2380      	movs	r3, #128	; 0x80
 8010a36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010a3a:	e13c      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	4a41      	ldr	r2, [pc, #260]	; (8010b48 <UART_SetConfig+0x63c>)
 8010a42:	4293      	cmp	r3, r2
 8010a44:	f040 8082 	bne.w	8010b4c <UART_SetConfig+0x640>
 8010a48:	4b3c      	ldr	r3, [pc, #240]	; (8010b3c <UART_SetConfig+0x630>)
 8010a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a4c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010a50:	2b28      	cmp	r3, #40	; 0x28
 8010a52:	d86d      	bhi.n	8010b30 <UART_SetConfig+0x624>
 8010a54:	a201      	add	r2, pc, #4	; (adr r2, 8010a5c <UART_SetConfig+0x550>)
 8010a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a5a:	bf00      	nop
 8010a5c:	08010b01 	.word	0x08010b01
 8010a60:	08010b31 	.word	0x08010b31
 8010a64:	08010b31 	.word	0x08010b31
 8010a68:	08010b31 	.word	0x08010b31
 8010a6c:	08010b31 	.word	0x08010b31
 8010a70:	08010b31 	.word	0x08010b31
 8010a74:	08010b31 	.word	0x08010b31
 8010a78:	08010b31 	.word	0x08010b31
 8010a7c:	08010b09 	.word	0x08010b09
 8010a80:	08010b31 	.word	0x08010b31
 8010a84:	08010b31 	.word	0x08010b31
 8010a88:	08010b31 	.word	0x08010b31
 8010a8c:	08010b31 	.word	0x08010b31
 8010a90:	08010b31 	.word	0x08010b31
 8010a94:	08010b31 	.word	0x08010b31
 8010a98:	08010b31 	.word	0x08010b31
 8010a9c:	08010b11 	.word	0x08010b11
 8010aa0:	08010b31 	.word	0x08010b31
 8010aa4:	08010b31 	.word	0x08010b31
 8010aa8:	08010b31 	.word	0x08010b31
 8010aac:	08010b31 	.word	0x08010b31
 8010ab0:	08010b31 	.word	0x08010b31
 8010ab4:	08010b31 	.word	0x08010b31
 8010ab8:	08010b31 	.word	0x08010b31
 8010abc:	08010b19 	.word	0x08010b19
 8010ac0:	08010b31 	.word	0x08010b31
 8010ac4:	08010b31 	.word	0x08010b31
 8010ac8:	08010b31 	.word	0x08010b31
 8010acc:	08010b31 	.word	0x08010b31
 8010ad0:	08010b31 	.word	0x08010b31
 8010ad4:	08010b31 	.word	0x08010b31
 8010ad8:	08010b31 	.word	0x08010b31
 8010adc:	08010b21 	.word	0x08010b21
 8010ae0:	08010b31 	.word	0x08010b31
 8010ae4:	08010b31 	.word	0x08010b31
 8010ae8:	08010b31 	.word	0x08010b31
 8010aec:	08010b31 	.word	0x08010b31
 8010af0:	08010b31 	.word	0x08010b31
 8010af4:	08010b31 	.word	0x08010b31
 8010af8:	08010b31 	.word	0x08010b31
 8010afc:	08010b29 	.word	0x08010b29
 8010b00:	2301      	movs	r3, #1
 8010b02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b06:	e0d6      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010b08:	2304      	movs	r3, #4
 8010b0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b0e:	e0d2      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010b10:	2308      	movs	r3, #8
 8010b12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b16:	e0ce      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010b18:	2310      	movs	r3, #16
 8010b1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b1e:	e0ca      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010b20:	2320      	movs	r3, #32
 8010b22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b26:	e0c6      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010b28:	2340      	movs	r3, #64	; 0x40
 8010b2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b2e:	e0c2      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010b30:	2380      	movs	r3, #128	; 0x80
 8010b32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010b36:	e0be      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010b38:	40011400 	.word	0x40011400
 8010b3c:	58024400 	.word	0x58024400
 8010b40:	40007800 	.word	0x40007800
 8010b44:	40007c00 	.word	0x40007c00
 8010b48:	40011800 	.word	0x40011800
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	4aad      	ldr	r2, [pc, #692]	; (8010e08 <UART_SetConfig+0x8fc>)
 8010b52:	4293      	cmp	r3, r2
 8010b54:	d176      	bne.n	8010c44 <UART_SetConfig+0x738>
 8010b56:	4bad      	ldr	r3, [pc, #692]	; (8010e0c <UART_SetConfig+0x900>)
 8010b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b5a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010b5e:	2b28      	cmp	r3, #40	; 0x28
 8010b60:	d86c      	bhi.n	8010c3c <UART_SetConfig+0x730>
 8010b62:	a201      	add	r2, pc, #4	; (adr r2, 8010b68 <UART_SetConfig+0x65c>)
 8010b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b68:	08010c0d 	.word	0x08010c0d
 8010b6c:	08010c3d 	.word	0x08010c3d
 8010b70:	08010c3d 	.word	0x08010c3d
 8010b74:	08010c3d 	.word	0x08010c3d
 8010b78:	08010c3d 	.word	0x08010c3d
 8010b7c:	08010c3d 	.word	0x08010c3d
 8010b80:	08010c3d 	.word	0x08010c3d
 8010b84:	08010c3d 	.word	0x08010c3d
 8010b88:	08010c15 	.word	0x08010c15
 8010b8c:	08010c3d 	.word	0x08010c3d
 8010b90:	08010c3d 	.word	0x08010c3d
 8010b94:	08010c3d 	.word	0x08010c3d
 8010b98:	08010c3d 	.word	0x08010c3d
 8010b9c:	08010c3d 	.word	0x08010c3d
 8010ba0:	08010c3d 	.word	0x08010c3d
 8010ba4:	08010c3d 	.word	0x08010c3d
 8010ba8:	08010c1d 	.word	0x08010c1d
 8010bac:	08010c3d 	.word	0x08010c3d
 8010bb0:	08010c3d 	.word	0x08010c3d
 8010bb4:	08010c3d 	.word	0x08010c3d
 8010bb8:	08010c3d 	.word	0x08010c3d
 8010bbc:	08010c3d 	.word	0x08010c3d
 8010bc0:	08010c3d 	.word	0x08010c3d
 8010bc4:	08010c3d 	.word	0x08010c3d
 8010bc8:	08010c25 	.word	0x08010c25
 8010bcc:	08010c3d 	.word	0x08010c3d
 8010bd0:	08010c3d 	.word	0x08010c3d
 8010bd4:	08010c3d 	.word	0x08010c3d
 8010bd8:	08010c3d 	.word	0x08010c3d
 8010bdc:	08010c3d 	.word	0x08010c3d
 8010be0:	08010c3d 	.word	0x08010c3d
 8010be4:	08010c3d 	.word	0x08010c3d
 8010be8:	08010c2d 	.word	0x08010c2d
 8010bec:	08010c3d 	.word	0x08010c3d
 8010bf0:	08010c3d 	.word	0x08010c3d
 8010bf4:	08010c3d 	.word	0x08010c3d
 8010bf8:	08010c3d 	.word	0x08010c3d
 8010bfc:	08010c3d 	.word	0x08010c3d
 8010c00:	08010c3d 	.word	0x08010c3d
 8010c04:	08010c3d 	.word	0x08010c3d
 8010c08:	08010c35 	.word	0x08010c35
 8010c0c:	2301      	movs	r3, #1
 8010c0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c12:	e050      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c14:	2304      	movs	r3, #4
 8010c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c1a:	e04c      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c1c:	2308      	movs	r3, #8
 8010c1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c22:	e048      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c24:	2310      	movs	r3, #16
 8010c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c2a:	e044      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c2c:	2320      	movs	r3, #32
 8010c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c32:	e040      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c34:	2340      	movs	r3, #64	; 0x40
 8010c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c3a:	e03c      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c3c:	2380      	movs	r3, #128	; 0x80
 8010c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c42:	e038      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c44:	687b      	ldr	r3, [r7, #4]
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	4a71      	ldr	r2, [pc, #452]	; (8010e10 <UART_SetConfig+0x904>)
 8010c4a:	4293      	cmp	r3, r2
 8010c4c:	d130      	bne.n	8010cb0 <UART_SetConfig+0x7a4>
 8010c4e:	4b6f      	ldr	r3, [pc, #444]	; (8010e0c <UART_SetConfig+0x900>)
 8010c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010c52:	f003 0307 	and.w	r3, r3, #7
 8010c56:	2b05      	cmp	r3, #5
 8010c58:	d826      	bhi.n	8010ca8 <UART_SetConfig+0x79c>
 8010c5a:	a201      	add	r2, pc, #4	; (adr r2, 8010c60 <UART_SetConfig+0x754>)
 8010c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c60:	08010c79 	.word	0x08010c79
 8010c64:	08010c81 	.word	0x08010c81
 8010c68:	08010c89 	.word	0x08010c89
 8010c6c:	08010c91 	.word	0x08010c91
 8010c70:	08010c99 	.word	0x08010c99
 8010c74:	08010ca1 	.word	0x08010ca1
 8010c78:	2302      	movs	r3, #2
 8010c7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c7e:	e01a      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c80:	2304      	movs	r3, #4
 8010c82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c86:	e016      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c88:	2308      	movs	r3, #8
 8010c8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c8e:	e012      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c90:	2310      	movs	r3, #16
 8010c92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c96:	e00e      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010c98:	2320      	movs	r3, #32
 8010c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010c9e:	e00a      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010ca0:	2340      	movs	r3, #64	; 0x40
 8010ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010ca6:	e006      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010ca8:	2380      	movs	r3, #128	; 0x80
 8010caa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010cae:	e002      	b.n	8010cb6 <UART_SetConfig+0x7aa>
 8010cb0:	2380      	movs	r3, #128	; 0x80
 8010cb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	4a55      	ldr	r2, [pc, #340]	; (8010e10 <UART_SetConfig+0x904>)
 8010cbc:	4293      	cmp	r3, r2
 8010cbe:	f040 80f0 	bne.w	8010ea2 <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010cc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010cc6:	2b20      	cmp	r3, #32
 8010cc8:	dc46      	bgt.n	8010d58 <UART_SetConfig+0x84c>
 8010cca:	2b02      	cmp	r3, #2
 8010ccc:	db75      	blt.n	8010dba <UART_SetConfig+0x8ae>
 8010cce:	3b02      	subs	r3, #2
 8010cd0:	2b1e      	cmp	r3, #30
 8010cd2:	d872      	bhi.n	8010dba <UART_SetConfig+0x8ae>
 8010cd4:	a201      	add	r2, pc, #4	; (adr r2, 8010cdc <UART_SetConfig+0x7d0>)
 8010cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cda:	bf00      	nop
 8010cdc:	08010d5f 	.word	0x08010d5f
 8010ce0:	08010dbb 	.word	0x08010dbb
 8010ce4:	08010d67 	.word	0x08010d67
 8010ce8:	08010dbb 	.word	0x08010dbb
 8010cec:	08010dbb 	.word	0x08010dbb
 8010cf0:	08010dbb 	.word	0x08010dbb
 8010cf4:	08010d77 	.word	0x08010d77
 8010cf8:	08010dbb 	.word	0x08010dbb
 8010cfc:	08010dbb 	.word	0x08010dbb
 8010d00:	08010dbb 	.word	0x08010dbb
 8010d04:	08010dbb 	.word	0x08010dbb
 8010d08:	08010dbb 	.word	0x08010dbb
 8010d0c:	08010dbb 	.word	0x08010dbb
 8010d10:	08010dbb 	.word	0x08010dbb
 8010d14:	08010d87 	.word	0x08010d87
 8010d18:	08010dbb 	.word	0x08010dbb
 8010d1c:	08010dbb 	.word	0x08010dbb
 8010d20:	08010dbb 	.word	0x08010dbb
 8010d24:	08010dbb 	.word	0x08010dbb
 8010d28:	08010dbb 	.word	0x08010dbb
 8010d2c:	08010dbb 	.word	0x08010dbb
 8010d30:	08010dbb 	.word	0x08010dbb
 8010d34:	08010dbb 	.word	0x08010dbb
 8010d38:	08010dbb 	.word	0x08010dbb
 8010d3c:	08010dbb 	.word	0x08010dbb
 8010d40:	08010dbb 	.word	0x08010dbb
 8010d44:	08010dbb 	.word	0x08010dbb
 8010d48:	08010dbb 	.word	0x08010dbb
 8010d4c:	08010dbb 	.word	0x08010dbb
 8010d50:	08010dbb 	.word	0x08010dbb
 8010d54:	08010dad 	.word	0x08010dad
 8010d58:	2b40      	cmp	r3, #64	; 0x40
 8010d5a:	d02a      	beq.n	8010db2 <UART_SetConfig+0x8a6>
 8010d5c:	e02d      	b.n	8010dba <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010d5e:	f7fc fb8d 	bl	800d47c <HAL_RCCEx_GetD3PCLK1Freq>
 8010d62:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010d64:	e02f      	b.n	8010dc6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010d66:	f107 0314 	add.w	r3, r7, #20
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	f7fc fb9c 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010d70:	69bb      	ldr	r3, [r7, #24]
 8010d72:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010d74:	e027      	b.n	8010dc6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010d76:	f107 0308 	add.w	r3, r7, #8
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	f7fc fce8 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010d84:	e01f      	b.n	8010dc6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010d86:	4b21      	ldr	r3, [pc, #132]	; (8010e0c <UART_SetConfig+0x900>)
 8010d88:	681b      	ldr	r3, [r3, #0]
 8010d8a:	f003 0320 	and.w	r3, r3, #32
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d009      	beq.n	8010da6 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010d92:	4b1e      	ldr	r3, [pc, #120]	; (8010e0c <UART_SetConfig+0x900>)
 8010d94:	681b      	ldr	r3, [r3, #0]
 8010d96:	08db      	lsrs	r3, r3, #3
 8010d98:	f003 0303 	and.w	r3, r3, #3
 8010d9c:	4a1d      	ldr	r2, [pc, #116]	; (8010e14 <UART_SetConfig+0x908>)
 8010d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8010da2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010da4:	e00f      	b.n	8010dc6 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8010da6:	4b1b      	ldr	r3, [pc, #108]	; (8010e14 <UART_SetConfig+0x908>)
 8010da8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010daa:	e00c      	b.n	8010dc6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010dac:	4b1a      	ldr	r3, [pc, #104]	; (8010e18 <UART_SetConfig+0x90c>)
 8010dae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010db0:	e009      	b.n	8010dc6 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010db6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010db8:	e005      	b.n	8010dc6 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8010dba:	2300      	movs	r3, #0
 8010dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8010dbe:	2301      	movs	r3, #1
 8010dc0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8010dc4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	f000 81e6 	beq.w	801119a <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010dd2:	4a12      	ldr	r2, [pc, #72]	; (8010e1c <UART_SetConfig+0x910>)
 8010dd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010dd8:	461a      	mov	r2, r3
 8010dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ddc:	fbb3 f3f2 	udiv	r3, r3, r2
 8010de0:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	685a      	ldr	r2, [r3, #4]
 8010de6:	4613      	mov	r3, r2
 8010de8:	005b      	lsls	r3, r3, #1
 8010dea:	4413      	add	r3, r2
 8010dec:	6a3a      	ldr	r2, [r7, #32]
 8010dee:	429a      	cmp	r2, r3
 8010df0:	d305      	bcc.n	8010dfe <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	685b      	ldr	r3, [r3, #4]
 8010df6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010df8:	6a3a      	ldr	r2, [r7, #32]
 8010dfa:	429a      	cmp	r2, r3
 8010dfc:	d910      	bls.n	8010e20 <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8010dfe:	2301      	movs	r3, #1
 8010e00:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8010e04:	e1c9      	b.n	801119a <UART_SetConfig+0xc8e>
 8010e06:	bf00      	nop
 8010e08:	40011c00 	.word	0x40011c00
 8010e0c:	58024400 	.word	0x58024400
 8010e10:	58000c00 	.word	0x58000c00
 8010e14:	03d09000 	.word	0x03d09000
 8010e18:	003d0900 	.word	0x003d0900
 8010e1c:	08016c84 	.word	0x08016c84
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010e20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010e22:	4618      	mov	r0, r3
 8010e24:	f04f 0100 	mov.w	r1, #0
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e2c:	4ac1      	ldr	r2, [pc, #772]	; (8011134 <UART_SetConfig+0xc28>)
 8010e2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010e32:	b29a      	uxth	r2, r3
 8010e34:	f04f 0300 	mov.w	r3, #0
 8010e38:	f7ef fc7e 	bl	8000738 <__aeabi_uldivmod>
 8010e3c:	4602      	mov	r2, r0
 8010e3e:	460b      	mov	r3, r1
 8010e40:	4610      	mov	r0, r2
 8010e42:	4619      	mov	r1, r3
 8010e44:	f04f 0200 	mov.w	r2, #0
 8010e48:	f04f 0300 	mov.w	r3, #0
 8010e4c:	020b      	lsls	r3, r1, #8
 8010e4e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010e52:	0202      	lsls	r2, r0, #8
 8010e54:	6879      	ldr	r1, [r7, #4]
 8010e56:	6849      	ldr	r1, [r1, #4]
 8010e58:	0849      	lsrs	r1, r1, #1
 8010e5a:	4608      	mov	r0, r1
 8010e5c:	f04f 0100 	mov.w	r1, #0
 8010e60:	1814      	adds	r4, r2, r0
 8010e62:	eb43 0501 	adc.w	r5, r3, r1
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	685b      	ldr	r3, [r3, #4]
 8010e6a:	461a      	mov	r2, r3
 8010e6c:	f04f 0300 	mov.w	r3, #0
 8010e70:	4620      	mov	r0, r4
 8010e72:	4629      	mov	r1, r5
 8010e74:	f7ef fc60 	bl	8000738 <__aeabi_uldivmod>
 8010e78:	4602      	mov	r2, r0
 8010e7a:	460b      	mov	r3, r1
 8010e7c:	4613      	mov	r3, r2
 8010e7e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010e86:	d308      	bcc.n	8010e9a <UART_SetConfig+0x98e>
 8010e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010e8e:	d204      	bcs.n	8010e9a <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010e96:	60da      	str	r2, [r3, #12]
 8010e98:	e17f      	b.n	801119a <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8010e9a:	2301      	movs	r3, #1
 8010e9c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8010ea0:	e17b      	b.n	801119a <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	69db      	ldr	r3, [r3, #28]
 8010ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010eaa:	f040 80bd 	bne.w	8011028 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8010eae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010eb2:	2b20      	cmp	r3, #32
 8010eb4:	dc48      	bgt.n	8010f48 <UART_SetConfig+0xa3c>
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	db7b      	blt.n	8010fb2 <UART_SetConfig+0xaa6>
 8010eba:	2b20      	cmp	r3, #32
 8010ebc:	d879      	bhi.n	8010fb2 <UART_SetConfig+0xaa6>
 8010ebe:	a201      	add	r2, pc, #4	; (adr r2, 8010ec4 <UART_SetConfig+0x9b8>)
 8010ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ec4:	08010f4f 	.word	0x08010f4f
 8010ec8:	08010f57 	.word	0x08010f57
 8010ecc:	08010fb3 	.word	0x08010fb3
 8010ed0:	08010fb3 	.word	0x08010fb3
 8010ed4:	08010f5f 	.word	0x08010f5f
 8010ed8:	08010fb3 	.word	0x08010fb3
 8010edc:	08010fb3 	.word	0x08010fb3
 8010ee0:	08010fb3 	.word	0x08010fb3
 8010ee4:	08010f6f 	.word	0x08010f6f
 8010ee8:	08010fb3 	.word	0x08010fb3
 8010eec:	08010fb3 	.word	0x08010fb3
 8010ef0:	08010fb3 	.word	0x08010fb3
 8010ef4:	08010fb3 	.word	0x08010fb3
 8010ef8:	08010fb3 	.word	0x08010fb3
 8010efc:	08010fb3 	.word	0x08010fb3
 8010f00:	08010fb3 	.word	0x08010fb3
 8010f04:	08010f7f 	.word	0x08010f7f
 8010f08:	08010fb3 	.word	0x08010fb3
 8010f0c:	08010fb3 	.word	0x08010fb3
 8010f10:	08010fb3 	.word	0x08010fb3
 8010f14:	08010fb3 	.word	0x08010fb3
 8010f18:	08010fb3 	.word	0x08010fb3
 8010f1c:	08010fb3 	.word	0x08010fb3
 8010f20:	08010fb3 	.word	0x08010fb3
 8010f24:	08010fb3 	.word	0x08010fb3
 8010f28:	08010fb3 	.word	0x08010fb3
 8010f2c:	08010fb3 	.word	0x08010fb3
 8010f30:	08010fb3 	.word	0x08010fb3
 8010f34:	08010fb3 	.word	0x08010fb3
 8010f38:	08010fb3 	.word	0x08010fb3
 8010f3c:	08010fb3 	.word	0x08010fb3
 8010f40:	08010fb3 	.word	0x08010fb3
 8010f44:	08010fa5 	.word	0x08010fa5
 8010f48:	2b40      	cmp	r3, #64	; 0x40
 8010f4a:	d02e      	beq.n	8010faa <UART_SetConfig+0xa9e>
 8010f4c:	e031      	b.n	8010fb2 <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010f4e:	f7fa ff4b 	bl	800bde8 <HAL_RCC_GetPCLK1Freq>
 8010f52:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010f54:	e033      	b.n	8010fbe <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010f56:	f7fa ff5d 	bl	800be14 <HAL_RCC_GetPCLK2Freq>
 8010f5a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010f5c:	e02f      	b.n	8010fbe <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f5e:	f107 0314 	add.w	r3, r7, #20
 8010f62:	4618      	mov	r0, r3
 8010f64:	f7fc faa0 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010f68:	69bb      	ldr	r3, [r7, #24]
 8010f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010f6c:	e027      	b.n	8010fbe <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f6e:	f107 0308 	add.w	r3, r7, #8
 8010f72:	4618      	mov	r0, r3
 8010f74:	f7fc fbec 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010f78:	68fb      	ldr	r3, [r7, #12]
 8010f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010f7c:	e01f      	b.n	8010fbe <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010f7e:	4b6e      	ldr	r3, [pc, #440]	; (8011138 <UART_SetConfig+0xc2c>)
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	f003 0320 	and.w	r3, r3, #32
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d009      	beq.n	8010f9e <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010f8a:	4b6b      	ldr	r3, [pc, #428]	; (8011138 <UART_SetConfig+0xc2c>)
 8010f8c:	681b      	ldr	r3, [r3, #0]
 8010f8e:	08db      	lsrs	r3, r3, #3
 8010f90:	f003 0303 	and.w	r3, r3, #3
 8010f94:	4a69      	ldr	r2, [pc, #420]	; (801113c <UART_SetConfig+0xc30>)
 8010f96:	fa22 f303 	lsr.w	r3, r2, r3
 8010f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010f9c:	e00f      	b.n	8010fbe <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8010f9e:	4b67      	ldr	r3, [pc, #412]	; (801113c <UART_SetConfig+0xc30>)
 8010fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010fa2:	e00c      	b.n	8010fbe <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010fa4:	4b66      	ldr	r3, [pc, #408]	; (8011140 <UART_SetConfig+0xc34>)
 8010fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010fa8:	e009      	b.n	8010fbe <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010faa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010fae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010fb0:	e005      	b.n	8010fbe <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8010fb6:	2301      	movs	r3, #1
 8010fb8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8010fbc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	f000 80ea 	beq.w	801119a <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fca:	4a5a      	ldr	r2, [pc, #360]	; (8011134 <UART_SetConfig+0xc28>)
 8010fcc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010fd0:	461a      	mov	r2, r3
 8010fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010fd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8010fd8:	005a      	lsls	r2, r3, #1
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	685b      	ldr	r3, [r3, #4]
 8010fde:	085b      	lsrs	r3, r3, #1
 8010fe0:	441a      	add	r2, r3
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	685b      	ldr	r3, [r3, #4]
 8010fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8010fea:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010fee:	2b0f      	cmp	r3, #15
 8010ff0:	d916      	bls.n	8011020 <UART_SetConfig+0xb14>
 8010ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010ff8:	d212      	bcs.n	8011020 <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ffc:	b29b      	uxth	r3, r3
 8010ffe:	f023 030f 	bic.w	r3, r3, #15
 8011002:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011006:	085b      	lsrs	r3, r3, #1
 8011008:	b29b      	uxth	r3, r3
 801100a:	f003 0307 	and.w	r3, r3, #7
 801100e:	b29a      	uxth	r2, r3
 8011010:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8011012:	4313      	orrs	r3, r2
 8011014:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	681b      	ldr	r3, [r3, #0]
 801101a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801101c:	60da      	str	r2, [r3, #12]
 801101e:	e0bc      	b.n	801119a <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8011020:	2301      	movs	r3, #1
 8011022:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8011026:	e0b8      	b.n	801119a <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011028:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801102c:	2b20      	cmp	r3, #32
 801102e:	dc4b      	bgt.n	80110c8 <UART_SetConfig+0xbbc>
 8011030:	2b00      	cmp	r3, #0
 8011032:	f2c0 8087 	blt.w	8011144 <UART_SetConfig+0xc38>
 8011036:	2b20      	cmp	r3, #32
 8011038:	f200 8084 	bhi.w	8011144 <UART_SetConfig+0xc38>
 801103c:	a201      	add	r2, pc, #4	; (adr r2, 8011044 <UART_SetConfig+0xb38>)
 801103e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011042:	bf00      	nop
 8011044:	080110cf 	.word	0x080110cf
 8011048:	080110d7 	.word	0x080110d7
 801104c:	08011145 	.word	0x08011145
 8011050:	08011145 	.word	0x08011145
 8011054:	080110df 	.word	0x080110df
 8011058:	08011145 	.word	0x08011145
 801105c:	08011145 	.word	0x08011145
 8011060:	08011145 	.word	0x08011145
 8011064:	080110ef 	.word	0x080110ef
 8011068:	08011145 	.word	0x08011145
 801106c:	08011145 	.word	0x08011145
 8011070:	08011145 	.word	0x08011145
 8011074:	08011145 	.word	0x08011145
 8011078:	08011145 	.word	0x08011145
 801107c:	08011145 	.word	0x08011145
 8011080:	08011145 	.word	0x08011145
 8011084:	080110ff 	.word	0x080110ff
 8011088:	08011145 	.word	0x08011145
 801108c:	08011145 	.word	0x08011145
 8011090:	08011145 	.word	0x08011145
 8011094:	08011145 	.word	0x08011145
 8011098:	08011145 	.word	0x08011145
 801109c:	08011145 	.word	0x08011145
 80110a0:	08011145 	.word	0x08011145
 80110a4:	08011145 	.word	0x08011145
 80110a8:	08011145 	.word	0x08011145
 80110ac:	08011145 	.word	0x08011145
 80110b0:	08011145 	.word	0x08011145
 80110b4:	08011145 	.word	0x08011145
 80110b8:	08011145 	.word	0x08011145
 80110bc:	08011145 	.word	0x08011145
 80110c0:	08011145 	.word	0x08011145
 80110c4:	08011125 	.word	0x08011125
 80110c8:	2b40      	cmp	r3, #64	; 0x40
 80110ca:	d02e      	beq.n	801112a <UART_SetConfig+0xc1e>
 80110cc:	e03a      	b.n	8011144 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80110ce:	f7fa fe8b 	bl	800bde8 <HAL_RCC_GetPCLK1Freq>
 80110d2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80110d4:	e03c      	b.n	8011150 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80110d6:	f7fa fe9d 	bl	800be14 <HAL_RCC_GetPCLK2Freq>
 80110da:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80110dc:	e038      	b.n	8011150 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80110de:	f107 0314 	add.w	r3, r7, #20
 80110e2:	4618      	mov	r0, r3
 80110e4:	f7fc f9e0 	bl	800d4a8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80110e8:	69bb      	ldr	r3, [r7, #24]
 80110ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80110ec:	e030      	b.n	8011150 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80110ee:	f107 0308 	add.w	r3, r7, #8
 80110f2:	4618      	mov	r0, r3
 80110f4:	f7fc fb2c 	bl	800d750 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80110fc:	e028      	b.n	8011150 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80110fe:	4b0e      	ldr	r3, [pc, #56]	; (8011138 <UART_SetConfig+0xc2c>)
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	f003 0320 	and.w	r3, r3, #32
 8011106:	2b00      	cmp	r3, #0
 8011108:	d009      	beq.n	801111e <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801110a:	4b0b      	ldr	r3, [pc, #44]	; (8011138 <UART_SetConfig+0xc2c>)
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	08db      	lsrs	r3, r3, #3
 8011110:	f003 0303 	and.w	r3, r3, #3
 8011114:	4a09      	ldr	r2, [pc, #36]	; (801113c <UART_SetConfig+0xc30>)
 8011116:	fa22 f303 	lsr.w	r3, r2, r3
 801111a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801111c:	e018      	b.n	8011150 <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 801111e:	4b07      	ldr	r3, [pc, #28]	; (801113c <UART_SetConfig+0xc30>)
 8011120:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011122:	e015      	b.n	8011150 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011124:	4b06      	ldr	r3, [pc, #24]	; (8011140 <UART_SetConfig+0xc34>)
 8011126:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011128:	e012      	b.n	8011150 <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801112a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801112e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8011130:	e00e      	b.n	8011150 <UART_SetConfig+0xc44>
 8011132:	bf00      	nop
 8011134:	08016c84 	.word	0x08016c84
 8011138:	58024400 	.word	0x58024400
 801113c:	03d09000 	.word	0x03d09000
 8011140:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8011144:	2300      	movs	r3, #0
 8011146:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8011148:	2301      	movs	r3, #1
 801114a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 801114e:	bf00      	nop
    }

    if (pclk != 0U)
 8011150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011152:	2b00      	cmp	r3, #0
 8011154:	d021      	beq.n	801119a <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801115a:	4a1a      	ldr	r2, [pc, #104]	; (80111c4 <UART_SetConfig+0xcb8>)
 801115c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011160:	461a      	mov	r2, r3
 8011162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011164:	fbb3 f2f2 	udiv	r2, r3, r2
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	685b      	ldr	r3, [r3, #4]
 801116c:	085b      	lsrs	r3, r3, #1
 801116e:	441a      	add	r2, r3
 8011170:	687b      	ldr	r3, [r7, #4]
 8011172:	685b      	ldr	r3, [r3, #4]
 8011174:	fbb2 f3f3 	udiv	r3, r2, r3
 8011178:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801117a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801117c:	2b0f      	cmp	r3, #15
 801117e:	d909      	bls.n	8011194 <UART_SetConfig+0xc88>
 8011180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011182:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011186:	d205      	bcs.n	8011194 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801118a:	b29a      	uxth	r2, r3
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	60da      	str	r2, [r3, #12]
 8011192:	e002      	b.n	801119a <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8011194:	2301      	movs	r3, #1
 8011196:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	2201      	movs	r2, #1
 801119e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	2201      	movs	r2, #1
 80111a6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	2200      	movs	r2, #0
 80111ae:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	2200      	movs	r2, #0
 80111b4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80111b6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80111ba:	4618      	mov	r0, r3
 80111bc:	3738      	adds	r7, #56	; 0x38
 80111be:	46bd      	mov	sp, r7
 80111c0:	bdb0      	pop	{r4, r5, r7, pc}
 80111c2:	bf00      	nop
 80111c4:	08016c84 	.word	0x08016c84

080111c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80111c8:	b480      	push	{r7}
 80111ca:	b083      	sub	sp, #12
 80111cc:	af00      	add	r7, sp, #0
 80111ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111d4:	f003 0301 	and.w	r3, r3, #1
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d00a      	beq.n	80111f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	685b      	ldr	r3, [r3, #4]
 80111e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	430a      	orrs	r2, r1
 80111f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111f6:	f003 0302 	and.w	r3, r3, #2
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d00a      	beq.n	8011214 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	681b      	ldr	r3, [r3, #0]
 8011202:	685b      	ldr	r3, [r3, #4]
 8011204:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	430a      	orrs	r2, r1
 8011212:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011218:	f003 0304 	and.w	r3, r3, #4
 801121c:	2b00      	cmp	r3, #0
 801121e:	d00a      	beq.n	8011236 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	685b      	ldr	r3, [r3, #4]
 8011226:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	430a      	orrs	r2, r1
 8011234:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801123a:	f003 0308 	and.w	r3, r3, #8
 801123e:	2b00      	cmp	r3, #0
 8011240:	d00a      	beq.n	8011258 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	685b      	ldr	r3, [r3, #4]
 8011248:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	430a      	orrs	r2, r1
 8011256:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801125c:	f003 0310 	and.w	r3, r3, #16
 8011260:	2b00      	cmp	r3, #0
 8011262:	d00a      	beq.n	801127a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	689b      	ldr	r3, [r3, #8]
 801126a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	430a      	orrs	r2, r1
 8011278:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801127e:	f003 0320 	and.w	r3, r3, #32
 8011282:	2b00      	cmp	r3, #0
 8011284:	d00a      	beq.n	801129c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	689b      	ldr	r3, [r3, #8]
 801128c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	430a      	orrs	r2, r1
 801129a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d01a      	beq.n	80112de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	681b      	ldr	r3, [r3, #0]
 80112ac:	685b      	ldr	r3, [r3, #4]
 80112ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80112b2:	687b      	ldr	r3, [r7, #4]
 80112b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	430a      	orrs	r2, r1
 80112bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80112be:	687b      	ldr	r3, [r7, #4]
 80112c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80112c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80112c6:	d10a      	bne.n	80112de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	685b      	ldr	r3, [r3, #4]
 80112ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	681b      	ldr	r3, [r3, #0]
 80112da:	430a      	orrs	r2, r1
 80112dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80112e6:	2b00      	cmp	r3, #0
 80112e8:	d00a      	beq.n	8011300 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	685b      	ldr	r3, [r3, #4]
 80112f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	430a      	orrs	r2, r1
 80112fe:	605a      	str	r2, [r3, #4]
  }
}
 8011300:	bf00      	nop
 8011302:	370c      	adds	r7, #12
 8011304:	46bd      	mov	sp, r7
 8011306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130a:	4770      	bx	lr

0801130c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801130c:	b580      	push	{r7, lr}
 801130e:	b086      	sub	sp, #24
 8011310:	af02      	add	r7, sp, #8
 8011312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	2200      	movs	r2, #0
 8011318:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801131c:	f7f3 fe7a 	bl	8005014 <HAL_GetTick>
 8011320:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	f003 0308 	and.w	r3, r3, #8
 801132c:	2b08      	cmp	r3, #8
 801132e:	d10e      	bne.n	801134e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011330:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011334:	9300      	str	r3, [sp, #0]
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	2200      	movs	r2, #0
 801133a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801133e:	6878      	ldr	r0, [r7, #4]
 8011340:	f000 f82f 	bl	80113a2 <UART_WaitOnFlagUntilTimeout>
 8011344:	4603      	mov	r3, r0
 8011346:	2b00      	cmp	r3, #0
 8011348:	d001      	beq.n	801134e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801134a:	2303      	movs	r3, #3
 801134c:	e025      	b.n	801139a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	f003 0304 	and.w	r3, r3, #4
 8011358:	2b04      	cmp	r3, #4
 801135a:	d10e      	bne.n	801137a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801135c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011360:	9300      	str	r3, [sp, #0]
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	2200      	movs	r2, #0
 8011366:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801136a:	6878      	ldr	r0, [r7, #4]
 801136c:	f000 f819 	bl	80113a2 <UART_WaitOnFlagUntilTimeout>
 8011370:	4603      	mov	r3, r0
 8011372:	2b00      	cmp	r3, #0
 8011374:	d001      	beq.n	801137a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011376:	2303      	movs	r3, #3
 8011378:	e00f      	b.n	801139a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	2220      	movs	r2, #32
 801137e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	2220      	movs	r2, #32
 8011386:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	2200      	movs	r2, #0
 801138e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	2200      	movs	r2, #0
 8011394:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011398:	2300      	movs	r3, #0
}
 801139a:	4618      	mov	r0, r3
 801139c:	3710      	adds	r7, #16
 801139e:	46bd      	mov	sp, r7
 80113a0:	bd80      	pop	{r7, pc}

080113a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80113a2:	b580      	push	{r7, lr}
 80113a4:	b09c      	sub	sp, #112	; 0x70
 80113a6:	af00      	add	r7, sp, #0
 80113a8:	60f8      	str	r0, [r7, #12]
 80113aa:	60b9      	str	r1, [r7, #8]
 80113ac:	603b      	str	r3, [r7, #0]
 80113ae:	4613      	mov	r3, r2
 80113b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80113b2:	e0a9      	b.n	8011508 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80113b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80113b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80113ba:	f000 80a5 	beq.w	8011508 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80113be:	f7f3 fe29 	bl	8005014 <HAL_GetTick>
 80113c2:	4602      	mov	r2, r0
 80113c4:	683b      	ldr	r3, [r7, #0]
 80113c6:	1ad3      	subs	r3, r2, r3
 80113c8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80113ca:	429a      	cmp	r2, r3
 80113cc:	d302      	bcc.n	80113d4 <UART_WaitOnFlagUntilTimeout+0x32>
 80113ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d140      	bne.n	8011456 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80113dc:	e853 3f00 	ldrex	r3, [r3]
 80113e0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80113e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80113e4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80113e8:	667b      	str	r3, [r7, #100]	; 0x64
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	461a      	mov	r2, r3
 80113f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80113f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80113f4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113f6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80113f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80113fa:	e841 2300 	strex	r3, r2, [r1]
 80113fe:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8011400:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011402:	2b00      	cmp	r3, #0
 8011404:	d1e6      	bne.n	80113d4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	3308      	adds	r3, #8
 801140c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801140e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011410:	e853 3f00 	ldrex	r3, [r3]
 8011414:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011418:	f023 0301 	bic.w	r3, r3, #1
 801141c:	663b      	str	r3, [r7, #96]	; 0x60
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	3308      	adds	r3, #8
 8011424:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011426:	64ba      	str	r2, [r7, #72]	; 0x48
 8011428:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801142a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801142c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801142e:	e841 2300 	strex	r3, r2, [r1]
 8011432:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8011434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011436:	2b00      	cmp	r3, #0
 8011438:	d1e5      	bne.n	8011406 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	2220      	movs	r2, #32
 801143e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	2220      	movs	r2, #32
 8011446:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	2200      	movs	r2, #0
 801144e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8011452:	2303      	movs	r3, #3
 8011454:	e069      	b.n	801152a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011456:	68fb      	ldr	r3, [r7, #12]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	f003 0304 	and.w	r3, r3, #4
 8011460:	2b00      	cmp	r3, #0
 8011462:	d051      	beq.n	8011508 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	69db      	ldr	r3, [r3, #28]
 801146a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801146e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011472:	d149      	bne.n	8011508 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801147c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801147e:	68fb      	ldr	r3, [r7, #12]
 8011480:	681b      	ldr	r3, [r3, #0]
 8011482:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011486:	e853 3f00 	ldrex	r3, [r3]
 801148a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801148e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011492:	66fb      	str	r3, [r7, #108]	; 0x6c
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	681b      	ldr	r3, [r3, #0]
 8011498:	461a      	mov	r2, r3
 801149a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801149c:	637b      	str	r3, [r7, #52]	; 0x34
 801149e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80114a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80114a4:	e841 2300 	strex	r3, r2, [r1]
 80114a8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80114aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d1e6      	bne.n	801147e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	3308      	adds	r3, #8
 80114b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114b8:	697b      	ldr	r3, [r7, #20]
 80114ba:	e853 3f00 	ldrex	r3, [r3]
 80114be:	613b      	str	r3, [r7, #16]
   return(result);
 80114c0:	693b      	ldr	r3, [r7, #16]
 80114c2:	f023 0301 	bic.w	r3, r3, #1
 80114c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	3308      	adds	r3, #8
 80114ce:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80114d0:	623a      	str	r2, [r7, #32]
 80114d2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114d4:	69f9      	ldr	r1, [r7, #28]
 80114d6:	6a3a      	ldr	r2, [r7, #32]
 80114d8:	e841 2300 	strex	r3, r2, [r1]
 80114dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80114de:	69bb      	ldr	r3, [r7, #24]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d1e5      	bne.n	80114b0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	2220      	movs	r2, #32
 80114e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	2220      	movs	r2, #32
 80114f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	2220      	movs	r2, #32
 80114f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	2200      	movs	r2, #0
 8011500:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8011504:	2303      	movs	r3, #3
 8011506:	e010      	b.n	801152a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	69da      	ldr	r2, [r3, #28]
 801150e:	68bb      	ldr	r3, [r7, #8]
 8011510:	4013      	ands	r3, r2
 8011512:	68ba      	ldr	r2, [r7, #8]
 8011514:	429a      	cmp	r2, r3
 8011516:	bf0c      	ite	eq
 8011518:	2301      	moveq	r3, #1
 801151a:	2300      	movne	r3, #0
 801151c:	b2db      	uxtb	r3, r3
 801151e:	461a      	mov	r2, r3
 8011520:	79fb      	ldrb	r3, [r7, #7]
 8011522:	429a      	cmp	r2, r3
 8011524:	f43f af46 	beq.w	80113b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011528:	2300      	movs	r3, #0
}
 801152a:	4618      	mov	r0, r3
 801152c:	3770      	adds	r7, #112	; 0x70
 801152e:	46bd      	mov	sp, r7
 8011530:	bd80      	pop	{r7, pc}
	...

08011534 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011534:	b480      	push	{r7}
 8011536:	b0a3      	sub	sp, #140	; 0x8c
 8011538:	af00      	add	r7, sp, #0
 801153a:	60f8      	str	r0, [r7, #12]
 801153c:	60b9      	str	r1, [r7, #8]
 801153e:	4613      	mov	r3, r2
 8011540:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	68ba      	ldr	r2, [r7, #8]
 8011546:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	88fa      	ldrh	r2, [r7, #6]
 801154c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	88fa      	ldrh	r2, [r7, #6]
 8011554:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	2200      	movs	r2, #0
 801155c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	689b      	ldr	r3, [r3, #8]
 8011562:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011566:	d10e      	bne.n	8011586 <UART_Start_Receive_IT+0x52>
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	691b      	ldr	r3, [r3, #16]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d105      	bne.n	801157c <UART_Start_Receive_IT+0x48>
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	f240 12ff 	movw	r2, #511	; 0x1ff
 8011576:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801157a:	e02d      	b.n	80115d8 <UART_Start_Receive_IT+0xa4>
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	22ff      	movs	r2, #255	; 0xff
 8011580:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8011584:	e028      	b.n	80115d8 <UART_Start_Receive_IT+0xa4>
 8011586:	68fb      	ldr	r3, [r7, #12]
 8011588:	689b      	ldr	r3, [r3, #8]
 801158a:	2b00      	cmp	r3, #0
 801158c:	d10d      	bne.n	80115aa <UART_Start_Receive_IT+0x76>
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	691b      	ldr	r3, [r3, #16]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d104      	bne.n	80115a0 <UART_Start_Receive_IT+0x6c>
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	22ff      	movs	r2, #255	; 0xff
 801159a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801159e:	e01b      	b.n	80115d8 <UART_Start_Receive_IT+0xa4>
 80115a0:	68fb      	ldr	r3, [r7, #12]
 80115a2:	227f      	movs	r2, #127	; 0x7f
 80115a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80115a8:	e016      	b.n	80115d8 <UART_Start_Receive_IT+0xa4>
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	689b      	ldr	r3, [r3, #8]
 80115ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80115b2:	d10d      	bne.n	80115d0 <UART_Start_Receive_IT+0x9c>
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	691b      	ldr	r3, [r3, #16]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d104      	bne.n	80115c6 <UART_Start_Receive_IT+0x92>
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	227f      	movs	r2, #127	; 0x7f
 80115c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80115c4:	e008      	b.n	80115d8 <UART_Start_Receive_IT+0xa4>
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	223f      	movs	r2, #63	; 0x3f
 80115ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80115ce:	e003      	b.n	80115d8 <UART_Start_Receive_IT+0xa4>
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	2200      	movs	r2, #0
 80115d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	2200      	movs	r2, #0
 80115dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80115e0:	68fb      	ldr	r3, [r7, #12]
 80115e2:	2222      	movs	r2, #34	; 0x22
 80115e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	3308      	adds	r3, #8
 80115ee:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80115f2:	e853 3f00 	ldrex	r3, [r3]
 80115f6:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 80115f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80115fa:	f043 0301 	orr.w	r3, r3, #1
 80115fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	3308      	adds	r3, #8
 8011608:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 801160c:	673a      	str	r2, [r7, #112]	; 0x70
 801160e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011610:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8011612:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011614:	e841 2300 	strex	r3, r2, [r1]
 8011618:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 801161a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801161c:	2b00      	cmp	r3, #0
 801161e:	d1e3      	bne.n	80115e8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011624:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8011628:	d153      	bne.n	80116d2 <UART_Start_Receive_IT+0x19e>
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011630:	88fa      	ldrh	r2, [r7, #6]
 8011632:	429a      	cmp	r2, r3
 8011634:	d34d      	bcc.n	80116d2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011636:	68fb      	ldr	r3, [r7, #12]
 8011638:	689b      	ldr	r3, [r3, #8]
 801163a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801163e:	d107      	bne.n	8011650 <UART_Start_Receive_IT+0x11c>
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	691b      	ldr	r3, [r3, #16]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d103      	bne.n	8011650 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	4a4b      	ldr	r2, [pc, #300]	; (8011778 <UART_Start_Receive_IT+0x244>)
 801164c:	671a      	str	r2, [r3, #112]	; 0x70
 801164e:	e002      	b.n	8011656 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	4a4a      	ldr	r2, [pc, #296]	; (801177c <UART_Start_Receive_IT+0x248>)
 8011654:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8011656:	68fb      	ldr	r3, [r7, #12]
 8011658:	2200      	movs	r2, #0
 801165a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	691b      	ldr	r3, [r3, #16]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d01a      	beq.n	801169c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801166c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801166e:	e853 3f00 	ldrex	r3, [r3]
 8011672:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011676:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801167a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801167e:	68fb      	ldr	r3, [r7, #12]
 8011680:	681b      	ldr	r3, [r3, #0]
 8011682:	461a      	mov	r2, r3
 8011684:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011688:	65fb      	str	r3, [r7, #92]	; 0x5c
 801168a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801168c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801168e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011690:	e841 2300 	strex	r3, r2, [r1]
 8011694:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8011696:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011698:	2b00      	cmp	r3, #0
 801169a:	d1e4      	bne.n	8011666 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	3308      	adds	r3, #8
 80116a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80116a6:	e853 3f00 	ldrex	r3, [r3]
 80116aa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80116ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80116ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80116b2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	3308      	adds	r3, #8
 80116ba:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80116bc:	64ba      	str	r2, [r7, #72]	; 0x48
 80116be:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116c0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80116c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80116c4:	e841 2300 	strex	r3, r2, [r1]
 80116c8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80116ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d1e5      	bne.n	801169c <UART_Start_Receive_IT+0x168>
 80116d0:	e04a      	b.n	8011768 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	689b      	ldr	r3, [r3, #8]
 80116d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80116da:	d107      	bne.n	80116ec <UART_Start_Receive_IT+0x1b8>
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	691b      	ldr	r3, [r3, #16]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d103      	bne.n	80116ec <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	4a26      	ldr	r2, [pc, #152]	; (8011780 <UART_Start_Receive_IT+0x24c>)
 80116e8:	671a      	str	r2, [r3, #112]	; 0x70
 80116ea:	e002      	b.n	80116f2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80116ec:	68fb      	ldr	r3, [r7, #12]
 80116ee:	4a25      	ldr	r2, [pc, #148]	; (8011784 <UART_Start_Receive_IT+0x250>)
 80116f0:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	2200      	movs	r2, #0
 80116f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	691b      	ldr	r3, [r3, #16]
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d019      	beq.n	8011736 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801170a:	e853 3f00 	ldrex	r3, [r3]
 801170e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011712:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8011716:	677b      	str	r3, [r7, #116]	; 0x74
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	461a      	mov	r2, r3
 801171e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011720:	637b      	str	r3, [r7, #52]	; 0x34
 8011722:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011724:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011726:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011728:	e841 2300 	strex	r3, r2, [r1]
 801172c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801172e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1e6      	bne.n	8011702 <UART_Start_Receive_IT+0x1ce>
 8011734:	e018      	b.n	8011768 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801173c:	697b      	ldr	r3, [r7, #20]
 801173e:	e853 3f00 	ldrex	r3, [r3]
 8011742:	613b      	str	r3, [r7, #16]
   return(result);
 8011744:	693b      	ldr	r3, [r7, #16]
 8011746:	f043 0320 	orr.w	r3, r3, #32
 801174a:	67bb      	str	r3, [r7, #120]	; 0x78
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	461a      	mov	r2, r3
 8011752:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011754:	623b      	str	r3, [r7, #32]
 8011756:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011758:	69f9      	ldr	r1, [r7, #28]
 801175a:	6a3a      	ldr	r2, [r7, #32]
 801175c:	e841 2300 	strex	r3, r2, [r1]
 8011760:	61bb      	str	r3, [r7, #24]
   return(result);
 8011762:	69bb      	ldr	r3, [r7, #24]
 8011764:	2b00      	cmp	r3, #0
 8011766:	d1e6      	bne.n	8011736 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8011768:	2300      	movs	r3, #0
}
 801176a:	4618      	mov	r0, r3
 801176c:	378c      	adds	r7, #140	; 0x8c
 801176e:	46bd      	mov	sp, r7
 8011770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011774:	4770      	bx	lr
 8011776:	bf00      	nop
 8011778:	08011e91 	.word	0x08011e91
 801177c:	08011b99 	.word	0x08011b99
 8011780:	08011a37 	.word	0x08011a37
 8011784:	080118d7 	.word	0x080118d7

08011788 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011788:	b480      	push	{r7}
 801178a:	b095      	sub	sp, #84	; 0x54
 801178c:	af00      	add	r7, sp, #0
 801178e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	681b      	ldr	r3, [r3, #0]
 8011794:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011798:	e853 3f00 	ldrex	r3, [r3]
 801179c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801179e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80117a4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	461a      	mov	r2, r3
 80117ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80117ae:	643b      	str	r3, [r7, #64]	; 0x40
 80117b0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80117b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80117b6:	e841 2300 	strex	r3, r2, [r1]
 80117ba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80117bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d1e6      	bne.n	8011790 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80117c2:	687b      	ldr	r3, [r7, #4]
 80117c4:	681b      	ldr	r3, [r3, #0]
 80117c6:	3308      	adds	r3, #8
 80117c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117ca:	6a3b      	ldr	r3, [r7, #32]
 80117cc:	e853 3f00 	ldrex	r3, [r3]
 80117d0:	61fb      	str	r3, [r7, #28]
   return(result);
 80117d2:	69fa      	ldr	r2, [r7, #28]
 80117d4:	4b1e      	ldr	r3, [pc, #120]	; (8011850 <UART_EndRxTransfer+0xc8>)
 80117d6:	4013      	ands	r3, r2
 80117d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	681b      	ldr	r3, [r3, #0]
 80117de:	3308      	adds	r3, #8
 80117e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80117e2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80117e4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80117e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80117ea:	e841 2300 	strex	r3, r2, [r1]
 80117ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80117f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117f2:	2b00      	cmp	r3, #0
 80117f4:	d1e5      	bne.n	80117c2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80117fa:	2b01      	cmp	r3, #1
 80117fc:	d118      	bne.n	8011830 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	e853 3f00 	ldrex	r3, [r3]
 801180a:	60bb      	str	r3, [r7, #8]
   return(result);
 801180c:	68bb      	ldr	r3, [r7, #8]
 801180e:	f023 0310 	bic.w	r3, r3, #16
 8011812:	647b      	str	r3, [r7, #68]	; 0x44
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	461a      	mov	r2, r3
 801181a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801181c:	61bb      	str	r3, [r7, #24]
 801181e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011820:	6979      	ldr	r1, [r7, #20]
 8011822:	69ba      	ldr	r2, [r7, #24]
 8011824:	e841 2300 	strex	r3, r2, [r1]
 8011828:	613b      	str	r3, [r7, #16]
   return(result);
 801182a:	693b      	ldr	r3, [r7, #16]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d1e6      	bne.n	80117fe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	2220      	movs	r2, #32
 8011834:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	2200      	movs	r2, #0
 801183c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	2200      	movs	r2, #0
 8011842:	671a      	str	r2, [r3, #112]	; 0x70
}
 8011844:	bf00      	nop
 8011846:	3754      	adds	r7, #84	; 0x54
 8011848:	46bd      	mov	sp, r7
 801184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184e:	4770      	bx	lr
 8011850:	effffffe 	.word	0xeffffffe

08011854 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011854:	b580      	push	{r7, lr}
 8011856:	b084      	sub	sp, #16
 8011858:	af00      	add	r7, sp, #0
 801185a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011860:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	2200      	movs	r2, #0
 8011866:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	2200      	movs	r2, #0
 801186e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011872:	68f8      	ldr	r0, [r7, #12]
 8011874:	f7fe fe34 	bl	80104e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011878:	bf00      	nop
 801187a:	3710      	adds	r7, #16
 801187c:	46bd      	mov	sp, r7
 801187e:	bd80      	pop	{r7, pc}

08011880 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011880:	b580      	push	{r7, lr}
 8011882:	b088      	sub	sp, #32
 8011884:	af00      	add	r7, sp, #0
 8011886:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	e853 3f00 	ldrex	r3, [r3]
 8011894:	60bb      	str	r3, [r7, #8]
   return(result);
 8011896:	68bb      	ldr	r3, [r7, #8]
 8011898:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801189c:	61fb      	str	r3, [r7, #28]
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	461a      	mov	r2, r3
 80118a4:	69fb      	ldr	r3, [r7, #28]
 80118a6:	61bb      	str	r3, [r7, #24]
 80118a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118aa:	6979      	ldr	r1, [r7, #20]
 80118ac:	69ba      	ldr	r2, [r7, #24]
 80118ae:	e841 2300 	strex	r3, r2, [r1]
 80118b2:	613b      	str	r3, [r7, #16]
   return(result);
 80118b4:	693b      	ldr	r3, [r7, #16]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d1e6      	bne.n	8011888 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	2220      	movs	r2, #32
 80118be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	2200      	movs	r2, #0
 80118c6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80118c8:	6878      	ldr	r0, [r7, #4]
 80118ca:	f7fe fdff 	bl	80104cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80118ce:	bf00      	nop
 80118d0:	3720      	adds	r7, #32
 80118d2:	46bd      	mov	sp, r7
 80118d4:	bd80      	pop	{r7, pc}

080118d6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80118d6:	b580      	push	{r7, lr}
 80118d8:	b096      	sub	sp, #88	; 0x58
 80118da:	af00      	add	r7, sp, #0
 80118dc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80118e4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80118ee:	2b22      	cmp	r3, #34	; 0x22
 80118f0:	f040 8095 	bne.w	8011a1e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80118fa:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80118fe:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8011902:	b2d9      	uxtb	r1, r3
 8011904:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8011908:	b2da      	uxtb	r2, r3
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801190e:	400a      	ands	r2, r1
 8011910:	b2d2      	uxtb	r2, r2
 8011912:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011918:	1c5a      	adds	r2, r3, #1
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011924:	b29b      	uxth	r3, r3
 8011926:	3b01      	subs	r3, #1
 8011928:	b29a      	uxth	r2, r3
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011936:	b29b      	uxth	r3, r3
 8011938:	2b00      	cmp	r3, #0
 801193a:	d178      	bne.n	8011a2e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011944:	e853 3f00 	ldrex	r3, [r3]
 8011948:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801194a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801194c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011950:	653b      	str	r3, [r7, #80]	; 0x50
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	461a      	mov	r2, r3
 8011958:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801195a:	647b      	str	r3, [r7, #68]	; 0x44
 801195c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801195e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011960:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011962:	e841 2300 	strex	r3, r2, [r1]
 8011966:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801196a:	2b00      	cmp	r3, #0
 801196c:	d1e6      	bne.n	801193c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	3308      	adds	r3, #8
 8011974:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011978:	e853 3f00 	ldrex	r3, [r3]
 801197c:	623b      	str	r3, [r7, #32]
   return(result);
 801197e:	6a3b      	ldr	r3, [r7, #32]
 8011980:	f023 0301 	bic.w	r3, r3, #1
 8011984:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	681b      	ldr	r3, [r3, #0]
 801198a:	3308      	adds	r3, #8
 801198c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801198e:	633a      	str	r2, [r7, #48]	; 0x30
 8011990:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011992:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011994:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011996:	e841 2300 	strex	r3, r2, [r1]
 801199a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801199c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d1e5      	bne.n	801196e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	2220      	movs	r2, #32
 80119a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2200      	movs	r2, #0
 80119ae:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119b4:	2b01      	cmp	r3, #1
 80119b6:	d12e      	bne.n	8011a16 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	2200      	movs	r2, #0
 80119bc:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119c4:	693b      	ldr	r3, [r7, #16]
 80119c6:	e853 3f00 	ldrex	r3, [r3]
 80119ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	f023 0310 	bic.w	r3, r3, #16
 80119d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	681b      	ldr	r3, [r3, #0]
 80119d8:	461a      	mov	r2, r3
 80119da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80119dc:	61fb      	str	r3, [r7, #28]
 80119de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119e0:	69b9      	ldr	r1, [r7, #24]
 80119e2:	69fa      	ldr	r2, [r7, #28]
 80119e4:	e841 2300 	strex	r3, r2, [r1]
 80119e8:	617b      	str	r3, [r7, #20]
   return(result);
 80119ea:	697b      	ldr	r3, [r7, #20]
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d1e6      	bne.n	80119be <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	69db      	ldr	r3, [r3, #28]
 80119f6:	f003 0310 	and.w	r3, r3, #16
 80119fa:	2b10      	cmp	r3, #16
 80119fc:	d103      	bne.n	8011a06 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	2210      	movs	r2, #16
 8011a04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011a0c:	4619      	mov	r1, r3
 8011a0e:	6878      	ldr	r0, [r7, #4]
 8011a10:	f7fe fd70 	bl	80104f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011a14:	e00b      	b.n	8011a2e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8011a16:	6878      	ldr	r0, [r7, #4]
 8011a18:	f7f2 fd8e 	bl	8004538 <HAL_UART_RxCpltCallback>
}
 8011a1c:	e007      	b.n	8011a2e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	699a      	ldr	r2, [r3, #24]
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	f042 0208 	orr.w	r2, r2, #8
 8011a2c:	619a      	str	r2, [r3, #24]
}
 8011a2e:	bf00      	nop
 8011a30:	3758      	adds	r7, #88	; 0x58
 8011a32:	46bd      	mov	sp, r7
 8011a34:	bd80      	pop	{r7, pc}

08011a36 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011a36:	b580      	push	{r7, lr}
 8011a38:	b096      	sub	sp, #88	; 0x58
 8011a3a:	af00      	add	r7, sp, #0
 8011a3c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011a44:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a4e:	2b22      	cmp	r3, #34	; 0x22
 8011a50:	f040 8095 	bne.w	8011b7e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	681b      	ldr	r3, [r3, #0]
 8011a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a5a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011a5e:	687b      	ldr	r3, [r7, #4]
 8011a60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011a62:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8011a64:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8011a68:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8011a6c:	4013      	ands	r3, r2
 8011a6e:	b29a      	uxth	r2, r3
 8011a70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011a72:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011a78:	1c9a      	adds	r2, r3, #2
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011a84:	b29b      	uxth	r3, r3
 8011a86:	3b01      	subs	r3, #1
 8011a88:	b29a      	uxth	r2, r3
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011a96:	b29b      	uxth	r3, r3
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d178      	bne.n	8011b8e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011aa4:	e853 3f00 	ldrex	r3, [r3]
 8011aa8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011aac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	461a      	mov	r2, r3
 8011ab8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011aba:	643b      	str	r3, [r7, #64]	; 0x40
 8011abc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011abe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011ac0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011ac2:	e841 2300 	strex	r3, r2, [r1]
 8011ac6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d1e6      	bne.n	8011a9c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	3308      	adds	r3, #8
 8011ad4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ad6:	6a3b      	ldr	r3, [r7, #32]
 8011ad8:	e853 3f00 	ldrex	r3, [r3]
 8011adc:	61fb      	str	r3, [r7, #28]
   return(result);
 8011ade:	69fb      	ldr	r3, [r7, #28]
 8011ae0:	f023 0301 	bic.w	r3, r3, #1
 8011ae4:	64bb      	str	r3, [r7, #72]	; 0x48
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	3308      	adds	r3, #8
 8011aec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011aee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011af0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011af2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011af4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011af6:	e841 2300 	strex	r3, r2, [r1]
 8011afa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011afe:	2b00      	cmp	r3, #0
 8011b00:	d1e5      	bne.n	8011ace <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	2220      	movs	r2, #32
 8011b06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	2200      	movs	r2, #0
 8011b0e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011b14:	2b01      	cmp	r3, #1
 8011b16:	d12e      	bne.n	8011b76 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	2200      	movs	r2, #0
 8011b1c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b24:	68fb      	ldr	r3, [r7, #12]
 8011b26:	e853 3f00 	ldrex	r3, [r3]
 8011b2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	f023 0310 	bic.w	r3, r3, #16
 8011b32:	647b      	str	r3, [r7, #68]	; 0x44
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	461a      	mov	r2, r3
 8011b3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011b3c:	61bb      	str	r3, [r7, #24]
 8011b3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b40:	6979      	ldr	r1, [r7, #20]
 8011b42:	69ba      	ldr	r2, [r7, #24]
 8011b44:	e841 2300 	strex	r3, r2, [r1]
 8011b48:	613b      	str	r3, [r7, #16]
   return(result);
 8011b4a:	693b      	ldr	r3, [r7, #16]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d1e6      	bne.n	8011b1e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	69db      	ldr	r3, [r3, #28]
 8011b56:	f003 0310 	and.w	r3, r3, #16
 8011b5a:	2b10      	cmp	r3, #16
 8011b5c:	d103      	bne.n	8011b66 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	681b      	ldr	r3, [r3, #0]
 8011b62:	2210      	movs	r2, #16
 8011b64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011b66:	687b      	ldr	r3, [r7, #4]
 8011b68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011b6c:	4619      	mov	r1, r3
 8011b6e:	6878      	ldr	r0, [r7, #4]
 8011b70:	f7fe fcc0 	bl	80104f4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011b74:	e00b      	b.n	8011b8e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8011b76:	6878      	ldr	r0, [r7, #4]
 8011b78:	f7f2 fcde 	bl	8004538 <HAL_UART_RxCpltCallback>
}
 8011b7c:	e007      	b.n	8011b8e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	699a      	ldr	r2, [r3, #24]
 8011b84:	687b      	ldr	r3, [r7, #4]
 8011b86:	681b      	ldr	r3, [r3, #0]
 8011b88:	f042 0208 	orr.w	r2, r2, #8
 8011b8c:	619a      	str	r2, [r3, #24]
}
 8011b8e:	bf00      	nop
 8011b90:	3758      	adds	r7, #88	; 0x58
 8011b92:	46bd      	mov	sp, r7
 8011b94:	bd80      	pop	{r7, pc}
	...

08011b98 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011b98:	b580      	push	{r7, lr}
 8011b9a:	b0a6      	sub	sp, #152	; 0x98
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011ba6:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	69db      	ldr	r3, [r3, #28]
 8011bb0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	689b      	ldr	r3, [r3, #8]
 8011bc4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011bce:	2b22      	cmp	r3, #34	; 0x22
 8011bd0:	f040 814d 	bne.w	8011e6e <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011bda:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011bde:	e0f4      	b.n	8011dca <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	681b      	ldr	r3, [r3, #0]
 8011be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011be6:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011bea:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8011bee:	b2d9      	uxtb	r1, r3
 8011bf0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8011bf4:	b2da      	uxtb	r2, r3
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011bfa:	400a      	ands	r2, r1
 8011bfc:	b2d2      	uxtb	r2, r2
 8011bfe:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011c04:	1c5a      	adds	r2, r3, #1
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011c10:	b29b      	uxth	r3, r3
 8011c12:	3b01      	subs	r3, #1
 8011c14:	b29a      	uxth	r2, r3
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	69db      	ldr	r3, [r3, #28]
 8011c22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011c26:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011c2a:	f003 0307 	and.w	r3, r3, #7
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d053      	beq.n	8011cda <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011c32:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011c36:	f003 0301 	and.w	r3, r3, #1
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d011      	beq.n	8011c62 <UART_RxISR_8BIT_FIFOEN+0xca>
 8011c3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011c46:	2b00      	cmp	r3, #0
 8011c48:	d00b      	beq.n	8011c62 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	2201      	movs	r2, #1
 8011c50:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011c58:	f043 0201 	orr.w	r2, r3, #1
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011c62:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011c66:	f003 0302 	and.w	r3, r3, #2
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d011      	beq.n	8011c92 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8011c6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011c72:	f003 0301 	and.w	r3, r3, #1
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d00b      	beq.n	8011c92 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	2202      	movs	r2, #2
 8011c80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011c88:	f043 0204 	orr.w	r2, r3, #4
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011c92:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011c96:	f003 0304 	and.w	r3, r3, #4
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d011      	beq.n	8011cc2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8011c9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011ca2:	f003 0301 	and.w	r3, r3, #1
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d00b      	beq.n	8011cc2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	2204      	movs	r2, #4
 8011cb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011cb8:	f043 0202 	orr.w	r2, r3, #2
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d006      	beq.n	8011cda <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011ccc:	6878      	ldr	r0, [r7, #4]
 8011cce:	f7fe fc07 	bl	80104e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	2200      	movs	r2, #0
 8011cd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011ce0:	b29b      	uxth	r3, r3
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d171      	bne.n	8011dca <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011cec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011cee:	e853 3f00 	ldrex	r3, [r3]
 8011cf2:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8011cf4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011cf6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011cfa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	461a      	mov	r2, r3
 8011d04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8011d08:	66bb      	str	r3, [r7, #104]	; 0x68
 8011d0a:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d0c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8011d0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8011d10:	e841 2300 	strex	r3, r2, [r1]
 8011d14:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8011d16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d1e4      	bne.n	8011ce6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	3308      	adds	r3, #8
 8011d22:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011d26:	e853 3f00 	ldrex	r3, [r3]
 8011d2a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8011d2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011d2e:	4b56      	ldr	r3, [pc, #344]	; (8011e88 <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 8011d30:	4013      	ands	r3, r2
 8011d32:	67fb      	str	r3, [r7, #124]	; 0x7c
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	3308      	adds	r3, #8
 8011d3a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8011d3c:	657a      	str	r2, [r7, #84]	; 0x54
 8011d3e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d40:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011d42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011d44:	e841 2300 	strex	r3, r2, [r1]
 8011d48:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8011d4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d1e5      	bne.n	8011d1c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	2220      	movs	r2, #32
 8011d54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011d62:	2b01      	cmp	r3, #1
 8011d64:	d12e      	bne.n	8011dc4 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011d66:	687b      	ldr	r3, [r7, #4]
 8011d68:	2200      	movs	r2, #0
 8011d6a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	681b      	ldr	r3, [r3, #0]
 8011d70:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d74:	e853 3f00 	ldrex	r3, [r3]
 8011d78:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d7c:	f023 0310 	bic.w	r3, r3, #16
 8011d80:	67bb      	str	r3, [r7, #120]	; 0x78
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	461a      	mov	r2, r3
 8011d88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011d8a:	643b      	str	r3, [r7, #64]	; 0x40
 8011d8c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d8e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011d90:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011d92:	e841 2300 	strex	r3, r2, [r1]
 8011d96:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d1e6      	bne.n	8011d6c <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	681b      	ldr	r3, [r3, #0]
 8011da2:	69db      	ldr	r3, [r3, #28]
 8011da4:	f003 0310 	and.w	r3, r3, #16
 8011da8:	2b10      	cmp	r3, #16
 8011daa:	d103      	bne.n	8011db4 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011dac:	687b      	ldr	r3, [r7, #4]
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	2210      	movs	r2, #16
 8011db2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8011dba:	4619      	mov	r1, r3
 8011dbc:	6878      	ldr	r0, [r7, #4]
 8011dbe:	f7fe fb99 	bl	80104f4 <HAL_UARTEx_RxEventCallback>
 8011dc2:	e002      	b.n	8011dca <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8011dc4:	6878      	ldr	r0, [r7, #4]
 8011dc6:	f7f2 fbb7 	bl	8004538 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011dca:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d006      	beq.n	8011de0 <UART_RxISR_8BIT_FIFOEN+0x248>
 8011dd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011dd6:	f003 0320 	and.w	r3, r3, #32
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	f47f af00 	bne.w	8011be0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011de6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011dea:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d045      	beq.n	8011e7e <UART_RxISR_8BIT_FIFOEN+0x2e6>
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011df8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8011dfc:	429a      	cmp	r2, r3
 8011dfe:	d23e      	bcs.n	8011e7e <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	3308      	adds	r3, #8
 8011e06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e08:	6a3b      	ldr	r3, [r7, #32]
 8011e0a:	e853 3f00 	ldrex	r3, [r3]
 8011e0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8011e10:	69fb      	ldr	r3, [r7, #28]
 8011e12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8011e16:	673b      	str	r3, [r7, #112]	; 0x70
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	3308      	adds	r3, #8
 8011e1e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011e20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011e22:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011e26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011e28:	e841 2300 	strex	r3, r2, [r1]
 8011e2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e30:	2b00      	cmp	r3, #0
 8011e32:	d1e5      	bne.n	8011e00 <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	4a15      	ldr	r2, [pc, #84]	; (8011e8c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8011e38:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	681b      	ldr	r3, [r3, #0]
 8011e3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	e853 3f00 	ldrex	r3, [r3]
 8011e46:	60bb      	str	r3, [r7, #8]
   return(result);
 8011e48:	68bb      	ldr	r3, [r7, #8]
 8011e4a:	f043 0320 	orr.w	r3, r3, #32
 8011e4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8011e50:	687b      	ldr	r3, [r7, #4]
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	461a      	mov	r2, r3
 8011e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011e58:	61bb      	str	r3, [r7, #24]
 8011e5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e5c:	6979      	ldr	r1, [r7, #20]
 8011e5e:	69ba      	ldr	r2, [r7, #24]
 8011e60:	e841 2300 	strex	r3, r2, [r1]
 8011e64:	613b      	str	r3, [r7, #16]
   return(result);
 8011e66:	693b      	ldr	r3, [r7, #16]
 8011e68:	2b00      	cmp	r3, #0
 8011e6a:	d1e6      	bne.n	8011e3a <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011e6c:	e007      	b.n	8011e7e <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	681b      	ldr	r3, [r3, #0]
 8011e72:	699a      	ldr	r2, [r3, #24]
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	f042 0208 	orr.w	r2, r2, #8
 8011e7c:	619a      	str	r2, [r3, #24]
}
 8011e7e:	bf00      	nop
 8011e80:	3798      	adds	r7, #152	; 0x98
 8011e82:	46bd      	mov	sp, r7
 8011e84:	bd80      	pop	{r7, pc}
 8011e86:	bf00      	nop
 8011e88:	effffffe 	.word	0xeffffffe
 8011e8c:	080118d7 	.word	0x080118d7

08011e90 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011e90:	b580      	push	{r7, lr}
 8011e92:	b0a8      	sub	sp, #160	; 0xa0
 8011e94:	af00      	add	r7, sp, #0
 8011e96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011e9e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	69db      	ldr	r3, [r3, #28]
 8011ea8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011eb6:	687b      	ldr	r3, [r7, #4]
 8011eb8:	681b      	ldr	r3, [r3, #0]
 8011eba:	689b      	ldr	r3, [r3, #8]
 8011ebc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011ec6:	2b22      	cmp	r3, #34	; 0x22
 8011ec8:	f040 8151 	bne.w	801216e <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8011ed2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011ed6:	e0f8      	b.n	80120ca <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011ede:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011ee6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8011eea:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8011eee:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8011ef2:	4013      	ands	r3, r2
 8011ef4:	b29a      	uxth	r2, r3
 8011ef6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8011efa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011f00:	1c9a      	adds	r2, r3, #2
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011f0c:	b29b      	uxth	r3, r3
 8011f0e:	3b01      	subs	r3, #1
 8011f10:	b29a      	uxth	r2, r3
 8011f12:	687b      	ldr	r3, [r7, #4]
 8011f14:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	681b      	ldr	r3, [r3, #0]
 8011f1c:	69db      	ldr	r3, [r3, #28]
 8011f1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011f22:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011f26:	f003 0307 	and.w	r3, r3, #7
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d053      	beq.n	8011fd6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011f2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011f32:	f003 0301 	and.w	r3, r3, #1
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d011      	beq.n	8011f5e <UART_RxISR_16BIT_FIFOEN+0xce>
 8011f3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8011f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d00b      	beq.n	8011f5e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	2201      	movs	r2, #1
 8011f4c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011f54:	f043 0201 	orr.w	r2, r3, #1
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011f5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011f62:	f003 0302 	and.w	r3, r3, #2
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d011      	beq.n	8011f8e <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011f6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8011f6e:	f003 0301 	and.w	r3, r3, #1
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	d00b      	beq.n	8011f8e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	2202      	movs	r2, #2
 8011f7c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011f84:	f043 0204 	orr.w	r2, r3, #4
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011f8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8011f92:	f003 0304 	and.w	r3, r3, #4
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d011      	beq.n	8011fbe <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011f9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8011f9e:	f003 0301 	and.w	r3, r3, #1
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d00b      	beq.n	8011fbe <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	2204      	movs	r2, #4
 8011fac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011fb4:	f043 0202 	orr.w	r2, r3, #2
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d006      	beq.n	8011fd6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011fc8:	6878      	ldr	r0, [r7, #4]
 8011fca:	f7fe fa89 	bl	80104e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	2200      	movs	r2, #0
 8011fd2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8011fdc:	b29b      	uxth	r3, r3
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d173      	bne.n	80120ca <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011fe8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8011fea:	e853 3f00 	ldrex	r3, [r3]
 8011fee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8011ff0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011ff2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011ff6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	461a      	mov	r2, r3
 8012000:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012004:	66fb      	str	r3, [r7, #108]	; 0x6c
 8012006:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012008:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801200a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 801200c:	e841 2300 	strex	r3, r2, [r1]
 8012010:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8012012:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012014:	2b00      	cmp	r3, #0
 8012016:	d1e4      	bne.n	8011fe2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	3308      	adds	r3, #8
 801201e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012020:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012022:	e853 3f00 	ldrex	r3, [r3]
 8012026:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8012028:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801202a:	4b57      	ldr	r3, [pc, #348]	; (8012188 <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 801202c:	4013      	ands	r3, r2
 801202e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	681b      	ldr	r3, [r3, #0]
 8012036:	3308      	adds	r3, #8
 8012038:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801203c:	65ba      	str	r2, [r7, #88]	; 0x58
 801203e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012040:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8012042:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8012044:	e841 2300 	strex	r3, r2, [r1]
 8012048:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 801204a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801204c:	2b00      	cmp	r3, #0
 801204e:	d1e3      	bne.n	8012018 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	2220      	movs	r2, #32
 8012054:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	2200      	movs	r2, #0
 801205c:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012062:	2b01      	cmp	r3, #1
 8012064:	d12e      	bne.n	80120c4 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	2200      	movs	r2, #0
 801206a:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012072:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012074:	e853 3f00 	ldrex	r3, [r3]
 8012078:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801207a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801207c:	f023 0310 	bic.w	r3, r3, #16
 8012080:	67fb      	str	r3, [r7, #124]	; 0x7c
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	461a      	mov	r2, r3
 8012088:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801208a:	647b      	str	r3, [r7, #68]	; 0x44
 801208c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801208e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8012090:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012092:	e841 2300 	strex	r3, r2, [r1]
 8012096:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8012098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801209a:	2b00      	cmp	r3, #0
 801209c:	d1e6      	bne.n	801206c <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	681b      	ldr	r3, [r3, #0]
 80120a2:	69db      	ldr	r3, [r3, #28]
 80120a4:	f003 0310 	and.w	r3, r3, #16
 80120a8:	2b10      	cmp	r3, #16
 80120aa:	d103      	bne.n	80120b4 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	2210      	movs	r2, #16
 80120b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80120ba:	4619      	mov	r1, r3
 80120bc:	6878      	ldr	r0, [r7, #4]
 80120be:	f7fe fa19 	bl	80104f4 <HAL_UARTEx_RxEventCallback>
 80120c2:	e002      	b.n	80120ca <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80120c4:	6878      	ldr	r0, [r7, #4]
 80120c6:	f7f2 fa37 	bl	8004538 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80120ca:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d006      	beq.n	80120e0 <UART_RxISR_16BIT_FIFOEN+0x250>
 80120d2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80120d6:	f003 0320 	and.w	r3, r3, #32
 80120da:	2b00      	cmp	r3, #0
 80120dc:	f47f aefc 	bne.w	8011ed8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80120e6:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80120ea:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 80120ee:	2b00      	cmp	r3, #0
 80120f0:	d045      	beq.n	801217e <UART_RxISR_16BIT_FIFOEN+0x2ee>
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80120f8:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 80120fc:	429a      	cmp	r2, r3
 80120fe:	d23e      	bcs.n	801217e <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	681b      	ldr	r3, [r3, #0]
 8012104:	3308      	adds	r3, #8
 8012106:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801210a:	e853 3f00 	ldrex	r3, [r3]
 801210e:	623b      	str	r3, [r7, #32]
   return(result);
 8012110:	6a3b      	ldr	r3, [r7, #32]
 8012112:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012116:	677b      	str	r3, [r7, #116]	; 0x74
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	3308      	adds	r3, #8
 801211e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8012120:	633a      	str	r2, [r7, #48]	; 0x30
 8012122:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012124:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012126:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012128:	e841 2300 	strex	r3, r2, [r1]
 801212c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 801212e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012130:	2b00      	cmp	r3, #0
 8012132:	d1e5      	bne.n	8012100 <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	4a15      	ldr	r2, [pc, #84]	; (801218c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8012138:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012140:	693b      	ldr	r3, [r7, #16]
 8012142:	e853 3f00 	ldrex	r3, [r3]
 8012146:	60fb      	str	r3, [r7, #12]
   return(result);
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	f043 0320 	orr.w	r3, r3, #32
 801214e:	673b      	str	r3, [r7, #112]	; 0x70
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	461a      	mov	r2, r3
 8012156:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8012158:	61fb      	str	r3, [r7, #28]
 801215a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801215c:	69b9      	ldr	r1, [r7, #24]
 801215e:	69fa      	ldr	r2, [r7, #28]
 8012160:	e841 2300 	strex	r3, r2, [r1]
 8012164:	617b      	str	r3, [r7, #20]
   return(result);
 8012166:	697b      	ldr	r3, [r7, #20]
 8012168:	2b00      	cmp	r3, #0
 801216a:	d1e6      	bne.n	801213a <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801216c:	e007      	b.n	801217e <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	681b      	ldr	r3, [r3, #0]
 8012172:	699a      	ldr	r2, [r3, #24]
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	f042 0208 	orr.w	r2, r2, #8
 801217c:	619a      	str	r2, [r3, #24]
}
 801217e:	bf00      	nop
 8012180:	37a0      	adds	r7, #160	; 0xa0
 8012182:	46bd      	mov	sp, r7
 8012184:	bd80      	pop	{r7, pc}
 8012186:	bf00      	nop
 8012188:	effffffe 	.word	0xeffffffe
 801218c:	08011a37 	.word	0x08011a37

08012190 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8012190:	b480      	push	{r7}
 8012192:	b083      	sub	sp, #12
 8012194:	af00      	add	r7, sp, #0
 8012196:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8012198:	bf00      	nop
 801219a:	370c      	adds	r7, #12
 801219c:	46bd      	mov	sp, r7
 801219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121a2:	4770      	bx	lr

080121a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80121a4:	b480      	push	{r7}
 80121a6:	b083      	sub	sp, #12
 80121a8:	af00      	add	r7, sp, #0
 80121aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80121ac:	bf00      	nop
 80121ae:	370c      	adds	r7, #12
 80121b0:	46bd      	mov	sp, r7
 80121b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121b6:	4770      	bx	lr

080121b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80121b8:	b480      	push	{r7}
 80121ba:	b083      	sub	sp, #12
 80121bc:	af00      	add	r7, sp, #0
 80121be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80121c0:	bf00      	nop
 80121c2:	370c      	adds	r7, #12
 80121c4:	46bd      	mov	sp, r7
 80121c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121ca:	4770      	bx	lr

080121cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80121cc:	b480      	push	{r7}
 80121ce:	b085      	sub	sp, #20
 80121d0:	af00      	add	r7, sp, #0
 80121d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80121da:	2b01      	cmp	r3, #1
 80121dc:	d101      	bne.n	80121e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80121de:	2302      	movs	r3, #2
 80121e0:	e027      	b.n	8012232 <HAL_UARTEx_DisableFifoMode+0x66>
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	2201      	movs	r2, #1
 80121e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	2224      	movs	r2, #36	; 0x24
 80121ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	681b      	ldr	r3, [r3, #0]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	681a      	ldr	r2, [r3, #0]
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	681b      	ldr	r3, [r3, #0]
 8012204:	f022 0201 	bic.w	r2, r2, #1
 8012208:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8012210:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	2200      	movs	r2, #0
 8012216:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	68fa      	ldr	r2, [r7, #12]
 801221e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	2220      	movs	r2, #32
 8012224:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	2200      	movs	r2, #0
 801222c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8012230:	2300      	movs	r3, #0
}
 8012232:	4618      	mov	r0, r3
 8012234:	3714      	adds	r7, #20
 8012236:	46bd      	mov	sp, r7
 8012238:	f85d 7b04 	ldr.w	r7, [sp], #4
 801223c:	4770      	bx	lr

0801223e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801223e:	b580      	push	{r7, lr}
 8012240:	b084      	sub	sp, #16
 8012242:	af00      	add	r7, sp, #0
 8012244:	6078      	str	r0, [r7, #4]
 8012246:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801224e:	2b01      	cmp	r3, #1
 8012250:	d101      	bne.n	8012256 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012252:	2302      	movs	r3, #2
 8012254:	e02d      	b.n	80122b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	2201      	movs	r2, #1
 801225a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	2224      	movs	r2, #36	; 0x24
 8012262:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012266:	687b      	ldr	r3, [r7, #4]
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801226e:	687b      	ldr	r3, [r7, #4]
 8012270:	681b      	ldr	r3, [r3, #0]
 8012272:	681a      	ldr	r2, [r3, #0]
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	f022 0201 	bic.w	r2, r2, #1
 801227c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801227e:	687b      	ldr	r3, [r7, #4]
 8012280:	681b      	ldr	r3, [r3, #0]
 8012282:	689b      	ldr	r3, [r3, #8]
 8012284:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	683a      	ldr	r2, [r7, #0]
 801228e:	430a      	orrs	r2, r1
 8012290:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012292:	6878      	ldr	r0, [r7, #4]
 8012294:	f000 f850 	bl	8012338 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	681b      	ldr	r3, [r3, #0]
 801229c:	68fa      	ldr	r2, [r7, #12]
 801229e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	2220      	movs	r2, #32
 80122a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2200      	movs	r2, #0
 80122ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80122b0:	2300      	movs	r3, #0
}
 80122b2:	4618      	mov	r0, r3
 80122b4:	3710      	adds	r7, #16
 80122b6:	46bd      	mov	sp, r7
 80122b8:	bd80      	pop	{r7, pc}

080122ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80122ba:	b580      	push	{r7, lr}
 80122bc:	b084      	sub	sp, #16
 80122be:	af00      	add	r7, sp, #0
 80122c0:	6078      	str	r0, [r7, #4]
 80122c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80122ca:	2b01      	cmp	r3, #1
 80122cc:	d101      	bne.n	80122d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80122ce:	2302      	movs	r3, #2
 80122d0:	e02d      	b.n	801232e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	2201      	movs	r2, #1
 80122d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	2224      	movs	r2, #36	; 0x24
 80122de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80122ea:	687b      	ldr	r3, [r7, #4]
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	681a      	ldr	r2, [r3, #0]
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	f022 0201 	bic.w	r2, r2, #1
 80122f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	689b      	ldr	r3, [r3, #8]
 8012300:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8012304:	687b      	ldr	r3, [r7, #4]
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	683a      	ldr	r2, [r7, #0]
 801230a:	430a      	orrs	r2, r1
 801230c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801230e:	6878      	ldr	r0, [r7, #4]
 8012310:	f000 f812 	bl	8012338 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	681b      	ldr	r3, [r3, #0]
 8012318:	68fa      	ldr	r2, [r7, #12]
 801231a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	2220      	movs	r2, #32
 8012320:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	2200      	movs	r2, #0
 8012328:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801232c:	2300      	movs	r3, #0
}
 801232e:	4618      	mov	r0, r3
 8012330:	3710      	adds	r7, #16
 8012332:	46bd      	mov	sp, r7
 8012334:	bd80      	pop	{r7, pc}
	...

08012338 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012338:	b480      	push	{r7}
 801233a:	b085      	sub	sp, #20
 801233c:	af00      	add	r7, sp, #0
 801233e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8012344:	2b00      	cmp	r3, #0
 8012346:	d108      	bne.n	801235a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	2201      	movs	r2, #1
 801234c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	2201      	movs	r2, #1
 8012354:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012358:	e031      	b.n	80123be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801235a:	2310      	movs	r3, #16
 801235c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801235e:	2310      	movs	r3, #16
 8012360:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	689b      	ldr	r3, [r3, #8]
 8012368:	0e5b      	lsrs	r3, r3, #25
 801236a:	b2db      	uxtb	r3, r3
 801236c:	f003 0307 	and.w	r3, r3, #7
 8012370:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	681b      	ldr	r3, [r3, #0]
 8012376:	689b      	ldr	r3, [r3, #8]
 8012378:	0f5b      	lsrs	r3, r3, #29
 801237a:	b2db      	uxtb	r3, r3
 801237c:	f003 0307 	and.w	r3, r3, #7
 8012380:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012382:	7bbb      	ldrb	r3, [r7, #14]
 8012384:	7b3a      	ldrb	r2, [r7, #12]
 8012386:	4911      	ldr	r1, [pc, #68]	; (80123cc <UARTEx_SetNbDataToProcess+0x94>)
 8012388:	5c8a      	ldrb	r2, [r1, r2]
 801238a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801238e:	7b3a      	ldrb	r2, [r7, #12]
 8012390:	490f      	ldr	r1, [pc, #60]	; (80123d0 <UARTEx_SetNbDataToProcess+0x98>)
 8012392:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012394:	fb93 f3f2 	sdiv	r3, r3, r2
 8012398:	b29a      	uxth	r2, r3
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80123a0:	7bfb      	ldrb	r3, [r7, #15]
 80123a2:	7b7a      	ldrb	r2, [r7, #13]
 80123a4:	4909      	ldr	r1, [pc, #36]	; (80123cc <UARTEx_SetNbDataToProcess+0x94>)
 80123a6:	5c8a      	ldrb	r2, [r1, r2]
 80123a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80123ac:	7b7a      	ldrb	r2, [r7, #13]
 80123ae:	4908      	ldr	r1, [pc, #32]	; (80123d0 <UARTEx_SetNbDataToProcess+0x98>)
 80123b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80123b2:	fb93 f3f2 	sdiv	r3, r3, r2
 80123b6:	b29a      	uxth	r2, r3
 80123b8:	687b      	ldr	r3, [r7, #4]
 80123ba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80123be:	bf00      	nop
 80123c0:	3714      	adds	r7, #20
 80123c2:	46bd      	mov	sp, r7
 80123c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123c8:	4770      	bx	lr
 80123ca:	bf00      	nop
 80123cc:	08016c9c 	.word	0x08016c9c
 80123d0:	08016ca4 	.word	0x08016ca4

080123d4 <__errno>:
 80123d4:	4b01      	ldr	r3, [pc, #4]	; (80123dc <__errno+0x8>)
 80123d6:	6818      	ldr	r0, [r3, #0]
 80123d8:	4770      	bx	lr
 80123da:	bf00      	nop
 80123dc:	24000158 	.word	0x24000158

080123e0 <__libc_init_array>:
 80123e0:	b570      	push	{r4, r5, r6, lr}
 80123e2:	4d0d      	ldr	r5, [pc, #52]	; (8012418 <__libc_init_array+0x38>)
 80123e4:	4c0d      	ldr	r4, [pc, #52]	; (801241c <__libc_init_array+0x3c>)
 80123e6:	1b64      	subs	r4, r4, r5
 80123e8:	10a4      	asrs	r4, r4, #2
 80123ea:	2600      	movs	r6, #0
 80123ec:	42a6      	cmp	r6, r4
 80123ee:	d109      	bne.n	8012404 <__libc_init_array+0x24>
 80123f0:	4d0b      	ldr	r5, [pc, #44]	; (8012420 <__libc_init_array+0x40>)
 80123f2:	4c0c      	ldr	r4, [pc, #48]	; (8012424 <__libc_init_array+0x44>)
 80123f4:	f004 fc24 	bl	8016c40 <_init>
 80123f8:	1b64      	subs	r4, r4, r5
 80123fa:	10a4      	asrs	r4, r4, #2
 80123fc:	2600      	movs	r6, #0
 80123fe:	42a6      	cmp	r6, r4
 8012400:	d105      	bne.n	801240e <__libc_init_array+0x2e>
 8012402:	bd70      	pop	{r4, r5, r6, pc}
 8012404:	f855 3b04 	ldr.w	r3, [r5], #4
 8012408:	4798      	blx	r3
 801240a:	3601      	adds	r6, #1
 801240c:	e7ee      	b.n	80123ec <__libc_init_array+0xc>
 801240e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012412:	4798      	blx	r3
 8012414:	3601      	adds	r6, #1
 8012416:	e7f2      	b.n	80123fe <__libc_init_array+0x1e>
 8012418:	0801716c 	.word	0x0801716c
 801241c:	0801716c 	.word	0x0801716c
 8012420:	0801716c 	.word	0x0801716c
 8012424:	08017170 	.word	0x08017170

08012428 <malloc>:
 8012428:	4b02      	ldr	r3, [pc, #8]	; (8012434 <malloc+0xc>)
 801242a:	4601      	mov	r1, r0
 801242c:	6818      	ldr	r0, [r3, #0]
 801242e:	f000 b871 	b.w	8012514 <_malloc_r>
 8012432:	bf00      	nop
 8012434:	24000158 	.word	0x24000158

08012438 <free>:
 8012438:	4b02      	ldr	r3, [pc, #8]	; (8012444 <free+0xc>)
 801243a:	4601      	mov	r1, r0
 801243c:	6818      	ldr	r0, [r3, #0]
 801243e:	f000 b819 	b.w	8012474 <_free_r>
 8012442:	bf00      	nop
 8012444:	24000158 	.word	0x24000158

08012448 <memcpy>:
 8012448:	440a      	add	r2, r1
 801244a:	4291      	cmp	r1, r2
 801244c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8012450:	d100      	bne.n	8012454 <memcpy+0xc>
 8012452:	4770      	bx	lr
 8012454:	b510      	push	{r4, lr}
 8012456:	f811 4b01 	ldrb.w	r4, [r1], #1
 801245a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801245e:	4291      	cmp	r1, r2
 8012460:	d1f9      	bne.n	8012456 <memcpy+0xe>
 8012462:	bd10      	pop	{r4, pc}

08012464 <memset>:
 8012464:	4402      	add	r2, r0
 8012466:	4603      	mov	r3, r0
 8012468:	4293      	cmp	r3, r2
 801246a:	d100      	bne.n	801246e <memset+0xa>
 801246c:	4770      	bx	lr
 801246e:	f803 1b01 	strb.w	r1, [r3], #1
 8012472:	e7f9      	b.n	8012468 <memset+0x4>

08012474 <_free_r>:
 8012474:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012476:	2900      	cmp	r1, #0
 8012478:	d048      	beq.n	801250c <_free_r+0x98>
 801247a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801247e:	9001      	str	r0, [sp, #4]
 8012480:	2b00      	cmp	r3, #0
 8012482:	f1a1 0404 	sub.w	r4, r1, #4
 8012486:	bfb8      	it	lt
 8012488:	18e4      	addlt	r4, r4, r3
 801248a:	f002 ff61 	bl	8015350 <__malloc_lock>
 801248e:	4a20      	ldr	r2, [pc, #128]	; (8012510 <_free_r+0x9c>)
 8012490:	9801      	ldr	r0, [sp, #4]
 8012492:	6813      	ldr	r3, [r2, #0]
 8012494:	4615      	mov	r5, r2
 8012496:	b933      	cbnz	r3, 80124a6 <_free_r+0x32>
 8012498:	6063      	str	r3, [r4, #4]
 801249a:	6014      	str	r4, [r2, #0]
 801249c:	b003      	add	sp, #12
 801249e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80124a2:	f002 bf5b 	b.w	801535c <__malloc_unlock>
 80124a6:	42a3      	cmp	r3, r4
 80124a8:	d90b      	bls.n	80124c2 <_free_r+0x4e>
 80124aa:	6821      	ldr	r1, [r4, #0]
 80124ac:	1862      	adds	r2, r4, r1
 80124ae:	4293      	cmp	r3, r2
 80124b0:	bf04      	itt	eq
 80124b2:	681a      	ldreq	r2, [r3, #0]
 80124b4:	685b      	ldreq	r3, [r3, #4]
 80124b6:	6063      	str	r3, [r4, #4]
 80124b8:	bf04      	itt	eq
 80124ba:	1852      	addeq	r2, r2, r1
 80124bc:	6022      	streq	r2, [r4, #0]
 80124be:	602c      	str	r4, [r5, #0]
 80124c0:	e7ec      	b.n	801249c <_free_r+0x28>
 80124c2:	461a      	mov	r2, r3
 80124c4:	685b      	ldr	r3, [r3, #4]
 80124c6:	b10b      	cbz	r3, 80124cc <_free_r+0x58>
 80124c8:	42a3      	cmp	r3, r4
 80124ca:	d9fa      	bls.n	80124c2 <_free_r+0x4e>
 80124cc:	6811      	ldr	r1, [r2, #0]
 80124ce:	1855      	adds	r5, r2, r1
 80124d0:	42a5      	cmp	r5, r4
 80124d2:	d10b      	bne.n	80124ec <_free_r+0x78>
 80124d4:	6824      	ldr	r4, [r4, #0]
 80124d6:	4421      	add	r1, r4
 80124d8:	1854      	adds	r4, r2, r1
 80124da:	42a3      	cmp	r3, r4
 80124dc:	6011      	str	r1, [r2, #0]
 80124de:	d1dd      	bne.n	801249c <_free_r+0x28>
 80124e0:	681c      	ldr	r4, [r3, #0]
 80124e2:	685b      	ldr	r3, [r3, #4]
 80124e4:	6053      	str	r3, [r2, #4]
 80124e6:	4421      	add	r1, r4
 80124e8:	6011      	str	r1, [r2, #0]
 80124ea:	e7d7      	b.n	801249c <_free_r+0x28>
 80124ec:	d902      	bls.n	80124f4 <_free_r+0x80>
 80124ee:	230c      	movs	r3, #12
 80124f0:	6003      	str	r3, [r0, #0]
 80124f2:	e7d3      	b.n	801249c <_free_r+0x28>
 80124f4:	6825      	ldr	r5, [r4, #0]
 80124f6:	1961      	adds	r1, r4, r5
 80124f8:	428b      	cmp	r3, r1
 80124fa:	bf04      	itt	eq
 80124fc:	6819      	ldreq	r1, [r3, #0]
 80124fe:	685b      	ldreq	r3, [r3, #4]
 8012500:	6063      	str	r3, [r4, #4]
 8012502:	bf04      	itt	eq
 8012504:	1949      	addeq	r1, r1, r5
 8012506:	6021      	streq	r1, [r4, #0]
 8012508:	6054      	str	r4, [r2, #4]
 801250a:	e7c7      	b.n	801249c <_free_r+0x28>
 801250c:	b003      	add	sp, #12
 801250e:	bd30      	pop	{r4, r5, pc}
 8012510:	240005f0 	.word	0x240005f0

08012514 <_malloc_r>:
 8012514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012516:	1ccd      	adds	r5, r1, #3
 8012518:	f025 0503 	bic.w	r5, r5, #3
 801251c:	3508      	adds	r5, #8
 801251e:	2d0c      	cmp	r5, #12
 8012520:	bf38      	it	cc
 8012522:	250c      	movcc	r5, #12
 8012524:	2d00      	cmp	r5, #0
 8012526:	4606      	mov	r6, r0
 8012528:	db01      	blt.n	801252e <_malloc_r+0x1a>
 801252a:	42a9      	cmp	r1, r5
 801252c:	d903      	bls.n	8012536 <_malloc_r+0x22>
 801252e:	230c      	movs	r3, #12
 8012530:	6033      	str	r3, [r6, #0]
 8012532:	2000      	movs	r0, #0
 8012534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012536:	f002 ff0b 	bl	8015350 <__malloc_lock>
 801253a:	4921      	ldr	r1, [pc, #132]	; (80125c0 <_malloc_r+0xac>)
 801253c:	680a      	ldr	r2, [r1, #0]
 801253e:	4614      	mov	r4, r2
 8012540:	b99c      	cbnz	r4, 801256a <_malloc_r+0x56>
 8012542:	4f20      	ldr	r7, [pc, #128]	; (80125c4 <_malloc_r+0xb0>)
 8012544:	683b      	ldr	r3, [r7, #0]
 8012546:	b923      	cbnz	r3, 8012552 <_malloc_r+0x3e>
 8012548:	4621      	mov	r1, r4
 801254a:	4630      	mov	r0, r6
 801254c:	f000 fe82 	bl	8013254 <_sbrk_r>
 8012550:	6038      	str	r0, [r7, #0]
 8012552:	4629      	mov	r1, r5
 8012554:	4630      	mov	r0, r6
 8012556:	f000 fe7d 	bl	8013254 <_sbrk_r>
 801255a:	1c43      	adds	r3, r0, #1
 801255c:	d123      	bne.n	80125a6 <_malloc_r+0x92>
 801255e:	230c      	movs	r3, #12
 8012560:	6033      	str	r3, [r6, #0]
 8012562:	4630      	mov	r0, r6
 8012564:	f002 fefa 	bl	801535c <__malloc_unlock>
 8012568:	e7e3      	b.n	8012532 <_malloc_r+0x1e>
 801256a:	6823      	ldr	r3, [r4, #0]
 801256c:	1b5b      	subs	r3, r3, r5
 801256e:	d417      	bmi.n	80125a0 <_malloc_r+0x8c>
 8012570:	2b0b      	cmp	r3, #11
 8012572:	d903      	bls.n	801257c <_malloc_r+0x68>
 8012574:	6023      	str	r3, [r4, #0]
 8012576:	441c      	add	r4, r3
 8012578:	6025      	str	r5, [r4, #0]
 801257a:	e004      	b.n	8012586 <_malloc_r+0x72>
 801257c:	6863      	ldr	r3, [r4, #4]
 801257e:	42a2      	cmp	r2, r4
 8012580:	bf0c      	ite	eq
 8012582:	600b      	streq	r3, [r1, #0]
 8012584:	6053      	strne	r3, [r2, #4]
 8012586:	4630      	mov	r0, r6
 8012588:	f002 fee8 	bl	801535c <__malloc_unlock>
 801258c:	f104 000b 	add.w	r0, r4, #11
 8012590:	1d23      	adds	r3, r4, #4
 8012592:	f020 0007 	bic.w	r0, r0, #7
 8012596:	1ac2      	subs	r2, r0, r3
 8012598:	d0cc      	beq.n	8012534 <_malloc_r+0x20>
 801259a:	1a1b      	subs	r3, r3, r0
 801259c:	50a3      	str	r3, [r4, r2]
 801259e:	e7c9      	b.n	8012534 <_malloc_r+0x20>
 80125a0:	4622      	mov	r2, r4
 80125a2:	6864      	ldr	r4, [r4, #4]
 80125a4:	e7cc      	b.n	8012540 <_malloc_r+0x2c>
 80125a6:	1cc4      	adds	r4, r0, #3
 80125a8:	f024 0403 	bic.w	r4, r4, #3
 80125ac:	42a0      	cmp	r0, r4
 80125ae:	d0e3      	beq.n	8012578 <_malloc_r+0x64>
 80125b0:	1a21      	subs	r1, r4, r0
 80125b2:	4630      	mov	r0, r6
 80125b4:	f000 fe4e 	bl	8013254 <_sbrk_r>
 80125b8:	3001      	adds	r0, #1
 80125ba:	d1dd      	bne.n	8012578 <_malloc_r+0x64>
 80125bc:	e7cf      	b.n	801255e <_malloc_r+0x4a>
 80125be:	bf00      	nop
 80125c0:	240005f0 	.word	0x240005f0
 80125c4:	240005f4 	.word	0x240005f4

080125c8 <__cvt>:
 80125c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80125ca:	ed2d 8b02 	vpush	{d8}
 80125ce:	eeb0 8b40 	vmov.f64	d8, d0
 80125d2:	b085      	sub	sp, #20
 80125d4:	4617      	mov	r7, r2
 80125d6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80125d8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80125da:	ee18 2a90 	vmov	r2, s17
 80125de:	f025 0520 	bic.w	r5, r5, #32
 80125e2:	2a00      	cmp	r2, #0
 80125e4:	bfb6      	itet	lt
 80125e6:	222d      	movlt	r2, #45	; 0x2d
 80125e8:	2200      	movge	r2, #0
 80125ea:	eeb1 8b40 	vneglt.f64	d8, d0
 80125ee:	2d46      	cmp	r5, #70	; 0x46
 80125f0:	460c      	mov	r4, r1
 80125f2:	701a      	strb	r2, [r3, #0]
 80125f4:	d004      	beq.n	8012600 <__cvt+0x38>
 80125f6:	2d45      	cmp	r5, #69	; 0x45
 80125f8:	d100      	bne.n	80125fc <__cvt+0x34>
 80125fa:	3401      	adds	r4, #1
 80125fc:	2102      	movs	r1, #2
 80125fe:	e000      	b.n	8012602 <__cvt+0x3a>
 8012600:	2103      	movs	r1, #3
 8012602:	ab03      	add	r3, sp, #12
 8012604:	9301      	str	r3, [sp, #4]
 8012606:	ab02      	add	r3, sp, #8
 8012608:	9300      	str	r3, [sp, #0]
 801260a:	4622      	mov	r2, r4
 801260c:	4633      	mov	r3, r6
 801260e:	eeb0 0b48 	vmov.f64	d0, d8
 8012612:	f001 fd95 	bl	8014140 <_dtoa_r>
 8012616:	2d47      	cmp	r5, #71	; 0x47
 8012618:	d109      	bne.n	801262e <__cvt+0x66>
 801261a:	07fb      	lsls	r3, r7, #31
 801261c:	d407      	bmi.n	801262e <__cvt+0x66>
 801261e:	9b03      	ldr	r3, [sp, #12]
 8012620:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012622:	1a1b      	subs	r3, r3, r0
 8012624:	6013      	str	r3, [r2, #0]
 8012626:	b005      	add	sp, #20
 8012628:	ecbd 8b02 	vpop	{d8}
 801262c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801262e:	2d46      	cmp	r5, #70	; 0x46
 8012630:	eb00 0204 	add.w	r2, r0, r4
 8012634:	d10c      	bne.n	8012650 <__cvt+0x88>
 8012636:	7803      	ldrb	r3, [r0, #0]
 8012638:	2b30      	cmp	r3, #48	; 0x30
 801263a:	d107      	bne.n	801264c <__cvt+0x84>
 801263c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012644:	bf1c      	itt	ne
 8012646:	f1c4 0401 	rsbne	r4, r4, #1
 801264a:	6034      	strne	r4, [r6, #0]
 801264c:	6833      	ldr	r3, [r6, #0]
 801264e:	441a      	add	r2, r3
 8012650:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012658:	bf08      	it	eq
 801265a:	9203      	streq	r2, [sp, #12]
 801265c:	2130      	movs	r1, #48	; 0x30
 801265e:	9b03      	ldr	r3, [sp, #12]
 8012660:	4293      	cmp	r3, r2
 8012662:	d2dc      	bcs.n	801261e <__cvt+0x56>
 8012664:	1c5c      	adds	r4, r3, #1
 8012666:	9403      	str	r4, [sp, #12]
 8012668:	7019      	strb	r1, [r3, #0]
 801266a:	e7f8      	b.n	801265e <__cvt+0x96>

0801266c <__exponent>:
 801266c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801266e:	4603      	mov	r3, r0
 8012670:	2900      	cmp	r1, #0
 8012672:	bfb8      	it	lt
 8012674:	4249      	neglt	r1, r1
 8012676:	f803 2b02 	strb.w	r2, [r3], #2
 801267a:	bfb4      	ite	lt
 801267c:	222d      	movlt	r2, #45	; 0x2d
 801267e:	222b      	movge	r2, #43	; 0x2b
 8012680:	2909      	cmp	r1, #9
 8012682:	7042      	strb	r2, [r0, #1]
 8012684:	dd2a      	ble.n	80126dc <__exponent+0x70>
 8012686:	f10d 0407 	add.w	r4, sp, #7
 801268a:	46a4      	mov	ip, r4
 801268c:	270a      	movs	r7, #10
 801268e:	46a6      	mov	lr, r4
 8012690:	460a      	mov	r2, r1
 8012692:	fb91 f6f7 	sdiv	r6, r1, r7
 8012696:	fb07 1516 	mls	r5, r7, r6, r1
 801269a:	3530      	adds	r5, #48	; 0x30
 801269c:	2a63      	cmp	r2, #99	; 0x63
 801269e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80126a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80126a6:	4631      	mov	r1, r6
 80126a8:	dcf1      	bgt.n	801268e <__exponent+0x22>
 80126aa:	3130      	adds	r1, #48	; 0x30
 80126ac:	f1ae 0502 	sub.w	r5, lr, #2
 80126b0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80126b4:	1c44      	adds	r4, r0, #1
 80126b6:	4629      	mov	r1, r5
 80126b8:	4561      	cmp	r1, ip
 80126ba:	d30a      	bcc.n	80126d2 <__exponent+0x66>
 80126bc:	f10d 0209 	add.w	r2, sp, #9
 80126c0:	eba2 020e 	sub.w	r2, r2, lr
 80126c4:	4565      	cmp	r5, ip
 80126c6:	bf88      	it	hi
 80126c8:	2200      	movhi	r2, #0
 80126ca:	4413      	add	r3, r2
 80126cc:	1a18      	subs	r0, r3, r0
 80126ce:	b003      	add	sp, #12
 80126d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80126d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80126d6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80126da:	e7ed      	b.n	80126b8 <__exponent+0x4c>
 80126dc:	2330      	movs	r3, #48	; 0x30
 80126de:	3130      	adds	r1, #48	; 0x30
 80126e0:	7083      	strb	r3, [r0, #2]
 80126e2:	70c1      	strb	r1, [r0, #3]
 80126e4:	1d03      	adds	r3, r0, #4
 80126e6:	e7f1      	b.n	80126cc <__exponent+0x60>

080126e8 <_printf_float>:
 80126e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126ec:	b08b      	sub	sp, #44	; 0x2c
 80126ee:	460c      	mov	r4, r1
 80126f0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80126f4:	4616      	mov	r6, r2
 80126f6:	461f      	mov	r7, r3
 80126f8:	4605      	mov	r5, r0
 80126fa:	f002 fe13 	bl	8015324 <_localeconv_r>
 80126fe:	f8d0 b000 	ldr.w	fp, [r0]
 8012702:	4658      	mov	r0, fp
 8012704:	f7ed fe04 	bl	8000310 <strlen>
 8012708:	2300      	movs	r3, #0
 801270a:	9308      	str	r3, [sp, #32]
 801270c:	f8d8 3000 	ldr.w	r3, [r8]
 8012710:	f894 9018 	ldrb.w	r9, [r4, #24]
 8012714:	6822      	ldr	r2, [r4, #0]
 8012716:	3307      	adds	r3, #7
 8012718:	f023 0307 	bic.w	r3, r3, #7
 801271c:	f103 0108 	add.w	r1, r3, #8
 8012720:	f8c8 1000 	str.w	r1, [r8]
 8012724:	4682      	mov	sl, r0
 8012726:	e9d3 0100 	ldrd	r0, r1, [r3]
 801272a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 801272e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8012990 <_printf_float+0x2a8>
 8012732:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8012736:	eeb0 6bc0 	vabs.f64	d6, d0
 801273a:	eeb4 6b47 	vcmp.f64	d6, d7
 801273e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012742:	dd24      	ble.n	801278e <_printf_float+0xa6>
 8012744:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8012748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801274c:	d502      	bpl.n	8012754 <_printf_float+0x6c>
 801274e:	232d      	movs	r3, #45	; 0x2d
 8012750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012754:	4b90      	ldr	r3, [pc, #576]	; (8012998 <_printf_float+0x2b0>)
 8012756:	4891      	ldr	r0, [pc, #580]	; (801299c <_printf_float+0x2b4>)
 8012758:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801275c:	bf94      	ite	ls
 801275e:	4698      	movls	r8, r3
 8012760:	4680      	movhi	r8, r0
 8012762:	2303      	movs	r3, #3
 8012764:	6123      	str	r3, [r4, #16]
 8012766:	f022 0204 	bic.w	r2, r2, #4
 801276a:	2300      	movs	r3, #0
 801276c:	6022      	str	r2, [r4, #0]
 801276e:	9304      	str	r3, [sp, #16]
 8012770:	9700      	str	r7, [sp, #0]
 8012772:	4633      	mov	r3, r6
 8012774:	aa09      	add	r2, sp, #36	; 0x24
 8012776:	4621      	mov	r1, r4
 8012778:	4628      	mov	r0, r5
 801277a:	f000 f9d3 	bl	8012b24 <_printf_common>
 801277e:	3001      	adds	r0, #1
 8012780:	f040 808a 	bne.w	8012898 <_printf_float+0x1b0>
 8012784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012788:	b00b      	add	sp, #44	; 0x2c
 801278a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801278e:	eeb4 0b40 	vcmp.f64	d0, d0
 8012792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012796:	d709      	bvc.n	80127ac <_printf_float+0xc4>
 8012798:	ee10 3a90 	vmov	r3, s1
 801279c:	2b00      	cmp	r3, #0
 801279e:	bfbc      	itt	lt
 80127a0:	232d      	movlt	r3, #45	; 0x2d
 80127a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80127a6:	487e      	ldr	r0, [pc, #504]	; (80129a0 <_printf_float+0x2b8>)
 80127a8:	4b7e      	ldr	r3, [pc, #504]	; (80129a4 <_printf_float+0x2bc>)
 80127aa:	e7d5      	b.n	8012758 <_printf_float+0x70>
 80127ac:	6863      	ldr	r3, [r4, #4]
 80127ae:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80127b2:	9104      	str	r1, [sp, #16]
 80127b4:	1c59      	adds	r1, r3, #1
 80127b6:	d13c      	bne.n	8012832 <_printf_float+0x14a>
 80127b8:	2306      	movs	r3, #6
 80127ba:	6063      	str	r3, [r4, #4]
 80127bc:	2300      	movs	r3, #0
 80127be:	9303      	str	r3, [sp, #12]
 80127c0:	ab08      	add	r3, sp, #32
 80127c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80127c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80127ca:	ab07      	add	r3, sp, #28
 80127cc:	6861      	ldr	r1, [r4, #4]
 80127ce:	9300      	str	r3, [sp, #0]
 80127d0:	6022      	str	r2, [r4, #0]
 80127d2:	f10d 031b 	add.w	r3, sp, #27
 80127d6:	4628      	mov	r0, r5
 80127d8:	f7ff fef6 	bl	80125c8 <__cvt>
 80127dc:	9b04      	ldr	r3, [sp, #16]
 80127de:	9907      	ldr	r1, [sp, #28]
 80127e0:	2b47      	cmp	r3, #71	; 0x47
 80127e2:	4680      	mov	r8, r0
 80127e4:	d108      	bne.n	80127f8 <_printf_float+0x110>
 80127e6:	1cc8      	adds	r0, r1, #3
 80127e8:	db02      	blt.n	80127f0 <_printf_float+0x108>
 80127ea:	6863      	ldr	r3, [r4, #4]
 80127ec:	4299      	cmp	r1, r3
 80127ee:	dd41      	ble.n	8012874 <_printf_float+0x18c>
 80127f0:	f1a9 0902 	sub.w	r9, r9, #2
 80127f4:	fa5f f989 	uxtb.w	r9, r9
 80127f8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80127fc:	d820      	bhi.n	8012840 <_printf_float+0x158>
 80127fe:	3901      	subs	r1, #1
 8012800:	464a      	mov	r2, r9
 8012802:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012806:	9107      	str	r1, [sp, #28]
 8012808:	f7ff ff30 	bl	801266c <__exponent>
 801280c:	9a08      	ldr	r2, [sp, #32]
 801280e:	9004      	str	r0, [sp, #16]
 8012810:	1813      	adds	r3, r2, r0
 8012812:	2a01      	cmp	r2, #1
 8012814:	6123      	str	r3, [r4, #16]
 8012816:	dc02      	bgt.n	801281e <_printf_float+0x136>
 8012818:	6822      	ldr	r2, [r4, #0]
 801281a:	07d2      	lsls	r2, r2, #31
 801281c:	d501      	bpl.n	8012822 <_printf_float+0x13a>
 801281e:	3301      	adds	r3, #1
 8012820:	6123      	str	r3, [r4, #16]
 8012822:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8012826:	2b00      	cmp	r3, #0
 8012828:	d0a2      	beq.n	8012770 <_printf_float+0x88>
 801282a:	232d      	movs	r3, #45	; 0x2d
 801282c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012830:	e79e      	b.n	8012770 <_printf_float+0x88>
 8012832:	9904      	ldr	r1, [sp, #16]
 8012834:	2947      	cmp	r1, #71	; 0x47
 8012836:	d1c1      	bne.n	80127bc <_printf_float+0xd4>
 8012838:	2b00      	cmp	r3, #0
 801283a:	d1bf      	bne.n	80127bc <_printf_float+0xd4>
 801283c:	2301      	movs	r3, #1
 801283e:	e7bc      	b.n	80127ba <_printf_float+0xd2>
 8012840:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8012844:	d118      	bne.n	8012878 <_printf_float+0x190>
 8012846:	2900      	cmp	r1, #0
 8012848:	6863      	ldr	r3, [r4, #4]
 801284a:	dd0b      	ble.n	8012864 <_printf_float+0x17c>
 801284c:	6121      	str	r1, [r4, #16]
 801284e:	b913      	cbnz	r3, 8012856 <_printf_float+0x16e>
 8012850:	6822      	ldr	r2, [r4, #0]
 8012852:	07d0      	lsls	r0, r2, #31
 8012854:	d502      	bpl.n	801285c <_printf_float+0x174>
 8012856:	3301      	adds	r3, #1
 8012858:	440b      	add	r3, r1
 801285a:	6123      	str	r3, [r4, #16]
 801285c:	2300      	movs	r3, #0
 801285e:	65a1      	str	r1, [r4, #88]	; 0x58
 8012860:	9304      	str	r3, [sp, #16]
 8012862:	e7de      	b.n	8012822 <_printf_float+0x13a>
 8012864:	b913      	cbnz	r3, 801286c <_printf_float+0x184>
 8012866:	6822      	ldr	r2, [r4, #0]
 8012868:	07d2      	lsls	r2, r2, #31
 801286a:	d501      	bpl.n	8012870 <_printf_float+0x188>
 801286c:	3302      	adds	r3, #2
 801286e:	e7f4      	b.n	801285a <_printf_float+0x172>
 8012870:	2301      	movs	r3, #1
 8012872:	e7f2      	b.n	801285a <_printf_float+0x172>
 8012874:	f04f 0967 	mov.w	r9, #103	; 0x67
 8012878:	9b08      	ldr	r3, [sp, #32]
 801287a:	4299      	cmp	r1, r3
 801287c:	db05      	blt.n	801288a <_printf_float+0x1a2>
 801287e:	6823      	ldr	r3, [r4, #0]
 8012880:	6121      	str	r1, [r4, #16]
 8012882:	07d8      	lsls	r0, r3, #31
 8012884:	d5ea      	bpl.n	801285c <_printf_float+0x174>
 8012886:	1c4b      	adds	r3, r1, #1
 8012888:	e7e7      	b.n	801285a <_printf_float+0x172>
 801288a:	2900      	cmp	r1, #0
 801288c:	bfd4      	ite	le
 801288e:	f1c1 0202 	rsble	r2, r1, #2
 8012892:	2201      	movgt	r2, #1
 8012894:	4413      	add	r3, r2
 8012896:	e7e0      	b.n	801285a <_printf_float+0x172>
 8012898:	6823      	ldr	r3, [r4, #0]
 801289a:	055a      	lsls	r2, r3, #21
 801289c:	d407      	bmi.n	80128ae <_printf_float+0x1c6>
 801289e:	6923      	ldr	r3, [r4, #16]
 80128a0:	4642      	mov	r2, r8
 80128a2:	4631      	mov	r1, r6
 80128a4:	4628      	mov	r0, r5
 80128a6:	47b8      	blx	r7
 80128a8:	3001      	adds	r0, #1
 80128aa:	d12a      	bne.n	8012902 <_printf_float+0x21a>
 80128ac:	e76a      	b.n	8012784 <_printf_float+0x9c>
 80128ae:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80128b2:	f240 80e2 	bls.w	8012a7a <_printf_float+0x392>
 80128b6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80128ba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80128be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128c2:	d133      	bne.n	801292c <_printf_float+0x244>
 80128c4:	4a38      	ldr	r2, [pc, #224]	; (80129a8 <_printf_float+0x2c0>)
 80128c6:	2301      	movs	r3, #1
 80128c8:	4631      	mov	r1, r6
 80128ca:	4628      	mov	r0, r5
 80128cc:	47b8      	blx	r7
 80128ce:	3001      	adds	r0, #1
 80128d0:	f43f af58 	beq.w	8012784 <_printf_float+0x9c>
 80128d4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80128d8:	429a      	cmp	r2, r3
 80128da:	db02      	blt.n	80128e2 <_printf_float+0x1fa>
 80128dc:	6823      	ldr	r3, [r4, #0]
 80128de:	07d8      	lsls	r0, r3, #31
 80128e0:	d50f      	bpl.n	8012902 <_printf_float+0x21a>
 80128e2:	4653      	mov	r3, sl
 80128e4:	465a      	mov	r2, fp
 80128e6:	4631      	mov	r1, r6
 80128e8:	4628      	mov	r0, r5
 80128ea:	47b8      	blx	r7
 80128ec:	3001      	adds	r0, #1
 80128ee:	f43f af49 	beq.w	8012784 <_printf_float+0x9c>
 80128f2:	f04f 0800 	mov.w	r8, #0
 80128f6:	f104 091a 	add.w	r9, r4, #26
 80128fa:	9b08      	ldr	r3, [sp, #32]
 80128fc:	3b01      	subs	r3, #1
 80128fe:	4543      	cmp	r3, r8
 8012900:	dc09      	bgt.n	8012916 <_printf_float+0x22e>
 8012902:	6823      	ldr	r3, [r4, #0]
 8012904:	079b      	lsls	r3, r3, #30
 8012906:	f100 8108 	bmi.w	8012b1a <_printf_float+0x432>
 801290a:	68e0      	ldr	r0, [r4, #12]
 801290c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801290e:	4298      	cmp	r0, r3
 8012910:	bfb8      	it	lt
 8012912:	4618      	movlt	r0, r3
 8012914:	e738      	b.n	8012788 <_printf_float+0xa0>
 8012916:	2301      	movs	r3, #1
 8012918:	464a      	mov	r2, r9
 801291a:	4631      	mov	r1, r6
 801291c:	4628      	mov	r0, r5
 801291e:	47b8      	blx	r7
 8012920:	3001      	adds	r0, #1
 8012922:	f43f af2f 	beq.w	8012784 <_printf_float+0x9c>
 8012926:	f108 0801 	add.w	r8, r8, #1
 801292a:	e7e6      	b.n	80128fa <_printf_float+0x212>
 801292c:	9b07      	ldr	r3, [sp, #28]
 801292e:	2b00      	cmp	r3, #0
 8012930:	dc3c      	bgt.n	80129ac <_printf_float+0x2c4>
 8012932:	4a1d      	ldr	r2, [pc, #116]	; (80129a8 <_printf_float+0x2c0>)
 8012934:	2301      	movs	r3, #1
 8012936:	4631      	mov	r1, r6
 8012938:	4628      	mov	r0, r5
 801293a:	47b8      	blx	r7
 801293c:	3001      	adds	r0, #1
 801293e:	f43f af21 	beq.w	8012784 <_printf_float+0x9c>
 8012942:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8012946:	4313      	orrs	r3, r2
 8012948:	d102      	bne.n	8012950 <_printf_float+0x268>
 801294a:	6823      	ldr	r3, [r4, #0]
 801294c:	07d9      	lsls	r1, r3, #31
 801294e:	d5d8      	bpl.n	8012902 <_printf_float+0x21a>
 8012950:	4653      	mov	r3, sl
 8012952:	465a      	mov	r2, fp
 8012954:	4631      	mov	r1, r6
 8012956:	4628      	mov	r0, r5
 8012958:	47b8      	blx	r7
 801295a:	3001      	adds	r0, #1
 801295c:	f43f af12 	beq.w	8012784 <_printf_float+0x9c>
 8012960:	f04f 0900 	mov.w	r9, #0
 8012964:	f104 0a1a 	add.w	sl, r4, #26
 8012968:	9b07      	ldr	r3, [sp, #28]
 801296a:	425b      	negs	r3, r3
 801296c:	454b      	cmp	r3, r9
 801296e:	dc01      	bgt.n	8012974 <_printf_float+0x28c>
 8012970:	9b08      	ldr	r3, [sp, #32]
 8012972:	e795      	b.n	80128a0 <_printf_float+0x1b8>
 8012974:	2301      	movs	r3, #1
 8012976:	4652      	mov	r2, sl
 8012978:	4631      	mov	r1, r6
 801297a:	4628      	mov	r0, r5
 801297c:	47b8      	blx	r7
 801297e:	3001      	adds	r0, #1
 8012980:	f43f af00 	beq.w	8012784 <_printf_float+0x9c>
 8012984:	f109 0901 	add.w	r9, r9, #1
 8012988:	e7ee      	b.n	8012968 <_printf_float+0x280>
 801298a:	bf00      	nop
 801298c:	f3af 8000 	nop.w
 8012990:	ffffffff 	.word	0xffffffff
 8012994:	7fefffff 	.word	0x7fefffff
 8012998:	08016cb0 	.word	0x08016cb0
 801299c:	08016cb4 	.word	0x08016cb4
 80129a0:	08016cbc 	.word	0x08016cbc
 80129a4:	08016cb8 	.word	0x08016cb8
 80129a8:	08016cc0 	.word	0x08016cc0
 80129ac:	9a08      	ldr	r2, [sp, #32]
 80129ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80129b0:	429a      	cmp	r2, r3
 80129b2:	bfa8      	it	ge
 80129b4:	461a      	movge	r2, r3
 80129b6:	2a00      	cmp	r2, #0
 80129b8:	4691      	mov	r9, r2
 80129ba:	dc38      	bgt.n	8012a2e <_printf_float+0x346>
 80129bc:	2300      	movs	r3, #0
 80129be:	9305      	str	r3, [sp, #20]
 80129c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80129c4:	f104 021a 	add.w	r2, r4, #26
 80129c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80129ca:	9905      	ldr	r1, [sp, #20]
 80129cc:	9304      	str	r3, [sp, #16]
 80129ce:	eba3 0309 	sub.w	r3, r3, r9
 80129d2:	428b      	cmp	r3, r1
 80129d4:	dc33      	bgt.n	8012a3e <_printf_float+0x356>
 80129d6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80129da:	429a      	cmp	r2, r3
 80129dc:	db3c      	blt.n	8012a58 <_printf_float+0x370>
 80129de:	6823      	ldr	r3, [r4, #0]
 80129e0:	07da      	lsls	r2, r3, #31
 80129e2:	d439      	bmi.n	8012a58 <_printf_float+0x370>
 80129e4:	9a08      	ldr	r2, [sp, #32]
 80129e6:	9b04      	ldr	r3, [sp, #16]
 80129e8:	9907      	ldr	r1, [sp, #28]
 80129ea:	1ad3      	subs	r3, r2, r3
 80129ec:	eba2 0901 	sub.w	r9, r2, r1
 80129f0:	4599      	cmp	r9, r3
 80129f2:	bfa8      	it	ge
 80129f4:	4699      	movge	r9, r3
 80129f6:	f1b9 0f00 	cmp.w	r9, #0
 80129fa:	dc35      	bgt.n	8012a68 <_printf_float+0x380>
 80129fc:	f04f 0800 	mov.w	r8, #0
 8012a00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012a04:	f104 0a1a 	add.w	sl, r4, #26
 8012a08:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8012a0c:	1a9b      	subs	r3, r3, r2
 8012a0e:	eba3 0309 	sub.w	r3, r3, r9
 8012a12:	4543      	cmp	r3, r8
 8012a14:	f77f af75 	ble.w	8012902 <_printf_float+0x21a>
 8012a18:	2301      	movs	r3, #1
 8012a1a:	4652      	mov	r2, sl
 8012a1c:	4631      	mov	r1, r6
 8012a1e:	4628      	mov	r0, r5
 8012a20:	47b8      	blx	r7
 8012a22:	3001      	adds	r0, #1
 8012a24:	f43f aeae 	beq.w	8012784 <_printf_float+0x9c>
 8012a28:	f108 0801 	add.w	r8, r8, #1
 8012a2c:	e7ec      	b.n	8012a08 <_printf_float+0x320>
 8012a2e:	4613      	mov	r3, r2
 8012a30:	4631      	mov	r1, r6
 8012a32:	4642      	mov	r2, r8
 8012a34:	4628      	mov	r0, r5
 8012a36:	47b8      	blx	r7
 8012a38:	3001      	adds	r0, #1
 8012a3a:	d1bf      	bne.n	80129bc <_printf_float+0x2d4>
 8012a3c:	e6a2      	b.n	8012784 <_printf_float+0x9c>
 8012a3e:	2301      	movs	r3, #1
 8012a40:	4631      	mov	r1, r6
 8012a42:	4628      	mov	r0, r5
 8012a44:	9204      	str	r2, [sp, #16]
 8012a46:	47b8      	blx	r7
 8012a48:	3001      	adds	r0, #1
 8012a4a:	f43f ae9b 	beq.w	8012784 <_printf_float+0x9c>
 8012a4e:	9b05      	ldr	r3, [sp, #20]
 8012a50:	9a04      	ldr	r2, [sp, #16]
 8012a52:	3301      	adds	r3, #1
 8012a54:	9305      	str	r3, [sp, #20]
 8012a56:	e7b7      	b.n	80129c8 <_printf_float+0x2e0>
 8012a58:	4653      	mov	r3, sl
 8012a5a:	465a      	mov	r2, fp
 8012a5c:	4631      	mov	r1, r6
 8012a5e:	4628      	mov	r0, r5
 8012a60:	47b8      	blx	r7
 8012a62:	3001      	adds	r0, #1
 8012a64:	d1be      	bne.n	80129e4 <_printf_float+0x2fc>
 8012a66:	e68d      	b.n	8012784 <_printf_float+0x9c>
 8012a68:	9a04      	ldr	r2, [sp, #16]
 8012a6a:	464b      	mov	r3, r9
 8012a6c:	4442      	add	r2, r8
 8012a6e:	4631      	mov	r1, r6
 8012a70:	4628      	mov	r0, r5
 8012a72:	47b8      	blx	r7
 8012a74:	3001      	adds	r0, #1
 8012a76:	d1c1      	bne.n	80129fc <_printf_float+0x314>
 8012a78:	e684      	b.n	8012784 <_printf_float+0x9c>
 8012a7a:	9a08      	ldr	r2, [sp, #32]
 8012a7c:	2a01      	cmp	r2, #1
 8012a7e:	dc01      	bgt.n	8012a84 <_printf_float+0x39c>
 8012a80:	07db      	lsls	r3, r3, #31
 8012a82:	d537      	bpl.n	8012af4 <_printf_float+0x40c>
 8012a84:	2301      	movs	r3, #1
 8012a86:	4642      	mov	r2, r8
 8012a88:	4631      	mov	r1, r6
 8012a8a:	4628      	mov	r0, r5
 8012a8c:	47b8      	blx	r7
 8012a8e:	3001      	adds	r0, #1
 8012a90:	f43f ae78 	beq.w	8012784 <_printf_float+0x9c>
 8012a94:	4653      	mov	r3, sl
 8012a96:	465a      	mov	r2, fp
 8012a98:	4631      	mov	r1, r6
 8012a9a:	4628      	mov	r0, r5
 8012a9c:	47b8      	blx	r7
 8012a9e:	3001      	adds	r0, #1
 8012aa0:	f43f ae70 	beq.w	8012784 <_printf_float+0x9c>
 8012aa4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8012aa8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ab0:	d01b      	beq.n	8012aea <_printf_float+0x402>
 8012ab2:	9b08      	ldr	r3, [sp, #32]
 8012ab4:	f108 0201 	add.w	r2, r8, #1
 8012ab8:	3b01      	subs	r3, #1
 8012aba:	4631      	mov	r1, r6
 8012abc:	4628      	mov	r0, r5
 8012abe:	47b8      	blx	r7
 8012ac0:	3001      	adds	r0, #1
 8012ac2:	d10e      	bne.n	8012ae2 <_printf_float+0x3fa>
 8012ac4:	e65e      	b.n	8012784 <_printf_float+0x9c>
 8012ac6:	2301      	movs	r3, #1
 8012ac8:	464a      	mov	r2, r9
 8012aca:	4631      	mov	r1, r6
 8012acc:	4628      	mov	r0, r5
 8012ace:	47b8      	blx	r7
 8012ad0:	3001      	adds	r0, #1
 8012ad2:	f43f ae57 	beq.w	8012784 <_printf_float+0x9c>
 8012ad6:	f108 0801 	add.w	r8, r8, #1
 8012ada:	9b08      	ldr	r3, [sp, #32]
 8012adc:	3b01      	subs	r3, #1
 8012ade:	4543      	cmp	r3, r8
 8012ae0:	dcf1      	bgt.n	8012ac6 <_printf_float+0x3de>
 8012ae2:	9b04      	ldr	r3, [sp, #16]
 8012ae4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012ae8:	e6db      	b.n	80128a2 <_printf_float+0x1ba>
 8012aea:	f04f 0800 	mov.w	r8, #0
 8012aee:	f104 091a 	add.w	r9, r4, #26
 8012af2:	e7f2      	b.n	8012ada <_printf_float+0x3f2>
 8012af4:	2301      	movs	r3, #1
 8012af6:	4642      	mov	r2, r8
 8012af8:	e7df      	b.n	8012aba <_printf_float+0x3d2>
 8012afa:	2301      	movs	r3, #1
 8012afc:	464a      	mov	r2, r9
 8012afe:	4631      	mov	r1, r6
 8012b00:	4628      	mov	r0, r5
 8012b02:	47b8      	blx	r7
 8012b04:	3001      	adds	r0, #1
 8012b06:	f43f ae3d 	beq.w	8012784 <_printf_float+0x9c>
 8012b0a:	f108 0801 	add.w	r8, r8, #1
 8012b0e:	68e3      	ldr	r3, [r4, #12]
 8012b10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012b12:	1a5b      	subs	r3, r3, r1
 8012b14:	4543      	cmp	r3, r8
 8012b16:	dcf0      	bgt.n	8012afa <_printf_float+0x412>
 8012b18:	e6f7      	b.n	801290a <_printf_float+0x222>
 8012b1a:	f04f 0800 	mov.w	r8, #0
 8012b1e:	f104 0919 	add.w	r9, r4, #25
 8012b22:	e7f4      	b.n	8012b0e <_printf_float+0x426>

08012b24 <_printf_common>:
 8012b24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b28:	4616      	mov	r6, r2
 8012b2a:	4699      	mov	r9, r3
 8012b2c:	688a      	ldr	r2, [r1, #8]
 8012b2e:	690b      	ldr	r3, [r1, #16]
 8012b30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012b34:	4293      	cmp	r3, r2
 8012b36:	bfb8      	it	lt
 8012b38:	4613      	movlt	r3, r2
 8012b3a:	6033      	str	r3, [r6, #0]
 8012b3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012b40:	4607      	mov	r7, r0
 8012b42:	460c      	mov	r4, r1
 8012b44:	b10a      	cbz	r2, 8012b4a <_printf_common+0x26>
 8012b46:	3301      	adds	r3, #1
 8012b48:	6033      	str	r3, [r6, #0]
 8012b4a:	6823      	ldr	r3, [r4, #0]
 8012b4c:	0699      	lsls	r1, r3, #26
 8012b4e:	bf42      	ittt	mi
 8012b50:	6833      	ldrmi	r3, [r6, #0]
 8012b52:	3302      	addmi	r3, #2
 8012b54:	6033      	strmi	r3, [r6, #0]
 8012b56:	6825      	ldr	r5, [r4, #0]
 8012b58:	f015 0506 	ands.w	r5, r5, #6
 8012b5c:	d106      	bne.n	8012b6c <_printf_common+0x48>
 8012b5e:	f104 0a19 	add.w	sl, r4, #25
 8012b62:	68e3      	ldr	r3, [r4, #12]
 8012b64:	6832      	ldr	r2, [r6, #0]
 8012b66:	1a9b      	subs	r3, r3, r2
 8012b68:	42ab      	cmp	r3, r5
 8012b6a:	dc26      	bgt.n	8012bba <_printf_common+0x96>
 8012b6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012b70:	1e13      	subs	r3, r2, #0
 8012b72:	6822      	ldr	r2, [r4, #0]
 8012b74:	bf18      	it	ne
 8012b76:	2301      	movne	r3, #1
 8012b78:	0692      	lsls	r2, r2, #26
 8012b7a:	d42b      	bmi.n	8012bd4 <_printf_common+0xb0>
 8012b7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012b80:	4649      	mov	r1, r9
 8012b82:	4638      	mov	r0, r7
 8012b84:	47c0      	blx	r8
 8012b86:	3001      	adds	r0, #1
 8012b88:	d01e      	beq.n	8012bc8 <_printf_common+0xa4>
 8012b8a:	6823      	ldr	r3, [r4, #0]
 8012b8c:	68e5      	ldr	r5, [r4, #12]
 8012b8e:	6832      	ldr	r2, [r6, #0]
 8012b90:	f003 0306 	and.w	r3, r3, #6
 8012b94:	2b04      	cmp	r3, #4
 8012b96:	bf08      	it	eq
 8012b98:	1aad      	subeq	r5, r5, r2
 8012b9a:	68a3      	ldr	r3, [r4, #8]
 8012b9c:	6922      	ldr	r2, [r4, #16]
 8012b9e:	bf0c      	ite	eq
 8012ba0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012ba4:	2500      	movne	r5, #0
 8012ba6:	4293      	cmp	r3, r2
 8012ba8:	bfc4      	itt	gt
 8012baa:	1a9b      	subgt	r3, r3, r2
 8012bac:	18ed      	addgt	r5, r5, r3
 8012bae:	2600      	movs	r6, #0
 8012bb0:	341a      	adds	r4, #26
 8012bb2:	42b5      	cmp	r5, r6
 8012bb4:	d11a      	bne.n	8012bec <_printf_common+0xc8>
 8012bb6:	2000      	movs	r0, #0
 8012bb8:	e008      	b.n	8012bcc <_printf_common+0xa8>
 8012bba:	2301      	movs	r3, #1
 8012bbc:	4652      	mov	r2, sl
 8012bbe:	4649      	mov	r1, r9
 8012bc0:	4638      	mov	r0, r7
 8012bc2:	47c0      	blx	r8
 8012bc4:	3001      	adds	r0, #1
 8012bc6:	d103      	bne.n	8012bd0 <_printf_common+0xac>
 8012bc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bd0:	3501      	adds	r5, #1
 8012bd2:	e7c6      	b.n	8012b62 <_printf_common+0x3e>
 8012bd4:	18e1      	adds	r1, r4, r3
 8012bd6:	1c5a      	adds	r2, r3, #1
 8012bd8:	2030      	movs	r0, #48	; 0x30
 8012bda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012bde:	4422      	add	r2, r4
 8012be0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012be4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012be8:	3302      	adds	r3, #2
 8012bea:	e7c7      	b.n	8012b7c <_printf_common+0x58>
 8012bec:	2301      	movs	r3, #1
 8012bee:	4622      	mov	r2, r4
 8012bf0:	4649      	mov	r1, r9
 8012bf2:	4638      	mov	r0, r7
 8012bf4:	47c0      	blx	r8
 8012bf6:	3001      	adds	r0, #1
 8012bf8:	d0e6      	beq.n	8012bc8 <_printf_common+0xa4>
 8012bfa:	3601      	adds	r6, #1
 8012bfc:	e7d9      	b.n	8012bb2 <_printf_common+0x8e>
	...

08012c00 <_printf_i>:
 8012c00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012c04:	460c      	mov	r4, r1
 8012c06:	4691      	mov	r9, r2
 8012c08:	7e27      	ldrb	r7, [r4, #24]
 8012c0a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012c0c:	2f78      	cmp	r7, #120	; 0x78
 8012c0e:	4680      	mov	r8, r0
 8012c10:	469a      	mov	sl, r3
 8012c12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012c16:	d807      	bhi.n	8012c28 <_printf_i+0x28>
 8012c18:	2f62      	cmp	r7, #98	; 0x62
 8012c1a:	d80a      	bhi.n	8012c32 <_printf_i+0x32>
 8012c1c:	2f00      	cmp	r7, #0
 8012c1e:	f000 80d8 	beq.w	8012dd2 <_printf_i+0x1d2>
 8012c22:	2f58      	cmp	r7, #88	; 0x58
 8012c24:	f000 80a3 	beq.w	8012d6e <_printf_i+0x16e>
 8012c28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012c2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012c30:	e03a      	b.n	8012ca8 <_printf_i+0xa8>
 8012c32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012c36:	2b15      	cmp	r3, #21
 8012c38:	d8f6      	bhi.n	8012c28 <_printf_i+0x28>
 8012c3a:	a001      	add	r0, pc, #4	; (adr r0, 8012c40 <_printf_i+0x40>)
 8012c3c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012c40:	08012c99 	.word	0x08012c99
 8012c44:	08012cad 	.word	0x08012cad
 8012c48:	08012c29 	.word	0x08012c29
 8012c4c:	08012c29 	.word	0x08012c29
 8012c50:	08012c29 	.word	0x08012c29
 8012c54:	08012c29 	.word	0x08012c29
 8012c58:	08012cad 	.word	0x08012cad
 8012c5c:	08012c29 	.word	0x08012c29
 8012c60:	08012c29 	.word	0x08012c29
 8012c64:	08012c29 	.word	0x08012c29
 8012c68:	08012c29 	.word	0x08012c29
 8012c6c:	08012db9 	.word	0x08012db9
 8012c70:	08012cdd 	.word	0x08012cdd
 8012c74:	08012d9b 	.word	0x08012d9b
 8012c78:	08012c29 	.word	0x08012c29
 8012c7c:	08012c29 	.word	0x08012c29
 8012c80:	08012ddb 	.word	0x08012ddb
 8012c84:	08012c29 	.word	0x08012c29
 8012c88:	08012cdd 	.word	0x08012cdd
 8012c8c:	08012c29 	.word	0x08012c29
 8012c90:	08012c29 	.word	0x08012c29
 8012c94:	08012da3 	.word	0x08012da3
 8012c98:	680b      	ldr	r3, [r1, #0]
 8012c9a:	1d1a      	adds	r2, r3, #4
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	600a      	str	r2, [r1, #0]
 8012ca0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012ca4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012ca8:	2301      	movs	r3, #1
 8012caa:	e0a3      	b.n	8012df4 <_printf_i+0x1f4>
 8012cac:	6825      	ldr	r5, [r4, #0]
 8012cae:	6808      	ldr	r0, [r1, #0]
 8012cb0:	062e      	lsls	r6, r5, #24
 8012cb2:	f100 0304 	add.w	r3, r0, #4
 8012cb6:	d50a      	bpl.n	8012cce <_printf_i+0xce>
 8012cb8:	6805      	ldr	r5, [r0, #0]
 8012cba:	600b      	str	r3, [r1, #0]
 8012cbc:	2d00      	cmp	r5, #0
 8012cbe:	da03      	bge.n	8012cc8 <_printf_i+0xc8>
 8012cc0:	232d      	movs	r3, #45	; 0x2d
 8012cc2:	426d      	negs	r5, r5
 8012cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012cc8:	485e      	ldr	r0, [pc, #376]	; (8012e44 <_printf_i+0x244>)
 8012cca:	230a      	movs	r3, #10
 8012ccc:	e019      	b.n	8012d02 <_printf_i+0x102>
 8012cce:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012cd2:	6805      	ldr	r5, [r0, #0]
 8012cd4:	600b      	str	r3, [r1, #0]
 8012cd6:	bf18      	it	ne
 8012cd8:	b22d      	sxthne	r5, r5
 8012cda:	e7ef      	b.n	8012cbc <_printf_i+0xbc>
 8012cdc:	680b      	ldr	r3, [r1, #0]
 8012cde:	6825      	ldr	r5, [r4, #0]
 8012ce0:	1d18      	adds	r0, r3, #4
 8012ce2:	6008      	str	r0, [r1, #0]
 8012ce4:	0628      	lsls	r0, r5, #24
 8012ce6:	d501      	bpl.n	8012cec <_printf_i+0xec>
 8012ce8:	681d      	ldr	r5, [r3, #0]
 8012cea:	e002      	b.n	8012cf2 <_printf_i+0xf2>
 8012cec:	0669      	lsls	r1, r5, #25
 8012cee:	d5fb      	bpl.n	8012ce8 <_printf_i+0xe8>
 8012cf0:	881d      	ldrh	r5, [r3, #0]
 8012cf2:	4854      	ldr	r0, [pc, #336]	; (8012e44 <_printf_i+0x244>)
 8012cf4:	2f6f      	cmp	r7, #111	; 0x6f
 8012cf6:	bf0c      	ite	eq
 8012cf8:	2308      	moveq	r3, #8
 8012cfa:	230a      	movne	r3, #10
 8012cfc:	2100      	movs	r1, #0
 8012cfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012d02:	6866      	ldr	r6, [r4, #4]
 8012d04:	60a6      	str	r6, [r4, #8]
 8012d06:	2e00      	cmp	r6, #0
 8012d08:	bfa2      	ittt	ge
 8012d0a:	6821      	ldrge	r1, [r4, #0]
 8012d0c:	f021 0104 	bicge.w	r1, r1, #4
 8012d10:	6021      	strge	r1, [r4, #0]
 8012d12:	b90d      	cbnz	r5, 8012d18 <_printf_i+0x118>
 8012d14:	2e00      	cmp	r6, #0
 8012d16:	d04d      	beq.n	8012db4 <_printf_i+0x1b4>
 8012d18:	4616      	mov	r6, r2
 8012d1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8012d1e:	fb03 5711 	mls	r7, r3, r1, r5
 8012d22:	5dc7      	ldrb	r7, [r0, r7]
 8012d24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012d28:	462f      	mov	r7, r5
 8012d2a:	42bb      	cmp	r3, r7
 8012d2c:	460d      	mov	r5, r1
 8012d2e:	d9f4      	bls.n	8012d1a <_printf_i+0x11a>
 8012d30:	2b08      	cmp	r3, #8
 8012d32:	d10b      	bne.n	8012d4c <_printf_i+0x14c>
 8012d34:	6823      	ldr	r3, [r4, #0]
 8012d36:	07df      	lsls	r7, r3, #31
 8012d38:	d508      	bpl.n	8012d4c <_printf_i+0x14c>
 8012d3a:	6923      	ldr	r3, [r4, #16]
 8012d3c:	6861      	ldr	r1, [r4, #4]
 8012d3e:	4299      	cmp	r1, r3
 8012d40:	bfde      	ittt	le
 8012d42:	2330      	movle	r3, #48	; 0x30
 8012d44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012d48:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8012d4c:	1b92      	subs	r2, r2, r6
 8012d4e:	6122      	str	r2, [r4, #16]
 8012d50:	f8cd a000 	str.w	sl, [sp]
 8012d54:	464b      	mov	r3, r9
 8012d56:	aa03      	add	r2, sp, #12
 8012d58:	4621      	mov	r1, r4
 8012d5a:	4640      	mov	r0, r8
 8012d5c:	f7ff fee2 	bl	8012b24 <_printf_common>
 8012d60:	3001      	adds	r0, #1
 8012d62:	d14c      	bne.n	8012dfe <_printf_i+0x1fe>
 8012d64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012d68:	b004      	add	sp, #16
 8012d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d6e:	4835      	ldr	r0, [pc, #212]	; (8012e44 <_printf_i+0x244>)
 8012d70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012d74:	6823      	ldr	r3, [r4, #0]
 8012d76:	680e      	ldr	r6, [r1, #0]
 8012d78:	061f      	lsls	r7, r3, #24
 8012d7a:	f856 5b04 	ldr.w	r5, [r6], #4
 8012d7e:	600e      	str	r6, [r1, #0]
 8012d80:	d514      	bpl.n	8012dac <_printf_i+0x1ac>
 8012d82:	07d9      	lsls	r1, r3, #31
 8012d84:	bf44      	itt	mi
 8012d86:	f043 0320 	orrmi.w	r3, r3, #32
 8012d8a:	6023      	strmi	r3, [r4, #0]
 8012d8c:	b91d      	cbnz	r5, 8012d96 <_printf_i+0x196>
 8012d8e:	6823      	ldr	r3, [r4, #0]
 8012d90:	f023 0320 	bic.w	r3, r3, #32
 8012d94:	6023      	str	r3, [r4, #0]
 8012d96:	2310      	movs	r3, #16
 8012d98:	e7b0      	b.n	8012cfc <_printf_i+0xfc>
 8012d9a:	6823      	ldr	r3, [r4, #0]
 8012d9c:	f043 0320 	orr.w	r3, r3, #32
 8012da0:	6023      	str	r3, [r4, #0]
 8012da2:	2378      	movs	r3, #120	; 0x78
 8012da4:	4828      	ldr	r0, [pc, #160]	; (8012e48 <_printf_i+0x248>)
 8012da6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012daa:	e7e3      	b.n	8012d74 <_printf_i+0x174>
 8012dac:	065e      	lsls	r6, r3, #25
 8012dae:	bf48      	it	mi
 8012db0:	b2ad      	uxthmi	r5, r5
 8012db2:	e7e6      	b.n	8012d82 <_printf_i+0x182>
 8012db4:	4616      	mov	r6, r2
 8012db6:	e7bb      	b.n	8012d30 <_printf_i+0x130>
 8012db8:	680b      	ldr	r3, [r1, #0]
 8012dba:	6826      	ldr	r6, [r4, #0]
 8012dbc:	6960      	ldr	r0, [r4, #20]
 8012dbe:	1d1d      	adds	r5, r3, #4
 8012dc0:	600d      	str	r5, [r1, #0]
 8012dc2:	0635      	lsls	r5, r6, #24
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	d501      	bpl.n	8012dcc <_printf_i+0x1cc>
 8012dc8:	6018      	str	r0, [r3, #0]
 8012dca:	e002      	b.n	8012dd2 <_printf_i+0x1d2>
 8012dcc:	0671      	lsls	r1, r6, #25
 8012dce:	d5fb      	bpl.n	8012dc8 <_printf_i+0x1c8>
 8012dd0:	8018      	strh	r0, [r3, #0]
 8012dd2:	2300      	movs	r3, #0
 8012dd4:	6123      	str	r3, [r4, #16]
 8012dd6:	4616      	mov	r6, r2
 8012dd8:	e7ba      	b.n	8012d50 <_printf_i+0x150>
 8012dda:	680b      	ldr	r3, [r1, #0]
 8012ddc:	1d1a      	adds	r2, r3, #4
 8012dde:	600a      	str	r2, [r1, #0]
 8012de0:	681e      	ldr	r6, [r3, #0]
 8012de2:	6862      	ldr	r2, [r4, #4]
 8012de4:	2100      	movs	r1, #0
 8012de6:	4630      	mov	r0, r6
 8012de8:	f7ed fa9a 	bl	8000320 <memchr>
 8012dec:	b108      	cbz	r0, 8012df2 <_printf_i+0x1f2>
 8012dee:	1b80      	subs	r0, r0, r6
 8012df0:	6060      	str	r0, [r4, #4]
 8012df2:	6863      	ldr	r3, [r4, #4]
 8012df4:	6123      	str	r3, [r4, #16]
 8012df6:	2300      	movs	r3, #0
 8012df8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012dfc:	e7a8      	b.n	8012d50 <_printf_i+0x150>
 8012dfe:	6923      	ldr	r3, [r4, #16]
 8012e00:	4632      	mov	r2, r6
 8012e02:	4649      	mov	r1, r9
 8012e04:	4640      	mov	r0, r8
 8012e06:	47d0      	blx	sl
 8012e08:	3001      	adds	r0, #1
 8012e0a:	d0ab      	beq.n	8012d64 <_printf_i+0x164>
 8012e0c:	6823      	ldr	r3, [r4, #0]
 8012e0e:	079b      	lsls	r3, r3, #30
 8012e10:	d413      	bmi.n	8012e3a <_printf_i+0x23a>
 8012e12:	68e0      	ldr	r0, [r4, #12]
 8012e14:	9b03      	ldr	r3, [sp, #12]
 8012e16:	4298      	cmp	r0, r3
 8012e18:	bfb8      	it	lt
 8012e1a:	4618      	movlt	r0, r3
 8012e1c:	e7a4      	b.n	8012d68 <_printf_i+0x168>
 8012e1e:	2301      	movs	r3, #1
 8012e20:	4632      	mov	r2, r6
 8012e22:	4649      	mov	r1, r9
 8012e24:	4640      	mov	r0, r8
 8012e26:	47d0      	blx	sl
 8012e28:	3001      	adds	r0, #1
 8012e2a:	d09b      	beq.n	8012d64 <_printf_i+0x164>
 8012e2c:	3501      	adds	r5, #1
 8012e2e:	68e3      	ldr	r3, [r4, #12]
 8012e30:	9903      	ldr	r1, [sp, #12]
 8012e32:	1a5b      	subs	r3, r3, r1
 8012e34:	42ab      	cmp	r3, r5
 8012e36:	dcf2      	bgt.n	8012e1e <_printf_i+0x21e>
 8012e38:	e7eb      	b.n	8012e12 <_printf_i+0x212>
 8012e3a:	2500      	movs	r5, #0
 8012e3c:	f104 0619 	add.w	r6, r4, #25
 8012e40:	e7f5      	b.n	8012e2e <_printf_i+0x22e>
 8012e42:	bf00      	nop
 8012e44:	08016cc2 	.word	0x08016cc2
 8012e48:	08016cd3 	.word	0x08016cd3

08012e4c <_scanf_float>:
 8012e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e50:	b087      	sub	sp, #28
 8012e52:	4617      	mov	r7, r2
 8012e54:	9303      	str	r3, [sp, #12]
 8012e56:	688b      	ldr	r3, [r1, #8]
 8012e58:	1e5a      	subs	r2, r3, #1
 8012e5a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8012e5e:	bf83      	ittte	hi
 8012e60:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8012e64:	195b      	addhi	r3, r3, r5
 8012e66:	9302      	strhi	r3, [sp, #8]
 8012e68:	2300      	movls	r3, #0
 8012e6a:	bf86      	itte	hi
 8012e6c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8012e70:	608b      	strhi	r3, [r1, #8]
 8012e72:	9302      	strls	r3, [sp, #8]
 8012e74:	680b      	ldr	r3, [r1, #0]
 8012e76:	468b      	mov	fp, r1
 8012e78:	2500      	movs	r5, #0
 8012e7a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8012e7e:	f84b 3b1c 	str.w	r3, [fp], #28
 8012e82:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8012e86:	4680      	mov	r8, r0
 8012e88:	460c      	mov	r4, r1
 8012e8a:	465e      	mov	r6, fp
 8012e8c:	46aa      	mov	sl, r5
 8012e8e:	46a9      	mov	r9, r5
 8012e90:	9501      	str	r5, [sp, #4]
 8012e92:	68a2      	ldr	r2, [r4, #8]
 8012e94:	b152      	cbz	r2, 8012eac <_scanf_float+0x60>
 8012e96:	683b      	ldr	r3, [r7, #0]
 8012e98:	781b      	ldrb	r3, [r3, #0]
 8012e9a:	2b4e      	cmp	r3, #78	; 0x4e
 8012e9c:	d864      	bhi.n	8012f68 <_scanf_float+0x11c>
 8012e9e:	2b40      	cmp	r3, #64	; 0x40
 8012ea0:	d83c      	bhi.n	8012f1c <_scanf_float+0xd0>
 8012ea2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8012ea6:	b2c8      	uxtb	r0, r1
 8012ea8:	280e      	cmp	r0, #14
 8012eaa:	d93a      	bls.n	8012f22 <_scanf_float+0xd6>
 8012eac:	f1b9 0f00 	cmp.w	r9, #0
 8012eb0:	d003      	beq.n	8012eba <_scanf_float+0x6e>
 8012eb2:	6823      	ldr	r3, [r4, #0]
 8012eb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012eb8:	6023      	str	r3, [r4, #0]
 8012eba:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012ebe:	f1ba 0f01 	cmp.w	sl, #1
 8012ec2:	f200 8113 	bhi.w	80130ec <_scanf_float+0x2a0>
 8012ec6:	455e      	cmp	r6, fp
 8012ec8:	f200 8105 	bhi.w	80130d6 <_scanf_float+0x28a>
 8012ecc:	2501      	movs	r5, #1
 8012ece:	4628      	mov	r0, r5
 8012ed0:	b007      	add	sp, #28
 8012ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ed6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8012eda:	2a0d      	cmp	r2, #13
 8012edc:	d8e6      	bhi.n	8012eac <_scanf_float+0x60>
 8012ede:	a101      	add	r1, pc, #4	; (adr r1, 8012ee4 <_scanf_float+0x98>)
 8012ee0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012ee4:	08013023 	.word	0x08013023
 8012ee8:	08012ead 	.word	0x08012ead
 8012eec:	08012ead 	.word	0x08012ead
 8012ef0:	08012ead 	.word	0x08012ead
 8012ef4:	08013083 	.word	0x08013083
 8012ef8:	0801305b 	.word	0x0801305b
 8012efc:	08012ead 	.word	0x08012ead
 8012f00:	08012ead 	.word	0x08012ead
 8012f04:	08013031 	.word	0x08013031
 8012f08:	08012ead 	.word	0x08012ead
 8012f0c:	08012ead 	.word	0x08012ead
 8012f10:	08012ead 	.word	0x08012ead
 8012f14:	08012ead 	.word	0x08012ead
 8012f18:	08012fe9 	.word	0x08012fe9
 8012f1c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8012f20:	e7db      	b.n	8012eda <_scanf_float+0x8e>
 8012f22:	290e      	cmp	r1, #14
 8012f24:	d8c2      	bhi.n	8012eac <_scanf_float+0x60>
 8012f26:	a001      	add	r0, pc, #4	; (adr r0, 8012f2c <_scanf_float+0xe0>)
 8012f28:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012f2c:	08012fdb 	.word	0x08012fdb
 8012f30:	08012ead 	.word	0x08012ead
 8012f34:	08012fdb 	.word	0x08012fdb
 8012f38:	0801306f 	.word	0x0801306f
 8012f3c:	08012ead 	.word	0x08012ead
 8012f40:	08012f89 	.word	0x08012f89
 8012f44:	08012fc5 	.word	0x08012fc5
 8012f48:	08012fc5 	.word	0x08012fc5
 8012f4c:	08012fc5 	.word	0x08012fc5
 8012f50:	08012fc5 	.word	0x08012fc5
 8012f54:	08012fc5 	.word	0x08012fc5
 8012f58:	08012fc5 	.word	0x08012fc5
 8012f5c:	08012fc5 	.word	0x08012fc5
 8012f60:	08012fc5 	.word	0x08012fc5
 8012f64:	08012fc5 	.word	0x08012fc5
 8012f68:	2b6e      	cmp	r3, #110	; 0x6e
 8012f6a:	d809      	bhi.n	8012f80 <_scanf_float+0x134>
 8012f6c:	2b60      	cmp	r3, #96	; 0x60
 8012f6e:	d8b2      	bhi.n	8012ed6 <_scanf_float+0x8a>
 8012f70:	2b54      	cmp	r3, #84	; 0x54
 8012f72:	d077      	beq.n	8013064 <_scanf_float+0x218>
 8012f74:	2b59      	cmp	r3, #89	; 0x59
 8012f76:	d199      	bne.n	8012eac <_scanf_float+0x60>
 8012f78:	2d07      	cmp	r5, #7
 8012f7a:	d197      	bne.n	8012eac <_scanf_float+0x60>
 8012f7c:	2508      	movs	r5, #8
 8012f7e:	e029      	b.n	8012fd4 <_scanf_float+0x188>
 8012f80:	2b74      	cmp	r3, #116	; 0x74
 8012f82:	d06f      	beq.n	8013064 <_scanf_float+0x218>
 8012f84:	2b79      	cmp	r3, #121	; 0x79
 8012f86:	e7f6      	b.n	8012f76 <_scanf_float+0x12a>
 8012f88:	6821      	ldr	r1, [r4, #0]
 8012f8a:	05c8      	lsls	r0, r1, #23
 8012f8c:	d51a      	bpl.n	8012fc4 <_scanf_float+0x178>
 8012f8e:	9b02      	ldr	r3, [sp, #8]
 8012f90:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8012f94:	6021      	str	r1, [r4, #0]
 8012f96:	f109 0901 	add.w	r9, r9, #1
 8012f9a:	b11b      	cbz	r3, 8012fa4 <_scanf_float+0x158>
 8012f9c:	3b01      	subs	r3, #1
 8012f9e:	3201      	adds	r2, #1
 8012fa0:	9302      	str	r3, [sp, #8]
 8012fa2:	60a2      	str	r2, [r4, #8]
 8012fa4:	68a3      	ldr	r3, [r4, #8]
 8012fa6:	3b01      	subs	r3, #1
 8012fa8:	60a3      	str	r3, [r4, #8]
 8012faa:	6923      	ldr	r3, [r4, #16]
 8012fac:	3301      	adds	r3, #1
 8012fae:	6123      	str	r3, [r4, #16]
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	3b01      	subs	r3, #1
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	607b      	str	r3, [r7, #4]
 8012fb8:	f340 8084 	ble.w	80130c4 <_scanf_float+0x278>
 8012fbc:	683b      	ldr	r3, [r7, #0]
 8012fbe:	3301      	adds	r3, #1
 8012fc0:	603b      	str	r3, [r7, #0]
 8012fc2:	e766      	b.n	8012e92 <_scanf_float+0x46>
 8012fc4:	eb1a 0f05 	cmn.w	sl, r5
 8012fc8:	f47f af70 	bne.w	8012eac <_scanf_float+0x60>
 8012fcc:	6822      	ldr	r2, [r4, #0]
 8012fce:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8012fd2:	6022      	str	r2, [r4, #0]
 8012fd4:	f806 3b01 	strb.w	r3, [r6], #1
 8012fd8:	e7e4      	b.n	8012fa4 <_scanf_float+0x158>
 8012fda:	6822      	ldr	r2, [r4, #0]
 8012fdc:	0610      	lsls	r0, r2, #24
 8012fde:	f57f af65 	bpl.w	8012eac <_scanf_float+0x60>
 8012fe2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8012fe6:	e7f4      	b.n	8012fd2 <_scanf_float+0x186>
 8012fe8:	f1ba 0f00 	cmp.w	sl, #0
 8012fec:	d10e      	bne.n	801300c <_scanf_float+0x1c0>
 8012fee:	f1b9 0f00 	cmp.w	r9, #0
 8012ff2:	d10e      	bne.n	8013012 <_scanf_float+0x1c6>
 8012ff4:	6822      	ldr	r2, [r4, #0]
 8012ff6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8012ffa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8012ffe:	d108      	bne.n	8013012 <_scanf_float+0x1c6>
 8013000:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8013004:	6022      	str	r2, [r4, #0]
 8013006:	f04f 0a01 	mov.w	sl, #1
 801300a:	e7e3      	b.n	8012fd4 <_scanf_float+0x188>
 801300c:	f1ba 0f02 	cmp.w	sl, #2
 8013010:	d055      	beq.n	80130be <_scanf_float+0x272>
 8013012:	2d01      	cmp	r5, #1
 8013014:	d002      	beq.n	801301c <_scanf_float+0x1d0>
 8013016:	2d04      	cmp	r5, #4
 8013018:	f47f af48 	bne.w	8012eac <_scanf_float+0x60>
 801301c:	3501      	adds	r5, #1
 801301e:	b2ed      	uxtb	r5, r5
 8013020:	e7d8      	b.n	8012fd4 <_scanf_float+0x188>
 8013022:	f1ba 0f01 	cmp.w	sl, #1
 8013026:	f47f af41 	bne.w	8012eac <_scanf_float+0x60>
 801302a:	f04f 0a02 	mov.w	sl, #2
 801302e:	e7d1      	b.n	8012fd4 <_scanf_float+0x188>
 8013030:	b97d      	cbnz	r5, 8013052 <_scanf_float+0x206>
 8013032:	f1b9 0f00 	cmp.w	r9, #0
 8013036:	f47f af3c 	bne.w	8012eb2 <_scanf_float+0x66>
 801303a:	6822      	ldr	r2, [r4, #0]
 801303c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8013040:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8013044:	f47f af39 	bne.w	8012eba <_scanf_float+0x6e>
 8013048:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801304c:	6022      	str	r2, [r4, #0]
 801304e:	2501      	movs	r5, #1
 8013050:	e7c0      	b.n	8012fd4 <_scanf_float+0x188>
 8013052:	2d03      	cmp	r5, #3
 8013054:	d0e2      	beq.n	801301c <_scanf_float+0x1d0>
 8013056:	2d05      	cmp	r5, #5
 8013058:	e7de      	b.n	8013018 <_scanf_float+0x1cc>
 801305a:	2d02      	cmp	r5, #2
 801305c:	f47f af26 	bne.w	8012eac <_scanf_float+0x60>
 8013060:	2503      	movs	r5, #3
 8013062:	e7b7      	b.n	8012fd4 <_scanf_float+0x188>
 8013064:	2d06      	cmp	r5, #6
 8013066:	f47f af21 	bne.w	8012eac <_scanf_float+0x60>
 801306a:	2507      	movs	r5, #7
 801306c:	e7b2      	b.n	8012fd4 <_scanf_float+0x188>
 801306e:	6822      	ldr	r2, [r4, #0]
 8013070:	0591      	lsls	r1, r2, #22
 8013072:	f57f af1b 	bpl.w	8012eac <_scanf_float+0x60>
 8013076:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801307a:	6022      	str	r2, [r4, #0]
 801307c:	f8cd 9004 	str.w	r9, [sp, #4]
 8013080:	e7a8      	b.n	8012fd4 <_scanf_float+0x188>
 8013082:	6822      	ldr	r2, [r4, #0]
 8013084:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8013088:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801308c:	d006      	beq.n	801309c <_scanf_float+0x250>
 801308e:	0550      	lsls	r0, r2, #21
 8013090:	f57f af0c 	bpl.w	8012eac <_scanf_float+0x60>
 8013094:	f1b9 0f00 	cmp.w	r9, #0
 8013098:	f43f af0f 	beq.w	8012eba <_scanf_float+0x6e>
 801309c:	0591      	lsls	r1, r2, #22
 801309e:	bf58      	it	pl
 80130a0:	9901      	ldrpl	r1, [sp, #4]
 80130a2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80130a6:	bf58      	it	pl
 80130a8:	eba9 0101 	subpl.w	r1, r9, r1
 80130ac:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80130b0:	bf58      	it	pl
 80130b2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80130b6:	6022      	str	r2, [r4, #0]
 80130b8:	f04f 0900 	mov.w	r9, #0
 80130bc:	e78a      	b.n	8012fd4 <_scanf_float+0x188>
 80130be:	f04f 0a03 	mov.w	sl, #3
 80130c2:	e787      	b.n	8012fd4 <_scanf_float+0x188>
 80130c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80130c8:	4639      	mov	r1, r7
 80130ca:	4640      	mov	r0, r8
 80130cc:	4798      	blx	r3
 80130ce:	2800      	cmp	r0, #0
 80130d0:	f43f aedf 	beq.w	8012e92 <_scanf_float+0x46>
 80130d4:	e6ea      	b.n	8012eac <_scanf_float+0x60>
 80130d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80130da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80130de:	463a      	mov	r2, r7
 80130e0:	4640      	mov	r0, r8
 80130e2:	4798      	blx	r3
 80130e4:	6923      	ldr	r3, [r4, #16]
 80130e6:	3b01      	subs	r3, #1
 80130e8:	6123      	str	r3, [r4, #16]
 80130ea:	e6ec      	b.n	8012ec6 <_scanf_float+0x7a>
 80130ec:	1e6b      	subs	r3, r5, #1
 80130ee:	2b06      	cmp	r3, #6
 80130f0:	d825      	bhi.n	801313e <_scanf_float+0x2f2>
 80130f2:	2d02      	cmp	r5, #2
 80130f4:	d836      	bhi.n	8013164 <_scanf_float+0x318>
 80130f6:	455e      	cmp	r6, fp
 80130f8:	f67f aee8 	bls.w	8012ecc <_scanf_float+0x80>
 80130fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013100:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013104:	463a      	mov	r2, r7
 8013106:	4640      	mov	r0, r8
 8013108:	4798      	blx	r3
 801310a:	6923      	ldr	r3, [r4, #16]
 801310c:	3b01      	subs	r3, #1
 801310e:	6123      	str	r3, [r4, #16]
 8013110:	e7f1      	b.n	80130f6 <_scanf_float+0x2aa>
 8013112:	9802      	ldr	r0, [sp, #8]
 8013114:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013118:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801311c:	9002      	str	r0, [sp, #8]
 801311e:	463a      	mov	r2, r7
 8013120:	4640      	mov	r0, r8
 8013122:	4798      	blx	r3
 8013124:	6923      	ldr	r3, [r4, #16]
 8013126:	3b01      	subs	r3, #1
 8013128:	6123      	str	r3, [r4, #16]
 801312a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801312e:	fa5f fa8a 	uxtb.w	sl, sl
 8013132:	f1ba 0f02 	cmp.w	sl, #2
 8013136:	d1ec      	bne.n	8013112 <_scanf_float+0x2c6>
 8013138:	3d03      	subs	r5, #3
 801313a:	b2ed      	uxtb	r5, r5
 801313c:	1b76      	subs	r6, r6, r5
 801313e:	6823      	ldr	r3, [r4, #0]
 8013140:	05da      	lsls	r2, r3, #23
 8013142:	d52f      	bpl.n	80131a4 <_scanf_float+0x358>
 8013144:	055b      	lsls	r3, r3, #21
 8013146:	d510      	bpl.n	801316a <_scanf_float+0x31e>
 8013148:	455e      	cmp	r6, fp
 801314a:	f67f aebf 	bls.w	8012ecc <_scanf_float+0x80>
 801314e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013152:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8013156:	463a      	mov	r2, r7
 8013158:	4640      	mov	r0, r8
 801315a:	4798      	blx	r3
 801315c:	6923      	ldr	r3, [r4, #16]
 801315e:	3b01      	subs	r3, #1
 8013160:	6123      	str	r3, [r4, #16]
 8013162:	e7f1      	b.n	8013148 <_scanf_float+0x2fc>
 8013164:	46aa      	mov	sl, r5
 8013166:	9602      	str	r6, [sp, #8]
 8013168:	e7df      	b.n	801312a <_scanf_float+0x2de>
 801316a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801316e:	6923      	ldr	r3, [r4, #16]
 8013170:	2965      	cmp	r1, #101	; 0x65
 8013172:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8013176:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 801317a:	6123      	str	r3, [r4, #16]
 801317c:	d00c      	beq.n	8013198 <_scanf_float+0x34c>
 801317e:	2945      	cmp	r1, #69	; 0x45
 8013180:	d00a      	beq.n	8013198 <_scanf_float+0x34c>
 8013182:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013186:	463a      	mov	r2, r7
 8013188:	4640      	mov	r0, r8
 801318a:	4798      	blx	r3
 801318c:	6923      	ldr	r3, [r4, #16]
 801318e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8013192:	3b01      	subs	r3, #1
 8013194:	1eb5      	subs	r5, r6, #2
 8013196:	6123      	str	r3, [r4, #16]
 8013198:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801319c:	463a      	mov	r2, r7
 801319e:	4640      	mov	r0, r8
 80131a0:	4798      	blx	r3
 80131a2:	462e      	mov	r6, r5
 80131a4:	6825      	ldr	r5, [r4, #0]
 80131a6:	f015 0510 	ands.w	r5, r5, #16
 80131aa:	d14d      	bne.n	8013248 <_scanf_float+0x3fc>
 80131ac:	7035      	strb	r5, [r6, #0]
 80131ae:	6823      	ldr	r3, [r4, #0]
 80131b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80131b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80131b8:	d11a      	bne.n	80131f0 <_scanf_float+0x3a4>
 80131ba:	9b01      	ldr	r3, [sp, #4]
 80131bc:	454b      	cmp	r3, r9
 80131be:	eba3 0209 	sub.w	r2, r3, r9
 80131c2:	d122      	bne.n	801320a <_scanf_float+0x3be>
 80131c4:	2200      	movs	r2, #0
 80131c6:	4659      	mov	r1, fp
 80131c8:	4640      	mov	r0, r8
 80131ca:	f000 fe9f 	bl	8013f0c <_strtod_r>
 80131ce:	9b03      	ldr	r3, [sp, #12]
 80131d0:	6821      	ldr	r1, [r4, #0]
 80131d2:	681b      	ldr	r3, [r3, #0]
 80131d4:	f011 0f02 	tst.w	r1, #2
 80131d8:	f103 0204 	add.w	r2, r3, #4
 80131dc:	d020      	beq.n	8013220 <_scanf_float+0x3d4>
 80131de:	9903      	ldr	r1, [sp, #12]
 80131e0:	600a      	str	r2, [r1, #0]
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	ed83 0b00 	vstr	d0, [r3]
 80131e8:	68e3      	ldr	r3, [r4, #12]
 80131ea:	3301      	adds	r3, #1
 80131ec:	60e3      	str	r3, [r4, #12]
 80131ee:	e66e      	b.n	8012ece <_scanf_float+0x82>
 80131f0:	9b04      	ldr	r3, [sp, #16]
 80131f2:	2b00      	cmp	r3, #0
 80131f4:	d0e6      	beq.n	80131c4 <_scanf_float+0x378>
 80131f6:	9905      	ldr	r1, [sp, #20]
 80131f8:	230a      	movs	r3, #10
 80131fa:	462a      	mov	r2, r5
 80131fc:	3101      	adds	r1, #1
 80131fe:	4640      	mov	r0, r8
 8013200:	f000 ff0e 	bl	8014020 <_strtol_r>
 8013204:	9b04      	ldr	r3, [sp, #16]
 8013206:	9e05      	ldr	r6, [sp, #20]
 8013208:	1ac2      	subs	r2, r0, r3
 801320a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801320e:	429e      	cmp	r6, r3
 8013210:	bf28      	it	cs
 8013212:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8013216:	490d      	ldr	r1, [pc, #52]	; (801324c <_scanf_float+0x400>)
 8013218:	4630      	mov	r0, r6
 801321a:	f000 f865 	bl	80132e8 <siprintf>
 801321e:	e7d1      	b.n	80131c4 <_scanf_float+0x378>
 8013220:	f011 0f04 	tst.w	r1, #4
 8013224:	9903      	ldr	r1, [sp, #12]
 8013226:	600a      	str	r2, [r1, #0]
 8013228:	d1db      	bne.n	80131e2 <_scanf_float+0x396>
 801322a:	eeb4 0b40 	vcmp.f64	d0, d0
 801322e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013232:	681e      	ldr	r6, [r3, #0]
 8013234:	d705      	bvc.n	8013242 <_scanf_float+0x3f6>
 8013236:	4806      	ldr	r0, [pc, #24]	; (8013250 <_scanf_float+0x404>)
 8013238:	f000 f81c 	bl	8013274 <nanf>
 801323c:	ed86 0a00 	vstr	s0, [r6]
 8013240:	e7d2      	b.n	80131e8 <_scanf_float+0x39c>
 8013242:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8013246:	e7f9      	b.n	801323c <_scanf_float+0x3f0>
 8013248:	2500      	movs	r5, #0
 801324a:	e640      	b.n	8012ece <_scanf_float+0x82>
 801324c:	08016ce4 	.word	0x08016ce4
 8013250:	08017100 	.word	0x08017100

08013254 <_sbrk_r>:
 8013254:	b538      	push	{r3, r4, r5, lr}
 8013256:	4d06      	ldr	r5, [pc, #24]	; (8013270 <_sbrk_r+0x1c>)
 8013258:	2300      	movs	r3, #0
 801325a:	4604      	mov	r4, r0
 801325c:	4608      	mov	r0, r1
 801325e:	602b      	str	r3, [r5, #0]
 8013260:	f7f1 fd76 	bl	8004d50 <_sbrk>
 8013264:	1c43      	adds	r3, r0, #1
 8013266:	d102      	bne.n	801326e <_sbrk_r+0x1a>
 8013268:	682b      	ldr	r3, [r5, #0]
 801326a:	b103      	cbz	r3, 801326e <_sbrk_r+0x1a>
 801326c:	6023      	str	r3, [r4, #0]
 801326e:	bd38      	pop	{r3, r4, r5, pc}
 8013270:	2404e294 	.word	0x2404e294

08013274 <nanf>:
 8013274:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801327c <nanf+0x8>
 8013278:	4770      	bx	lr
 801327a:	bf00      	nop
 801327c:	7fc00000 	.word	0x7fc00000

08013280 <sniprintf>:
 8013280:	b40c      	push	{r2, r3}
 8013282:	b530      	push	{r4, r5, lr}
 8013284:	4b17      	ldr	r3, [pc, #92]	; (80132e4 <sniprintf+0x64>)
 8013286:	1e0c      	subs	r4, r1, #0
 8013288:	681d      	ldr	r5, [r3, #0]
 801328a:	b09d      	sub	sp, #116	; 0x74
 801328c:	da08      	bge.n	80132a0 <sniprintf+0x20>
 801328e:	238b      	movs	r3, #139	; 0x8b
 8013290:	602b      	str	r3, [r5, #0]
 8013292:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013296:	b01d      	add	sp, #116	; 0x74
 8013298:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801329c:	b002      	add	sp, #8
 801329e:	4770      	bx	lr
 80132a0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80132a4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80132a8:	bf14      	ite	ne
 80132aa:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80132ae:	4623      	moveq	r3, r4
 80132b0:	9304      	str	r3, [sp, #16]
 80132b2:	9307      	str	r3, [sp, #28]
 80132b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80132b8:	9002      	str	r0, [sp, #8]
 80132ba:	9006      	str	r0, [sp, #24]
 80132bc:	f8ad 3016 	strh.w	r3, [sp, #22]
 80132c0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80132c2:	ab21      	add	r3, sp, #132	; 0x84
 80132c4:	a902      	add	r1, sp, #8
 80132c6:	4628      	mov	r0, r5
 80132c8:	9301      	str	r3, [sp, #4]
 80132ca:	f002 fd73 	bl	8015db4 <_svfiprintf_r>
 80132ce:	1c43      	adds	r3, r0, #1
 80132d0:	bfbc      	itt	lt
 80132d2:	238b      	movlt	r3, #139	; 0x8b
 80132d4:	602b      	strlt	r3, [r5, #0]
 80132d6:	2c00      	cmp	r4, #0
 80132d8:	d0dd      	beq.n	8013296 <sniprintf+0x16>
 80132da:	9b02      	ldr	r3, [sp, #8]
 80132dc:	2200      	movs	r2, #0
 80132de:	701a      	strb	r2, [r3, #0]
 80132e0:	e7d9      	b.n	8013296 <sniprintf+0x16>
 80132e2:	bf00      	nop
 80132e4:	24000158 	.word	0x24000158

080132e8 <siprintf>:
 80132e8:	b40e      	push	{r1, r2, r3}
 80132ea:	b500      	push	{lr}
 80132ec:	b09c      	sub	sp, #112	; 0x70
 80132ee:	ab1d      	add	r3, sp, #116	; 0x74
 80132f0:	9002      	str	r0, [sp, #8]
 80132f2:	9006      	str	r0, [sp, #24]
 80132f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80132f8:	4809      	ldr	r0, [pc, #36]	; (8013320 <siprintf+0x38>)
 80132fa:	9107      	str	r1, [sp, #28]
 80132fc:	9104      	str	r1, [sp, #16]
 80132fe:	4909      	ldr	r1, [pc, #36]	; (8013324 <siprintf+0x3c>)
 8013300:	f853 2b04 	ldr.w	r2, [r3], #4
 8013304:	9105      	str	r1, [sp, #20]
 8013306:	6800      	ldr	r0, [r0, #0]
 8013308:	9301      	str	r3, [sp, #4]
 801330a:	a902      	add	r1, sp, #8
 801330c:	f002 fd52 	bl	8015db4 <_svfiprintf_r>
 8013310:	9b02      	ldr	r3, [sp, #8]
 8013312:	2200      	movs	r2, #0
 8013314:	701a      	strb	r2, [r3, #0]
 8013316:	b01c      	add	sp, #112	; 0x70
 8013318:	f85d eb04 	ldr.w	lr, [sp], #4
 801331c:	b003      	add	sp, #12
 801331e:	4770      	bx	lr
 8013320:	24000158 	.word	0x24000158
 8013324:	ffff0208 	.word	0xffff0208

08013328 <sulp>:
 8013328:	b570      	push	{r4, r5, r6, lr}
 801332a:	4604      	mov	r4, r0
 801332c:	460d      	mov	r5, r1
 801332e:	4616      	mov	r6, r2
 8013330:	ec45 4b10 	vmov	d0, r4, r5
 8013334:	f002 fb84 	bl	8015a40 <__ulp>
 8013338:	b17e      	cbz	r6, 801335a <sulp+0x32>
 801333a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801333e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013342:	2b00      	cmp	r3, #0
 8013344:	dd09      	ble.n	801335a <sulp+0x32>
 8013346:	051b      	lsls	r3, r3, #20
 8013348:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 801334c:	2000      	movs	r0, #0
 801334e:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8013352:	ec41 0b17 	vmov	d7, r0, r1
 8013356:	ee20 0b07 	vmul.f64	d0, d0, d7
 801335a:	bd70      	pop	{r4, r5, r6, pc}
 801335c:	0000      	movs	r0, r0
	...

08013360 <_strtod_l>:
 8013360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013364:	ed2d 8b0c 	vpush	{d8-d13}
 8013368:	b09d      	sub	sp, #116	; 0x74
 801336a:	461f      	mov	r7, r3
 801336c:	2300      	movs	r3, #0
 801336e:	9318      	str	r3, [sp, #96]	; 0x60
 8013370:	4ba6      	ldr	r3, [pc, #664]	; (801360c <_strtod_l+0x2ac>)
 8013372:	9213      	str	r2, [sp, #76]	; 0x4c
 8013374:	681b      	ldr	r3, [r3, #0]
 8013376:	9308      	str	r3, [sp, #32]
 8013378:	4604      	mov	r4, r0
 801337a:	4618      	mov	r0, r3
 801337c:	468a      	mov	sl, r1
 801337e:	f7ec ffc7 	bl	8000310 <strlen>
 8013382:	f04f 0800 	mov.w	r8, #0
 8013386:	4605      	mov	r5, r0
 8013388:	f04f 0900 	mov.w	r9, #0
 801338c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8013390:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013392:	781a      	ldrb	r2, [r3, #0]
 8013394:	2a2b      	cmp	r2, #43	; 0x2b
 8013396:	d04d      	beq.n	8013434 <_strtod_l+0xd4>
 8013398:	d83a      	bhi.n	8013410 <_strtod_l+0xb0>
 801339a:	2a0d      	cmp	r2, #13
 801339c:	d833      	bhi.n	8013406 <_strtod_l+0xa6>
 801339e:	2a08      	cmp	r2, #8
 80133a0:	d833      	bhi.n	801340a <_strtod_l+0xaa>
 80133a2:	2a00      	cmp	r2, #0
 80133a4:	d03d      	beq.n	8013422 <_strtod_l+0xc2>
 80133a6:	2300      	movs	r3, #0
 80133a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80133aa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80133ac:	7833      	ldrb	r3, [r6, #0]
 80133ae:	2b30      	cmp	r3, #48	; 0x30
 80133b0:	f040 80b6 	bne.w	8013520 <_strtod_l+0x1c0>
 80133b4:	7873      	ldrb	r3, [r6, #1]
 80133b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80133ba:	2b58      	cmp	r3, #88	; 0x58
 80133bc:	d16d      	bne.n	801349a <_strtod_l+0x13a>
 80133be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80133c0:	9301      	str	r3, [sp, #4]
 80133c2:	ab18      	add	r3, sp, #96	; 0x60
 80133c4:	9702      	str	r7, [sp, #8]
 80133c6:	9300      	str	r3, [sp, #0]
 80133c8:	4a91      	ldr	r2, [pc, #580]	; (8013610 <_strtod_l+0x2b0>)
 80133ca:	ab19      	add	r3, sp, #100	; 0x64
 80133cc:	a917      	add	r1, sp, #92	; 0x5c
 80133ce:	4620      	mov	r0, r4
 80133d0:	f001 fca0 	bl	8014d14 <__gethex>
 80133d4:	f010 0507 	ands.w	r5, r0, #7
 80133d8:	4607      	mov	r7, r0
 80133da:	d005      	beq.n	80133e8 <_strtod_l+0x88>
 80133dc:	2d06      	cmp	r5, #6
 80133de:	d12b      	bne.n	8013438 <_strtod_l+0xd8>
 80133e0:	3601      	adds	r6, #1
 80133e2:	2300      	movs	r3, #0
 80133e4:	9617      	str	r6, [sp, #92]	; 0x5c
 80133e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80133e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	f040 856e 	bne.w	8013ecc <_strtod_l+0xb6c>
 80133f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80133f2:	b1e3      	cbz	r3, 801342e <_strtod_l+0xce>
 80133f4:	ec49 8b17 	vmov	d7, r8, r9
 80133f8:	eeb1 0b47 	vneg.f64	d0, d7
 80133fc:	b01d      	add	sp, #116	; 0x74
 80133fe:	ecbd 8b0c 	vpop	{d8-d13}
 8013402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013406:	2a20      	cmp	r2, #32
 8013408:	d1cd      	bne.n	80133a6 <_strtod_l+0x46>
 801340a:	3301      	adds	r3, #1
 801340c:	9317      	str	r3, [sp, #92]	; 0x5c
 801340e:	e7bf      	b.n	8013390 <_strtod_l+0x30>
 8013410:	2a2d      	cmp	r2, #45	; 0x2d
 8013412:	d1c8      	bne.n	80133a6 <_strtod_l+0x46>
 8013414:	2201      	movs	r2, #1
 8013416:	920b      	str	r2, [sp, #44]	; 0x2c
 8013418:	1c5a      	adds	r2, r3, #1
 801341a:	9217      	str	r2, [sp, #92]	; 0x5c
 801341c:	785b      	ldrb	r3, [r3, #1]
 801341e:	2b00      	cmp	r3, #0
 8013420:	d1c3      	bne.n	80133aa <_strtod_l+0x4a>
 8013422:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013424:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8013428:	2b00      	cmp	r3, #0
 801342a:	f040 854d 	bne.w	8013ec8 <_strtod_l+0xb68>
 801342e:	ec49 8b10 	vmov	d0, r8, r9
 8013432:	e7e3      	b.n	80133fc <_strtod_l+0x9c>
 8013434:	2200      	movs	r2, #0
 8013436:	e7ee      	b.n	8013416 <_strtod_l+0xb6>
 8013438:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801343a:	b13a      	cbz	r2, 801344c <_strtod_l+0xec>
 801343c:	2135      	movs	r1, #53	; 0x35
 801343e:	a81a      	add	r0, sp, #104	; 0x68
 8013440:	f002 fc0a 	bl	8015c58 <__copybits>
 8013444:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013446:	4620      	mov	r0, r4
 8013448:	f001 ffce 	bl	80153e8 <_Bfree>
 801344c:	3d01      	subs	r5, #1
 801344e:	2d05      	cmp	r5, #5
 8013450:	d807      	bhi.n	8013462 <_strtod_l+0x102>
 8013452:	e8df f005 	tbb	[pc, r5]
 8013456:	0b0e      	.short	0x0b0e
 8013458:	030e1d18 	.word	0x030e1d18
 801345c:	f04f 0900 	mov.w	r9, #0
 8013460:	46c8      	mov	r8, r9
 8013462:	073b      	lsls	r3, r7, #28
 8013464:	d5c0      	bpl.n	80133e8 <_strtod_l+0x88>
 8013466:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 801346a:	e7bd      	b.n	80133e8 <_strtod_l+0x88>
 801346c:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 8013470:	e7f7      	b.n	8013462 <_strtod_l+0x102>
 8013472:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 8013476:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8013478:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801347c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8013480:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8013484:	e7ed      	b.n	8013462 <_strtod_l+0x102>
 8013486:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8013614 <_strtod_l+0x2b4>
 801348a:	f04f 0800 	mov.w	r8, #0
 801348e:	e7e8      	b.n	8013462 <_strtod_l+0x102>
 8013490:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8013494:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8013498:	e7e3      	b.n	8013462 <_strtod_l+0x102>
 801349a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801349c:	1c5a      	adds	r2, r3, #1
 801349e:	9217      	str	r2, [sp, #92]	; 0x5c
 80134a0:	785b      	ldrb	r3, [r3, #1]
 80134a2:	2b30      	cmp	r3, #48	; 0x30
 80134a4:	d0f9      	beq.n	801349a <_strtod_l+0x13a>
 80134a6:	2b00      	cmp	r3, #0
 80134a8:	d09e      	beq.n	80133e8 <_strtod_l+0x88>
 80134aa:	2301      	movs	r3, #1
 80134ac:	9306      	str	r3, [sp, #24]
 80134ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80134b0:	930c      	str	r3, [sp, #48]	; 0x30
 80134b2:	2300      	movs	r3, #0
 80134b4:	9304      	str	r3, [sp, #16]
 80134b6:	930a      	str	r3, [sp, #40]	; 0x28
 80134b8:	461e      	mov	r6, r3
 80134ba:	220a      	movs	r2, #10
 80134bc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80134be:	f890 b000 	ldrb.w	fp, [r0]
 80134c2:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 80134c6:	b2d9      	uxtb	r1, r3
 80134c8:	2909      	cmp	r1, #9
 80134ca:	d92b      	bls.n	8013524 <_strtod_l+0x1c4>
 80134cc:	9908      	ldr	r1, [sp, #32]
 80134ce:	462a      	mov	r2, r5
 80134d0:	f002 fd7a 	bl	8015fc8 <strncmp>
 80134d4:	2800      	cmp	r0, #0
 80134d6:	d035      	beq.n	8013544 <_strtod_l+0x1e4>
 80134d8:	2000      	movs	r0, #0
 80134da:	465a      	mov	r2, fp
 80134dc:	4633      	mov	r3, r6
 80134de:	4683      	mov	fp, r0
 80134e0:	4601      	mov	r1, r0
 80134e2:	2a65      	cmp	r2, #101	; 0x65
 80134e4:	d001      	beq.n	80134ea <_strtod_l+0x18a>
 80134e6:	2a45      	cmp	r2, #69	; 0x45
 80134e8:	d118      	bne.n	801351c <_strtod_l+0x1bc>
 80134ea:	b91b      	cbnz	r3, 80134f4 <_strtod_l+0x194>
 80134ec:	9b06      	ldr	r3, [sp, #24]
 80134ee:	4303      	orrs	r3, r0
 80134f0:	d097      	beq.n	8013422 <_strtod_l+0xc2>
 80134f2:	2300      	movs	r3, #0
 80134f4:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 80134f8:	f10a 0201 	add.w	r2, sl, #1
 80134fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80134fe:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8013502:	2a2b      	cmp	r2, #43	; 0x2b
 8013504:	d077      	beq.n	80135f6 <_strtod_l+0x296>
 8013506:	2a2d      	cmp	r2, #45	; 0x2d
 8013508:	d07d      	beq.n	8013606 <_strtod_l+0x2a6>
 801350a:	f04f 0e00 	mov.w	lr, #0
 801350e:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8013512:	2d09      	cmp	r5, #9
 8013514:	f240 8084 	bls.w	8013620 <_strtod_l+0x2c0>
 8013518:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 801351c:	2500      	movs	r5, #0
 801351e:	e09f      	b.n	8013660 <_strtod_l+0x300>
 8013520:	2300      	movs	r3, #0
 8013522:	e7c3      	b.n	80134ac <_strtod_l+0x14c>
 8013524:	2e08      	cmp	r6, #8
 8013526:	bfd5      	itete	le
 8013528:	990a      	ldrle	r1, [sp, #40]	; 0x28
 801352a:	9904      	ldrgt	r1, [sp, #16]
 801352c:	fb02 3301 	mlale	r3, r2, r1, r3
 8013530:	fb02 3301 	mlagt	r3, r2, r1, r3
 8013534:	f100 0001 	add.w	r0, r0, #1
 8013538:	bfd4      	ite	le
 801353a:	930a      	strle	r3, [sp, #40]	; 0x28
 801353c:	9304      	strgt	r3, [sp, #16]
 801353e:	3601      	adds	r6, #1
 8013540:	9017      	str	r0, [sp, #92]	; 0x5c
 8013542:	e7bb      	b.n	80134bc <_strtod_l+0x15c>
 8013544:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013546:	195a      	adds	r2, r3, r5
 8013548:	9217      	str	r2, [sp, #92]	; 0x5c
 801354a:	5d5a      	ldrb	r2, [r3, r5]
 801354c:	b3ae      	cbz	r6, 80135ba <_strtod_l+0x25a>
 801354e:	4683      	mov	fp, r0
 8013550:	4633      	mov	r3, r6
 8013552:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8013556:	2909      	cmp	r1, #9
 8013558:	d912      	bls.n	8013580 <_strtod_l+0x220>
 801355a:	2101      	movs	r1, #1
 801355c:	e7c1      	b.n	80134e2 <_strtod_l+0x182>
 801355e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013560:	1c5a      	adds	r2, r3, #1
 8013562:	9217      	str	r2, [sp, #92]	; 0x5c
 8013564:	785a      	ldrb	r2, [r3, #1]
 8013566:	3001      	adds	r0, #1
 8013568:	2a30      	cmp	r2, #48	; 0x30
 801356a:	d0f8      	beq.n	801355e <_strtod_l+0x1fe>
 801356c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8013570:	2b08      	cmp	r3, #8
 8013572:	f200 84b0 	bhi.w	8013ed6 <_strtod_l+0xb76>
 8013576:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013578:	930c      	str	r3, [sp, #48]	; 0x30
 801357a:	4683      	mov	fp, r0
 801357c:	2000      	movs	r0, #0
 801357e:	4603      	mov	r3, r0
 8013580:	3a30      	subs	r2, #48	; 0x30
 8013582:	f100 0101 	add.w	r1, r0, #1
 8013586:	d012      	beq.n	80135ae <_strtod_l+0x24e>
 8013588:	448b      	add	fp, r1
 801358a:	eb00 0c03 	add.w	ip, r0, r3
 801358e:	4619      	mov	r1, r3
 8013590:	250a      	movs	r5, #10
 8013592:	4561      	cmp	r1, ip
 8013594:	d113      	bne.n	80135be <_strtod_l+0x25e>
 8013596:	1819      	adds	r1, r3, r0
 8013598:	2908      	cmp	r1, #8
 801359a:	f103 0301 	add.w	r3, r3, #1
 801359e:	4403      	add	r3, r0
 80135a0:	dc1d      	bgt.n	80135de <_strtod_l+0x27e>
 80135a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80135a4:	210a      	movs	r1, #10
 80135a6:	fb01 2200 	mla	r2, r1, r0, r2
 80135aa:	920a      	str	r2, [sp, #40]	; 0x28
 80135ac:	2100      	movs	r1, #0
 80135ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80135b0:	1c50      	adds	r0, r2, #1
 80135b2:	9017      	str	r0, [sp, #92]	; 0x5c
 80135b4:	7852      	ldrb	r2, [r2, #1]
 80135b6:	4608      	mov	r0, r1
 80135b8:	e7cb      	b.n	8013552 <_strtod_l+0x1f2>
 80135ba:	4630      	mov	r0, r6
 80135bc:	e7d4      	b.n	8013568 <_strtod_l+0x208>
 80135be:	2908      	cmp	r1, #8
 80135c0:	dc04      	bgt.n	80135cc <_strtod_l+0x26c>
 80135c2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80135c4:	436f      	muls	r7, r5
 80135c6:	970a      	str	r7, [sp, #40]	; 0x28
 80135c8:	3101      	adds	r1, #1
 80135ca:	e7e2      	b.n	8013592 <_strtod_l+0x232>
 80135cc:	f101 0e01 	add.w	lr, r1, #1
 80135d0:	f1be 0f10 	cmp.w	lr, #16
 80135d4:	bfde      	ittt	le
 80135d6:	9f04      	ldrle	r7, [sp, #16]
 80135d8:	436f      	mulle	r7, r5
 80135da:	9704      	strle	r7, [sp, #16]
 80135dc:	e7f4      	b.n	80135c8 <_strtod_l+0x268>
 80135de:	2b10      	cmp	r3, #16
 80135e0:	bfdf      	itttt	le
 80135e2:	9804      	ldrle	r0, [sp, #16]
 80135e4:	210a      	movle	r1, #10
 80135e6:	fb01 2200 	mlale	r2, r1, r0, r2
 80135ea:	9204      	strle	r2, [sp, #16]
 80135ec:	e7de      	b.n	80135ac <_strtod_l+0x24c>
 80135ee:	f04f 0b00 	mov.w	fp, #0
 80135f2:	2101      	movs	r1, #1
 80135f4:	e77a      	b.n	80134ec <_strtod_l+0x18c>
 80135f6:	f04f 0e00 	mov.w	lr, #0
 80135fa:	f10a 0202 	add.w	r2, sl, #2
 80135fe:	9217      	str	r2, [sp, #92]	; 0x5c
 8013600:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8013604:	e783      	b.n	801350e <_strtod_l+0x1ae>
 8013606:	f04f 0e01 	mov.w	lr, #1
 801360a:	e7f6      	b.n	80135fa <_strtod_l+0x29a>
 801360c:	08016f40 	.word	0x08016f40
 8013610:	08016cec 	.word	0x08016cec
 8013614:	7ff00000 	.word	0x7ff00000
 8013618:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801361a:	1c55      	adds	r5, r2, #1
 801361c:	9517      	str	r5, [sp, #92]	; 0x5c
 801361e:	7852      	ldrb	r2, [r2, #1]
 8013620:	2a30      	cmp	r2, #48	; 0x30
 8013622:	d0f9      	beq.n	8013618 <_strtod_l+0x2b8>
 8013624:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8013628:	2d08      	cmp	r5, #8
 801362a:	f63f af77 	bhi.w	801351c <_strtod_l+0x1bc>
 801362e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8013632:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013634:	9208      	str	r2, [sp, #32]
 8013636:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013638:	1c55      	adds	r5, r2, #1
 801363a:	9517      	str	r5, [sp, #92]	; 0x5c
 801363c:	7852      	ldrb	r2, [r2, #1]
 801363e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8013642:	2f09      	cmp	r7, #9
 8013644:	d937      	bls.n	80136b6 <_strtod_l+0x356>
 8013646:	9f08      	ldr	r7, [sp, #32]
 8013648:	1bed      	subs	r5, r5, r7
 801364a:	2d08      	cmp	r5, #8
 801364c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8013650:	dc02      	bgt.n	8013658 <_strtod_l+0x2f8>
 8013652:	4565      	cmp	r5, ip
 8013654:	bfa8      	it	ge
 8013656:	4665      	movge	r5, ip
 8013658:	f1be 0f00 	cmp.w	lr, #0
 801365c:	d000      	beq.n	8013660 <_strtod_l+0x300>
 801365e:	426d      	negs	r5, r5
 8013660:	2b00      	cmp	r3, #0
 8013662:	d14f      	bne.n	8013704 <_strtod_l+0x3a4>
 8013664:	9b06      	ldr	r3, [sp, #24]
 8013666:	4303      	orrs	r3, r0
 8013668:	f47f aebe 	bne.w	80133e8 <_strtod_l+0x88>
 801366c:	2900      	cmp	r1, #0
 801366e:	f47f aed8 	bne.w	8013422 <_strtod_l+0xc2>
 8013672:	2a69      	cmp	r2, #105	; 0x69
 8013674:	d027      	beq.n	80136c6 <_strtod_l+0x366>
 8013676:	dc24      	bgt.n	80136c2 <_strtod_l+0x362>
 8013678:	2a49      	cmp	r2, #73	; 0x49
 801367a:	d024      	beq.n	80136c6 <_strtod_l+0x366>
 801367c:	2a4e      	cmp	r2, #78	; 0x4e
 801367e:	f47f aed0 	bne.w	8013422 <_strtod_l+0xc2>
 8013682:	499b      	ldr	r1, [pc, #620]	; (80138f0 <_strtod_l+0x590>)
 8013684:	a817      	add	r0, sp, #92	; 0x5c
 8013686:	f001 fd9d 	bl	80151c4 <__match>
 801368a:	2800      	cmp	r0, #0
 801368c:	f43f aec9 	beq.w	8013422 <_strtod_l+0xc2>
 8013690:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013692:	781b      	ldrb	r3, [r3, #0]
 8013694:	2b28      	cmp	r3, #40	; 0x28
 8013696:	d12d      	bne.n	80136f4 <_strtod_l+0x394>
 8013698:	4996      	ldr	r1, [pc, #600]	; (80138f4 <_strtod_l+0x594>)
 801369a:	aa1a      	add	r2, sp, #104	; 0x68
 801369c:	a817      	add	r0, sp, #92	; 0x5c
 801369e:	f001 fda5 	bl	80151ec <__hexnan>
 80136a2:	2805      	cmp	r0, #5
 80136a4:	d126      	bne.n	80136f4 <_strtod_l+0x394>
 80136a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80136a8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80136ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80136b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80136b4:	e698      	b.n	80133e8 <_strtod_l+0x88>
 80136b6:	250a      	movs	r5, #10
 80136b8:	fb05 250c 	mla	r5, r5, ip, r2
 80136bc:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 80136c0:	e7b9      	b.n	8013636 <_strtod_l+0x2d6>
 80136c2:	2a6e      	cmp	r2, #110	; 0x6e
 80136c4:	e7db      	b.n	801367e <_strtod_l+0x31e>
 80136c6:	498c      	ldr	r1, [pc, #560]	; (80138f8 <_strtod_l+0x598>)
 80136c8:	a817      	add	r0, sp, #92	; 0x5c
 80136ca:	f001 fd7b 	bl	80151c4 <__match>
 80136ce:	2800      	cmp	r0, #0
 80136d0:	f43f aea7 	beq.w	8013422 <_strtod_l+0xc2>
 80136d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80136d6:	4989      	ldr	r1, [pc, #548]	; (80138fc <_strtod_l+0x59c>)
 80136d8:	3b01      	subs	r3, #1
 80136da:	a817      	add	r0, sp, #92	; 0x5c
 80136dc:	9317      	str	r3, [sp, #92]	; 0x5c
 80136de:	f001 fd71 	bl	80151c4 <__match>
 80136e2:	b910      	cbnz	r0, 80136ea <_strtod_l+0x38a>
 80136e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80136e6:	3301      	adds	r3, #1
 80136e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80136ea:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8013910 <_strtod_l+0x5b0>
 80136ee:	f04f 0800 	mov.w	r8, #0
 80136f2:	e679      	b.n	80133e8 <_strtod_l+0x88>
 80136f4:	4882      	ldr	r0, [pc, #520]	; (8013900 <_strtod_l+0x5a0>)
 80136f6:	f002 fc5f 	bl	8015fb8 <nan>
 80136fa:	ed8d 0b04 	vstr	d0, [sp, #16]
 80136fe:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8013702:	e671      	b.n	80133e8 <_strtod_l+0x88>
 8013704:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8013708:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801370c:	eba5 020b 	sub.w	r2, r5, fp
 8013710:	2e00      	cmp	r6, #0
 8013712:	bf08      	it	eq
 8013714:	461e      	moveq	r6, r3
 8013716:	2b10      	cmp	r3, #16
 8013718:	ed8d 7b08 	vstr	d7, [sp, #32]
 801371c:	9206      	str	r2, [sp, #24]
 801371e:	461a      	mov	r2, r3
 8013720:	bfa8      	it	ge
 8013722:	2210      	movge	r2, #16
 8013724:	2b09      	cmp	r3, #9
 8013726:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 801372a:	dd0e      	ble.n	801374a <_strtod_l+0x3ea>
 801372c:	4975      	ldr	r1, [pc, #468]	; (8013904 <_strtod_l+0x5a4>)
 801372e:	eddd 7a04 	vldr	s15, [sp, #16]
 8013732:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8013736:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 801373a:	ed9d 5b08 	vldr	d5, [sp, #32]
 801373e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013742:	eea5 7b06 	vfma.f64	d7, d5, d6
 8013746:	ec59 8b17 	vmov	r8, r9, d7
 801374a:	2b0f      	cmp	r3, #15
 801374c:	dc37      	bgt.n	80137be <_strtod_l+0x45e>
 801374e:	9906      	ldr	r1, [sp, #24]
 8013750:	2900      	cmp	r1, #0
 8013752:	f43f ae49 	beq.w	80133e8 <_strtod_l+0x88>
 8013756:	dd23      	ble.n	80137a0 <_strtod_l+0x440>
 8013758:	2916      	cmp	r1, #22
 801375a:	dc0b      	bgt.n	8013774 <_strtod_l+0x414>
 801375c:	4b69      	ldr	r3, [pc, #420]	; (8013904 <_strtod_l+0x5a4>)
 801375e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8013762:	ed93 7b00 	vldr	d7, [r3]
 8013766:	ec49 8b16 	vmov	d6, r8, r9
 801376a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801376e:	ec59 8b17 	vmov	r8, r9, d7
 8013772:	e639      	b.n	80133e8 <_strtod_l+0x88>
 8013774:	9806      	ldr	r0, [sp, #24]
 8013776:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 801377a:	4281      	cmp	r1, r0
 801377c:	db1f      	blt.n	80137be <_strtod_l+0x45e>
 801377e:	4a61      	ldr	r2, [pc, #388]	; (8013904 <_strtod_l+0x5a4>)
 8013780:	f1c3 030f 	rsb	r3, r3, #15
 8013784:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8013788:	ed91 7b00 	vldr	d7, [r1]
 801378c:	ec49 8b16 	vmov	d6, r8, r9
 8013790:	1ac3      	subs	r3, r0, r3
 8013792:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8013796:	ee27 7b06 	vmul.f64	d7, d7, d6
 801379a:	ed92 6b00 	vldr	d6, [r2]
 801379e:	e7e4      	b.n	801376a <_strtod_l+0x40a>
 80137a0:	9906      	ldr	r1, [sp, #24]
 80137a2:	3116      	adds	r1, #22
 80137a4:	db0b      	blt.n	80137be <_strtod_l+0x45e>
 80137a6:	4b57      	ldr	r3, [pc, #348]	; (8013904 <_strtod_l+0x5a4>)
 80137a8:	ebab 0505 	sub.w	r5, fp, r5
 80137ac:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80137b0:	ed95 7b00 	vldr	d7, [r5]
 80137b4:	ec49 8b16 	vmov	d6, r8, r9
 80137b8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80137bc:	e7d7      	b.n	801376e <_strtod_l+0x40e>
 80137be:	9906      	ldr	r1, [sp, #24]
 80137c0:	1a9a      	subs	r2, r3, r2
 80137c2:	440a      	add	r2, r1
 80137c4:	2a00      	cmp	r2, #0
 80137c6:	dd74      	ble.n	80138b2 <_strtod_l+0x552>
 80137c8:	f012 000f 	ands.w	r0, r2, #15
 80137cc:	d00a      	beq.n	80137e4 <_strtod_l+0x484>
 80137ce:	494d      	ldr	r1, [pc, #308]	; (8013904 <_strtod_l+0x5a4>)
 80137d0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80137d4:	ed91 7b00 	vldr	d7, [r1]
 80137d8:	ec49 8b16 	vmov	d6, r8, r9
 80137dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80137e0:	ec59 8b17 	vmov	r8, r9, d7
 80137e4:	f032 020f 	bics.w	r2, r2, #15
 80137e8:	d04f      	beq.n	801388a <_strtod_l+0x52a>
 80137ea:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 80137ee:	dd22      	ble.n	8013836 <_strtod_l+0x4d6>
 80137f0:	2500      	movs	r5, #0
 80137f2:	462e      	mov	r6, r5
 80137f4:	950a      	str	r5, [sp, #40]	; 0x28
 80137f6:	462f      	mov	r7, r5
 80137f8:	2322      	movs	r3, #34	; 0x22
 80137fa:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8013910 <_strtod_l+0x5b0>
 80137fe:	6023      	str	r3, [r4, #0]
 8013800:	f04f 0800 	mov.w	r8, #0
 8013804:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013806:	2b00      	cmp	r3, #0
 8013808:	f43f adee 	beq.w	80133e8 <_strtod_l+0x88>
 801380c:	9918      	ldr	r1, [sp, #96]	; 0x60
 801380e:	4620      	mov	r0, r4
 8013810:	f001 fdea 	bl	80153e8 <_Bfree>
 8013814:	4639      	mov	r1, r7
 8013816:	4620      	mov	r0, r4
 8013818:	f001 fde6 	bl	80153e8 <_Bfree>
 801381c:	4631      	mov	r1, r6
 801381e:	4620      	mov	r0, r4
 8013820:	f001 fde2 	bl	80153e8 <_Bfree>
 8013824:	990a      	ldr	r1, [sp, #40]	; 0x28
 8013826:	4620      	mov	r0, r4
 8013828:	f001 fdde 	bl	80153e8 <_Bfree>
 801382c:	4629      	mov	r1, r5
 801382e:	4620      	mov	r0, r4
 8013830:	f001 fdda 	bl	80153e8 <_Bfree>
 8013834:	e5d8      	b.n	80133e8 <_strtod_l+0x88>
 8013836:	e9cd 8904 	strd	r8, r9, [sp, #16]
 801383a:	2000      	movs	r0, #0
 801383c:	4f32      	ldr	r7, [pc, #200]	; (8013908 <_strtod_l+0x5a8>)
 801383e:	1112      	asrs	r2, r2, #4
 8013840:	4601      	mov	r1, r0
 8013842:	2a01      	cmp	r2, #1
 8013844:	dc24      	bgt.n	8013890 <_strtod_l+0x530>
 8013846:	b108      	cbz	r0, 801384c <_strtod_l+0x4ec>
 8013848:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801384c:	4a2e      	ldr	r2, [pc, #184]	; (8013908 <_strtod_l+0x5a8>)
 801384e:	482f      	ldr	r0, [pc, #188]	; (801390c <_strtod_l+0x5ac>)
 8013850:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8013854:	ed91 7b00 	vldr	d7, [r1]
 8013858:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801385c:	ec49 8b16 	vmov	d6, r8, r9
 8013860:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013864:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013868:	9905      	ldr	r1, [sp, #20]
 801386a:	4a29      	ldr	r2, [pc, #164]	; (8013910 <_strtod_l+0x5b0>)
 801386c:	400a      	ands	r2, r1
 801386e:	4282      	cmp	r2, r0
 8013870:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8013874:	d8bc      	bhi.n	80137f0 <_strtod_l+0x490>
 8013876:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 801387a:	4282      	cmp	r2, r0
 801387c:	bf86      	itte	hi
 801387e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8013914 <_strtod_l+0x5b4>
 8013882:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 8013886:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 801388a:	2200      	movs	r2, #0
 801388c:	9204      	str	r2, [sp, #16]
 801388e:	e07f      	b.n	8013990 <_strtod_l+0x630>
 8013890:	f012 0f01 	tst.w	r2, #1
 8013894:	d00a      	beq.n	80138ac <_strtod_l+0x54c>
 8013896:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 801389a:	ed90 7b00 	vldr	d7, [r0]
 801389e:	ed9d 6b04 	vldr	d6, [sp, #16]
 80138a2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80138a6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80138aa:	2001      	movs	r0, #1
 80138ac:	3101      	adds	r1, #1
 80138ae:	1052      	asrs	r2, r2, #1
 80138b0:	e7c7      	b.n	8013842 <_strtod_l+0x4e2>
 80138b2:	d0ea      	beq.n	801388a <_strtod_l+0x52a>
 80138b4:	4252      	negs	r2, r2
 80138b6:	f012 000f 	ands.w	r0, r2, #15
 80138ba:	d00a      	beq.n	80138d2 <_strtod_l+0x572>
 80138bc:	4911      	ldr	r1, [pc, #68]	; (8013904 <_strtod_l+0x5a4>)
 80138be:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80138c2:	ed91 7b00 	vldr	d7, [r1]
 80138c6:	ec49 8b16 	vmov	d6, r8, r9
 80138ca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80138ce:	ec59 8b17 	vmov	r8, r9, d7
 80138d2:	1112      	asrs	r2, r2, #4
 80138d4:	d0d9      	beq.n	801388a <_strtod_l+0x52a>
 80138d6:	2a1f      	cmp	r2, #31
 80138d8:	dd1e      	ble.n	8013918 <_strtod_l+0x5b8>
 80138da:	2500      	movs	r5, #0
 80138dc:	462e      	mov	r6, r5
 80138de:	950a      	str	r5, [sp, #40]	; 0x28
 80138e0:	462f      	mov	r7, r5
 80138e2:	2322      	movs	r3, #34	; 0x22
 80138e4:	f04f 0800 	mov.w	r8, #0
 80138e8:	f04f 0900 	mov.w	r9, #0
 80138ec:	6023      	str	r3, [r4, #0]
 80138ee:	e789      	b.n	8013804 <_strtod_l+0x4a4>
 80138f0:	08016cbd 	.word	0x08016cbd
 80138f4:	08016d00 	.word	0x08016d00
 80138f8:	08016cb5 	.word	0x08016cb5
 80138fc:	08016e44 	.word	0x08016e44
 8013900:	08017100 	.word	0x08017100
 8013904:	08016fe0 	.word	0x08016fe0
 8013908:	08016fb8 	.word	0x08016fb8
 801390c:	7ca00000 	.word	0x7ca00000
 8013910:	7ff00000 	.word	0x7ff00000
 8013914:	7fefffff 	.word	0x7fefffff
 8013918:	f012 0110 	ands.w	r1, r2, #16
 801391c:	bf18      	it	ne
 801391e:	216a      	movne	r1, #106	; 0x6a
 8013920:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8013924:	9104      	str	r1, [sp, #16]
 8013926:	49c0      	ldr	r1, [pc, #768]	; (8013c28 <_strtod_l+0x8c8>)
 8013928:	2000      	movs	r0, #0
 801392a:	07d7      	lsls	r7, r2, #31
 801392c:	d508      	bpl.n	8013940 <_strtod_l+0x5e0>
 801392e:	ed9d 6b08 	vldr	d6, [sp, #32]
 8013932:	ed91 7b00 	vldr	d7, [r1]
 8013936:	ee26 7b07 	vmul.f64	d7, d6, d7
 801393a:	ed8d 7b08 	vstr	d7, [sp, #32]
 801393e:	2001      	movs	r0, #1
 8013940:	1052      	asrs	r2, r2, #1
 8013942:	f101 0108 	add.w	r1, r1, #8
 8013946:	d1f0      	bne.n	801392a <_strtod_l+0x5ca>
 8013948:	b108      	cbz	r0, 801394e <_strtod_l+0x5ee>
 801394a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 801394e:	9a04      	ldr	r2, [sp, #16]
 8013950:	b1ba      	cbz	r2, 8013982 <_strtod_l+0x622>
 8013952:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8013956:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 801395a:	2a00      	cmp	r2, #0
 801395c:	4649      	mov	r1, r9
 801395e:	dd10      	ble.n	8013982 <_strtod_l+0x622>
 8013960:	2a1f      	cmp	r2, #31
 8013962:	f340 8132 	ble.w	8013bca <_strtod_l+0x86a>
 8013966:	2a34      	cmp	r2, #52	; 0x34
 8013968:	bfde      	ittt	le
 801396a:	3a20      	suble	r2, #32
 801396c:	f04f 30ff 	movle.w	r0, #4294967295	; 0xffffffff
 8013970:	fa00 f202 	lslle.w	r2, r0, r2
 8013974:	f04f 0800 	mov.w	r8, #0
 8013978:	bfcc      	ite	gt
 801397a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 801397e:	ea02 0901 	andle.w	r9, r2, r1
 8013982:	ec49 8b17 	vmov	d7, r8, r9
 8013986:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801398e:	d0a4      	beq.n	80138da <_strtod_l+0x57a>
 8013990:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013992:	9200      	str	r2, [sp, #0]
 8013994:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013996:	4632      	mov	r2, r6
 8013998:	4620      	mov	r0, r4
 801399a:	f001 fd91 	bl	80154c0 <__s2b>
 801399e:	900a      	str	r0, [sp, #40]	; 0x28
 80139a0:	2800      	cmp	r0, #0
 80139a2:	f43f af25 	beq.w	80137f0 <_strtod_l+0x490>
 80139a6:	9b06      	ldr	r3, [sp, #24]
 80139a8:	ebab 0505 	sub.w	r5, fp, r5
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	bfb4      	ite	lt
 80139b0:	462b      	movlt	r3, r5
 80139b2:	2300      	movge	r3, #0
 80139b4:	930c      	str	r3, [sp, #48]	; 0x30
 80139b6:	9b06      	ldr	r3, [sp, #24]
 80139b8:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8013c10 <_strtod_l+0x8b0>
 80139bc:	ed9f ab96 	vldr	d10, [pc, #600]	; 8013c18 <_strtod_l+0x8b8>
 80139c0:	ed9f bb97 	vldr	d11, [pc, #604]	; 8013c20 <_strtod_l+0x8c0>
 80139c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80139c8:	2500      	movs	r5, #0
 80139ca:	9312      	str	r3, [sp, #72]	; 0x48
 80139cc:	462e      	mov	r6, r5
 80139ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80139d0:	4620      	mov	r0, r4
 80139d2:	6859      	ldr	r1, [r3, #4]
 80139d4:	f001 fcc8 	bl	8015368 <_Balloc>
 80139d8:	4607      	mov	r7, r0
 80139da:	2800      	cmp	r0, #0
 80139dc:	f43f af0c 	beq.w	80137f8 <_strtod_l+0x498>
 80139e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80139e2:	691a      	ldr	r2, [r3, #16]
 80139e4:	3202      	adds	r2, #2
 80139e6:	f103 010c 	add.w	r1, r3, #12
 80139ea:	0092      	lsls	r2, r2, #2
 80139ec:	300c      	adds	r0, #12
 80139ee:	f7fe fd2b 	bl	8012448 <memcpy>
 80139f2:	ec49 8b10 	vmov	d0, r8, r9
 80139f6:	aa1a      	add	r2, sp, #104	; 0x68
 80139f8:	a919      	add	r1, sp, #100	; 0x64
 80139fa:	4620      	mov	r0, r4
 80139fc:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8013a00:	f002 f89a 	bl	8015b38 <__d2b>
 8013a04:	9018      	str	r0, [sp, #96]	; 0x60
 8013a06:	2800      	cmp	r0, #0
 8013a08:	f43f aef6 	beq.w	80137f8 <_strtod_l+0x498>
 8013a0c:	2101      	movs	r1, #1
 8013a0e:	4620      	mov	r0, r4
 8013a10:	f001 fdf0 	bl	80155f4 <__i2b>
 8013a14:	4606      	mov	r6, r0
 8013a16:	2800      	cmp	r0, #0
 8013a18:	f43f aeee 	beq.w	80137f8 <_strtod_l+0x498>
 8013a1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8013a1e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8013a20:	2b00      	cmp	r3, #0
 8013a22:	bfab      	itete	ge
 8013a24:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8013a26:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8013a28:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 8013a2c:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 8013a30:	bfac      	ite	ge
 8013a32:	eb03 0b02 	addge.w	fp, r3, r2
 8013a36:	eba2 0a03 	sublt.w	sl, r2, r3
 8013a3a:	9a04      	ldr	r2, [sp, #16]
 8013a3c:	1a9b      	subs	r3, r3, r2
 8013a3e:	440b      	add	r3, r1
 8013a40:	4a7a      	ldr	r2, [pc, #488]	; (8013c2c <_strtod_l+0x8cc>)
 8013a42:	3b01      	subs	r3, #1
 8013a44:	4293      	cmp	r3, r2
 8013a46:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8013a4a:	f280 80d1 	bge.w	8013bf0 <_strtod_l+0x890>
 8013a4e:	1ad2      	subs	r2, r2, r3
 8013a50:	2a1f      	cmp	r2, #31
 8013a52:	eba1 0102 	sub.w	r1, r1, r2
 8013a56:	f04f 0001 	mov.w	r0, #1
 8013a5a:	f300 80bd 	bgt.w	8013bd8 <_strtod_l+0x878>
 8013a5e:	fa00 f302 	lsl.w	r3, r0, r2
 8013a62:	930e      	str	r3, [sp, #56]	; 0x38
 8013a64:	2300      	movs	r3, #0
 8013a66:	930d      	str	r3, [sp, #52]	; 0x34
 8013a68:	eb0b 0301 	add.w	r3, fp, r1
 8013a6c:	9a04      	ldr	r2, [sp, #16]
 8013a6e:	459b      	cmp	fp, r3
 8013a70:	448a      	add	sl, r1
 8013a72:	4492      	add	sl, r2
 8013a74:	465a      	mov	r2, fp
 8013a76:	bfa8      	it	ge
 8013a78:	461a      	movge	r2, r3
 8013a7a:	4552      	cmp	r2, sl
 8013a7c:	bfa8      	it	ge
 8013a7e:	4652      	movge	r2, sl
 8013a80:	2a00      	cmp	r2, #0
 8013a82:	bfc2      	ittt	gt
 8013a84:	1a9b      	subgt	r3, r3, r2
 8013a86:	ebaa 0a02 	subgt.w	sl, sl, r2
 8013a8a:	ebab 0b02 	subgt.w	fp, fp, r2
 8013a8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013a90:	2a00      	cmp	r2, #0
 8013a92:	dd18      	ble.n	8013ac6 <_strtod_l+0x766>
 8013a94:	4631      	mov	r1, r6
 8013a96:	4620      	mov	r0, r4
 8013a98:	9315      	str	r3, [sp, #84]	; 0x54
 8013a9a:	f001 fe67 	bl	801576c <__pow5mult>
 8013a9e:	4606      	mov	r6, r0
 8013aa0:	2800      	cmp	r0, #0
 8013aa2:	f43f aea9 	beq.w	80137f8 <_strtod_l+0x498>
 8013aa6:	4601      	mov	r1, r0
 8013aa8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8013aaa:	4620      	mov	r0, r4
 8013aac:	f001 fdb8 	bl	8015620 <__multiply>
 8013ab0:	9014      	str	r0, [sp, #80]	; 0x50
 8013ab2:	2800      	cmp	r0, #0
 8013ab4:	f43f aea0 	beq.w	80137f8 <_strtod_l+0x498>
 8013ab8:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013aba:	4620      	mov	r0, r4
 8013abc:	f001 fc94 	bl	80153e8 <_Bfree>
 8013ac0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013ac2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013ac4:	9218      	str	r2, [sp, #96]	; 0x60
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	f300 8097 	bgt.w	8013bfa <_strtod_l+0x89a>
 8013acc:	9b06      	ldr	r3, [sp, #24]
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	dd08      	ble.n	8013ae4 <_strtod_l+0x784>
 8013ad2:	4639      	mov	r1, r7
 8013ad4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013ad6:	4620      	mov	r0, r4
 8013ad8:	f001 fe48 	bl	801576c <__pow5mult>
 8013adc:	4607      	mov	r7, r0
 8013ade:	2800      	cmp	r0, #0
 8013ae0:	f43f ae8a 	beq.w	80137f8 <_strtod_l+0x498>
 8013ae4:	f1ba 0f00 	cmp.w	sl, #0
 8013ae8:	dd08      	ble.n	8013afc <_strtod_l+0x79c>
 8013aea:	4639      	mov	r1, r7
 8013aec:	4652      	mov	r2, sl
 8013aee:	4620      	mov	r0, r4
 8013af0:	f001 fe96 	bl	8015820 <__lshift>
 8013af4:	4607      	mov	r7, r0
 8013af6:	2800      	cmp	r0, #0
 8013af8:	f43f ae7e 	beq.w	80137f8 <_strtod_l+0x498>
 8013afc:	f1bb 0f00 	cmp.w	fp, #0
 8013b00:	dd08      	ble.n	8013b14 <_strtod_l+0x7b4>
 8013b02:	4631      	mov	r1, r6
 8013b04:	465a      	mov	r2, fp
 8013b06:	4620      	mov	r0, r4
 8013b08:	f001 fe8a 	bl	8015820 <__lshift>
 8013b0c:	4606      	mov	r6, r0
 8013b0e:	2800      	cmp	r0, #0
 8013b10:	f43f ae72 	beq.w	80137f8 <_strtod_l+0x498>
 8013b14:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013b16:	463a      	mov	r2, r7
 8013b18:	4620      	mov	r0, r4
 8013b1a:	f001 ff09 	bl	8015930 <__mdiff>
 8013b1e:	4605      	mov	r5, r0
 8013b20:	2800      	cmp	r0, #0
 8013b22:	f43f ae69 	beq.w	80137f8 <_strtod_l+0x498>
 8013b26:	2300      	movs	r3, #0
 8013b28:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8013b2c:	60c3      	str	r3, [r0, #12]
 8013b2e:	4631      	mov	r1, r6
 8013b30:	f001 fee2 	bl	80158f8 <__mcmp>
 8013b34:	2800      	cmp	r0, #0
 8013b36:	da7f      	bge.n	8013c38 <_strtod_l+0x8d8>
 8013b38:	ea5a 0308 	orrs.w	r3, sl, r8
 8013b3c:	f040 80a5 	bne.w	8013c8a <_strtod_l+0x92a>
 8013b40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	f040 80a0 	bne.w	8013c8a <_strtod_l+0x92a>
 8013b4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013b4e:	0d1b      	lsrs	r3, r3, #20
 8013b50:	051b      	lsls	r3, r3, #20
 8013b52:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8013b56:	f240 8098 	bls.w	8013c8a <_strtod_l+0x92a>
 8013b5a:	696b      	ldr	r3, [r5, #20]
 8013b5c:	b91b      	cbnz	r3, 8013b66 <_strtod_l+0x806>
 8013b5e:	692b      	ldr	r3, [r5, #16]
 8013b60:	2b01      	cmp	r3, #1
 8013b62:	f340 8092 	ble.w	8013c8a <_strtod_l+0x92a>
 8013b66:	4629      	mov	r1, r5
 8013b68:	2201      	movs	r2, #1
 8013b6a:	4620      	mov	r0, r4
 8013b6c:	f001 fe58 	bl	8015820 <__lshift>
 8013b70:	4631      	mov	r1, r6
 8013b72:	4605      	mov	r5, r0
 8013b74:	f001 fec0 	bl	80158f8 <__mcmp>
 8013b78:	2800      	cmp	r0, #0
 8013b7a:	f340 8086 	ble.w	8013c8a <_strtod_l+0x92a>
 8013b7e:	9904      	ldr	r1, [sp, #16]
 8013b80:	4a2b      	ldr	r2, [pc, #172]	; (8013c30 <_strtod_l+0x8d0>)
 8013b82:	464b      	mov	r3, r9
 8013b84:	2900      	cmp	r1, #0
 8013b86:	f000 80a1 	beq.w	8013ccc <_strtod_l+0x96c>
 8013b8a:	ea02 0109 	and.w	r1, r2, r9
 8013b8e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8013b92:	f300 809b 	bgt.w	8013ccc <_strtod_l+0x96c>
 8013b96:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8013b9a:	f77f aea2 	ble.w	80138e2 <_strtod_l+0x582>
 8013b9e:	4a25      	ldr	r2, [pc, #148]	; (8013c34 <_strtod_l+0x8d4>)
 8013ba0:	2300      	movs	r3, #0
 8013ba2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8013ba6:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8013baa:	ec49 8b17 	vmov	d7, r8, r9
 8013bae:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013bb2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013bb6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8013bba:	4313      	orrs	r3, r2
 8013bbc:	bf08      	it	eq
 8013bbe:	2322      	moveq	r3, #34	; 0x22
 8013bc0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8013bc4:	bf08      	it	eq
 8013bc6:	6023      	streq	r3, [r4, #0]
 8013bc8:	e620      	b.n	801380c <_strtod_l+0x4ac>
 8013bca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8013bce:	fa01 f202 	lsl.w	r2, r1, r2
 8013bd2:	ea02 0808 	and.w	r8, r2, r8
 8013bd6:	e6d4      	b.n	8013982 <_strtod_l+0x622>
 8013bd8:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8013bdc:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8013be0:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8013be4:	33e2      	adds	r3, #226	; 0xe2
 8013be6:	fa00 f303 	lsl.w	r3, r0, r3
 8013bea:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8013bee:	e73b      	b.n	8013a68 <_strtod_l+0x708>
 8013bf0:	2000      	movs	r0, #0
 8013bf2:	2301      	movs	r3, #1
 8013bf4:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8013bf8:	e736      	b.n	8013a68 <_strtod_l+0x708>
 8013bfa:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013bfc:	461a      	mov	r2, r3
 8013bfe:	4620      	mov	r0, r4
 8013c00:	f001 fe0e 	bl	8015820 <__lshift>
 8013c04:	9018      	str	r0, [sp, #96]	; 0x60
 8013c06:	2800      	cmp	r0, #0
 8013c08:	f47f af60 	bne.w	8013acc <_strtod_l+0x76c>
 8013c0c:	e5f4      	b.n	80137f8 <_strtod_l+0x498>
 8013c0e:	bf00      	nop
 8013c10:	94a03595 	.word	0x94a03595
 8013c14:	3fcfffff 	.word	0x3fcfffff
 8013c18:	94a03595 	.word	0x94a03595
 8013c1c:	3fdfffff 	.word	0x3fdfffff
 8013c20:	35afe535 	.word	0x35afe535
 8013c24:	3fe00000 	.word	0x3fe00000
 8013c28:	08016d18 	.word	0x08016d18
 8013c2c:	fffffc02 	.word	0xfffffc02
 8013c30:	7ff00000 	.word	0x7ff00000
 8013c34:	39500000 	.word	0x39500000
 8013c38:	46cb      	mov	fp, r9
 8013c3a:	d165      	bne.n	8013d08 <_strtod_l+0x9a8>
 8013c3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013c40:	f1ba 0f00 	cmp.w	sl, #0
 8013c44:	d02a      	beq.n	8013c9c <_strtod_l+0x93c>
 8013c46:	4aaa      	ldr	r2, [pc, #680]	; (8013ef0 <_strtod_l+0xb90>)
 8013c48:	4293      	cmp	r3, r2
 8013c4a:	d12b      	bne.n	8013ca4 <_strtod_l+0x944>
 8013c4c:	9b04      	ldr	r3, [sp, #16]
 8013c4e:	4641      	mov	r1, r8
 8013c50:	b1fb      	cbz	r3, 8013c92 <_strtod_l+0x932>
 8013c52:	4aa8      	ldr	r2, [pc, #672]	; (8013ef4 <_strtod_l+0xb94>)
 8013c54:	ea09 0202 	and.w	r2, r9, r2
 8013c58:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8013c5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013c60:	d81a      	bhi.n	8013c98 <_strtod_l+0x938>
 8013c62:	0d12      	lsrs	r2, r2, #20
 8013c64:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013c68:	fa00 f303 	lsl.w	r3, r0, r3
 8013c6c:	4299      	cmp	r1, r3
 8013c6e:	d119      	bne.n	8013ca4 <_strtod_l+0x944>
 8013c70:	4ba1      	ldr	r3, [pc, #644]	; (8013ef8 <_strtod_l+0xb98>)
 8013c72:	459b      	cmp	fp, r3
 8013c74:	d102      	bne.n	8013c7c <_strtod_l+0x91c>
 8013c76:	3101      	adds	r1, #1
 8013c78:	f43f adbe 	beq.w	80137f8 <_strtod_l+0x498>
 8013c7c:	4b9d      	ldr	r3, [pc, #628]	; (8013ef4 <_strtod_l+0xb94>)
 8013c7e:	ea0b 0303 	and.w	r3, fp, r3
 8013c82:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8013c86:	f04f 0800 	mov.w	r8, #0
 8013c8a:	9b04      	ldr	r3, [sp, #16]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d186      	bne.n	8013b9e <_strtod_l+0x83e>
 8013c90:	e5bc      	b.n	801380c <_strtod_l+0x4ac>
 8013c92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013c96:	e7e9      	b.n	8013c6c <_strtod_l+0x90c>
 8013c98:	4603      	mov	r3, r0
 8013c9a:	e7e7      	b.n	8013c6c <_strtod_l+0x90c>
 8013c9c:	ea53 0308 	orrs.w	r3, r3, r8
 8013ca0:	f43f af6d 	beq.w	8013b7e <_strtod_l+0x81e>
 8013ca4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013ca6:	b1db      	cbz	r3, 8013ce0 <_strtod_l+0x980>
 8013ca8:	ea13 0f0b 	tst.w	r3, fp
 8013cac:	d0ed      	beq.n	8013c8a <_strtod_l+0x92a>
 8013cae:	9a04      	ldr	r2, [sp, #16]
 8013cb0:	4640      	mov	r0, r8
 8013cb2:	4649      	mov	r1, r9
 8013cb4:	f1ba 0f00 	cmp.w	sl, #0
 8013cb8:	d016      	beq.n	8013ce8 <_strtod_l+0x988>
 8013cba:	f7ff fb35 	bl	8013328 <sulp>
 8013cbe:	ed9d 7b08 	vldr	d7, [sp, #32]
 8013cc2:	ee37 7b00 	vadd.f64	d7, d7, d0
 8013cc6:	ec59 8b17 	vmov	r8, r9, d7
 8013cca:	e7de      	b.n	8013c8a <_strtod_l+0x92a>
 8013ccc:	4013      	ands	r3, r2
 8013cce:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8013cd2:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8013cd6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8013cda:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8013cde:	e7d4      	b.n	8013c8a <_strtod_l+0x92a>
 8013ce0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ce2:	ea13 0f08 	tst.w	r3, r8
 8013ce6:	e7e1      	b.n	8013cac <_strtod_l+0x94c>
 8013ce8:	f7ff fb1e 	bl	8013328 <sulp>
 8013cec:	ed9d 7b08 	vldr	d7, [sp, #32]
 8013cf0:	ee37 7b40 	vsub.f64	d7, d7, d0
 8013cf4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013cf8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d00:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8013d04:	d1c1      	bne.n	8013c8a <_strtod_l+0x92a>
 8013d06:	e5ec      	b.n	80138e2 <_strtod_l+0x582>
 8013d08:	4631      	mov	r1, r6
 8013d0a:	4628      	mov	r0, r5
 8013d0c:	f001 ff70 	bl	8015bf0 <__ratio>
 8013d10:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8013d14:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8013d18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013d1c:	d867      	bhi.n	8013dee <_strtod_l+0xa8e>
 8013d1e:	f1ba 0f00 	cmp.w	sl, #0
 8013d22:	d044      	beq.n	8013dae <_strtod_l+0xa4e>
 8013d24:	4b75      	ldr	r3, [pc, #468]	; (8013efc <_strtod_l+0xb9c>)
 8013d26:	2200      	movs	r2, #0
 8013d28:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8013d2c:	4971      	ldr	r1, [pc, #452]	; (8013ef4 <_strtod_l+0xb94>)
 8013d2e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8013f08 <_strtod_l+0xba8>
 8013d32:	ea0b 0001 	and.w	r0, fp, r1
 8013d36:	4560      	cmp	r0, ip
 8013d38:	900d      	str	r0, [sp, #52]	; 0x34
 8013d3a:	f040 808b 	bne.w	8013e54 <_strtod_l+0xaf4>
 8013d3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8013d42:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8013d46:	ec49 8b10 	vmov	d0, r8, r9
 8013d4a:	ec43 2b1c 	vmov	d12, r2, r3
 8013d4e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8013d52:	f001 fe75 	bl	8015a40 <__ulp>
 8013d56:	ec49 8b1d 	vmov	d13, r8, r9
 8013d5a:	eeac db00 	vfma.f64	d13, d12, d0
 8013d5e:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 8013d62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013d64:	4963      	ldr	r1, [pc, #396]	; (8013ef4 <_strtod_l+0xb94>)
 8013d66:	4a66      	ldr	r2, [pc, #408]	; (8013f00 <_strtod_l+0xba0>)
 8013d68:	4019      	ands	r1, r3
 8013d6a:	4291      	cmp	r1, r2
 8013d6c:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8013d70:	d947      	bls.n	8013e02 <_strtod_l+0xaa2>
 8013d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013d74:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8013d78:	4293      	cmp	r3, r2
 8013d7a:	d103      	bne.n	8013d84 <_strtod_l+0xa24>
 8013d7c:	9b08      	ldr	r3, [sp, #32]
 8013d7e:	3301      	adds	r3, #1
 8013d80:	f43f ad3a 	beq.w	80137f8 <_strtod_l+0x498>
 8013d84:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8013ef8 <_strtod_l+0xb98>
 8013d88:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8013d8c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8013d8e:	4620      	mov	r0, r4
 8013d90:	f001 fb2a 	bl	80153e8 <_Bfree>
 8013d94:	4639      	mov	r1, r7
 8013d96:	4620      	mov	r0, r4
 8013d98:	f001 fb26 	bl	80153e8 <_Bfree>
 8013d9c:	4631      	mov	r1, r6
 8013d9e:	4620      	mov	r0, r4
 8013da0:	f001 fb22 	bl	80153e8 <_Bfree>
 8013da4:	4629      	mov	r1, r5
 8013da6:	4620      	mov	r0, r4
 8013da8:	f001 fb1e 	bl	80153e8 <_Bfree>
 8013dac:	e60f      	b.n	80139ce <_strtod_l+0x66e>
 8013dae:	f1b8 0f00 	cmp.w	r8, #0
 8013db2:	d112      	bne.n	8013dda <_strtod_l+0xa7a>
 8013db4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013db8:	b9b3      	cbnz	r3, 8013de8 <_strtod_l+0xa88>
 8013dba:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8013dbe:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8013dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013dc6:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8013dca:	d401      	bmi.n	8013dd0 <_strtod_l+0xa70>
 8013dcc:	ee20 8b08 	vmul.f64	d8, d0, d8
 8013dd0:	eeb1 7b48 	vneg.f64	d7, d8
 8013dd4:	ec53 2b17 	vmov	r2, r3, d7
 8013dd8:	e7a8      	b.n	8013d2c <_strtod_l+0x9cc>
 8013dda:	f1b8 0f01 	cmp.w	r8, #1
 8013dde:	d103      	bne.n	8013de8 <_strtod_l+0xa88>
 8013de0:	f1b9 0f00 	cmp.w	r9, #0
 8013de4:	f43f ad7d 	beq.w	80138e2 <_strtod_l+0x582>
 8013de8:	4b46      	ldr	r3, [pc, #280]	; (8013f04 <_strtod_l+0xba4>)
 8013dea:	2200      	movs	r2, #0
 8013dec:	e79c      	b.n	8013d28 <_strtod_l+0x9c8>
 8013dee:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8013df2:	ee20 8b08 	vmul.f64	d8, d0, d8
 8013df6:	f1ba 0f00 	cmp.w	sl, #0
 8013dfa:	d0e9      	beq.n	8013dd0 <_strtod_l+0xa70>
 8013dfc:	ec53 2b18 	vmov	r2, r3, d8
 8013e00:	e794      	b.n	8013d2c <_strtod_l+0x9cc>
 8013e02:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8013e06:	9b04      	ldr	r3, [sp, #16]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d1bf      	bne.n	8013d8c <_strtod_l+0xa2c>
 8013e0c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013e10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013e12:	0d1b      	lsrs	r3, r3, #20
 8013e14:	051b      	lsls	r3, r3, #20
 8013e16:	429a      	cmp	r2, r3
 8013e18:	d1b8      	bne.n	8013d8c <_strtod_l+0xa2c>
 8013e1a:	ec51 0b18 	vmov	r0, r1, d8
 8013e1e:	f7ec fca3 	bl	8000768 <__aeabi_d2lz>
 8013e22:	f7ec fc5b 	bl	80006dc <__aeabi_l2d>
 8013e26:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013e2a:	ec41 0b17 	vmov	d7, r0, r1
 8013e2e:	ea43 0308 	orr.w	r3, r3, r8
 8013e32:	ea53 030a 	orrs.w	r3, r3, sl
 8013e36:	ee38 8b47 	vsub.f64	d8, d8, d7
 8013e3a:	d03e      	beq.n	8013eba <_strtod_l+0xb5a>
 8013e3c:	eeb4 8bca 	vcmpe.f64	d8, d10
 8013e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e44:	f53f ace2 	bmi.w	801380c <_strtod_l+0x4ac>
 8013e48:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8013e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e50:	dd9c      	ble.n	8013d8c <_strtod_l+0xa2c>
 8013e52:	e4db      	b.n	801380c <_strtod_l+0x4ac>
 8013e54:	9904      	ldr	r1, [sp, #16]
 8013e56:	b301      	cbz	r1, 8013e9a <_strtod_l+0xb3a>
 8013e58:	990d      	ldr	r1, [sp, #52]	; 0x34
 8013e5a:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8013e5e:	d81c      	bhi.n	8013e9a <_strtod_l+0xb3a>
 8013e60:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8013ee8 <_strtod_l+0xb88>
 8013e64:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8013e68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013e6c:	d811      	bhi.n	8013e92 <_strtod_l+0xb32>
 8013e6e:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8013e72:	ee18 3a10 	vmov	r3, s16
 8013e76:	2b01      	cmp	r3, #1
 8013e78:	bf38      	it	cc
 8013e7a:	2301      	movcc	r3, #1
 8013e7c:	ee08 3a10 	vmov	s16, r3
 8013e80:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8013e84:	f1ba 0f00 	cmp.w	sl, #0
 8013e88:	d114      	bne.n	8013eb4 <_strtod_l+0xb54>
 8013e8a:	eeb1 7b48 	vneg.f64	d7, d8
 8013e8e:	ec53 2b17 	vmov	r2, r3, d7
 8013e92:	980d      	ldr	r0, [sp, #52]	; 0x34
 8013e94:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8013e98:	1a0b      	subs	r3, r1, r0
 8013e9a:	ed9d 0b08 	vldr	d0, [sp, #32]
 8013e9e:	ec43 2b1c 	vmov	d12, r2, r3
 8013ea2:	f001 fdcd 	bl	8015a40 <__ulp>
 8013ea6:	ed9d 7b08 	vldr	d7, [sp, #32]
 8013eaa:	eeac 7b00 	vfma.f64	d7, d12, d0
 8013eae:	ec59 8b17 	vmov	r8, r9, d7
 8013eb2:	e7a8      	b.n	8013e06 <_strtod_l+0xaa6>
 8013eb4:	ec53 2b18 	vmov	r2, r3, d8
 8013eb8:	e7eb      	b.n	8013e92 <_strtod_l+0xb32>
 8013eba:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8013ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ec2:	f57f af63 	bpl.w	8013d8c <_strtod_l+0xa2c>
 8013ec6:	e4a1      	b.n	801380c <_strtod_l+0x4ac>
 8013ec8:	2300      	movs	r3, #0
 8013eca:	930b      	str	r3, [sp, #44]	; 0x2c
 8013ecc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013ece:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013ed0:	6013      	str	r3, [r2, #0]
 8013ed2:	f7ff ba8d 	b.w	80133f0 <_strtod_l+0x90>
 8013ed6:	2a65      	cmp	r2, #101	; 0x65
 8013ed8:	f43f ab89 	beq.w	80135ee <_strtod_l+0x28e>
 8013edc:	2a45      	cmp	r2, #69	; 0x45
 8013ede:	f43f ab86 	beq.w	80135ee <_strtod_l+0x28e>
 8013ee2:	2101      	movs	r1, #1
 8013ee4:	f7ff bbbe 	b.w	8013664 <_strtod_l+0x304>
 8013ee8:	ffc00000 	.word	0xffc00000
 8013eec:	41dfffff 	.word	0x41dfffff
 8013ef0:	000fffff 	.word	0x000fffff
 8013ef4:	7ff00000 	.word	0x7ff00000
 8013ef8:	7fefffff 	.word	0x7fefffff
 8013efc:	3ff00000 	.word	0x3ff00000
 8013f00:	7c9fffff 	.word	0x7c9fffff
 8013f04:	bff00000 	.word	0xbff00000
 8013f08:	7fe00000 	.word	0x7fe00000

08013f0c <_strtod_r>:
 8013f0c:	4b01      	ldr	r3, [pc, #4]	; (8013f14 <_strtod_r+0x8>)
 8013f0e:	f7ff ba27 	b.w	8013360 <_strtod_l>
 8013f12:	bf00      	nop
 8013f14:	240001c0 	.word	0x240001c0

08013f18 <_strtol_l.isra.0>:
 8013f18:	2b01      	cmp	r3, #1
 8013f1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013f1e:	d001      	beq.n	8013f24 <_strtol_l.isra.0+0xc>
 8013f20:	2b24      	cmp	r3, #36	; 0x24
 8013f22:	d906      	bls.n	8013f32 <_strtol_l.isra.0+0x1a>
 8013f24:	f7fe fa56 	bl	80123d4 <__errno>
 8013f28:	2316      	movs	r3, #22
 8013f2a:	6003      	str	r3, [r0, #0]
 8013f2c:	2000      	movs	r0, #0
 8013f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f32:	4f3a      	ldr	r7, [pc, #232]	; (801401c <_strtol_l.isra.0+0x104>)
 8013f34:	468e      	mov	lr, r1
 8013f36:	4676      	mov	r6, lr
 8013f38:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8013f3c:	5de5      	ldrb	r5, [r4, r7]
 8013f3e:	f015 0508 	ands.w	r5, r5, #8
 8013f42:	d1f8      	bne.n	8013f36 <_strtol_l.isra.0+0x1e>
 8013f44:	2c2d      	cmp	r4, #45	; 0x2d
 8013f46:	d134      	bne.n	8013fb2 <_strtol_l.isra.0+0x9a>
 8013f48:	f89e 4000 	ldrb.w	r4, [lr]
 8013f4c:	f04f 0801 	mov.w	r8, #1
 8013f50:	f106 0e02 	add.w	lr, r6, #2
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d05c      	beq.n	8014012 <_strtol_l.isra.0+0xfa>
 8013f58:	2b10      	cmp	r3, #16
 8013f5a:	d10c      	bne.n	8013f76 <_strtol_l.isra.0+0x5e>
 8013f5c:	2c30      	cmp	r4, #48	; 0x30
 8013f5e:	d10a      	bne.n	8013f76 <_strtol_l.isra.0+0x5e>
 8013f60:	f89e 4000 	ldrb.w	r4, [lr]
 8013f64:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8013f68:	2c58      	cmp	r4, #88	; 0x58
 8013f6a:	d14d      	bne.n	8014008 <_strtol_l.isra.0+0xf0>
 8013f6c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8013f70:	2310      	movs	r3, #16
 8013f72:	f10e 0e02 	add.w	lr, lr, #2
 8013f76:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8013f7a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8013f7e:	2600      	movs	r6, #0
 8013f80:	fbbc f9f3 	udiv	r9, ip, r3
 8013f84:	4635      	mov	r5, r6
 8013f86:	fb03 ca19 	mls	sl, r3, r9, ip
 8013f8a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8013f8e:	2f09      	cmp	r7, #9
 8013f90:	d818      	bhi.n	8013fc4 <_strtol_l.isra.0+0xac>
 8013f92:	463c      	mov	r4, r7
 8013f94:	42a3      	cmp	r3, r4
 8013f96:	dd24      	ble.n	8013fe2 <_strtol_l.isra.0+0xca>
 8013f98:	2e00      	cmp	r6, #0
 8013f9a:	db1f      	blt.n	8013fdc <_strtol_l.isra.0+0xc4>
 8013f9c:	45a9      	cmp	r9, r5
 8013f9e:	d31d      	bcc.n	8013fdc <_strtol_l.isra.0+0xc4>
 8013fa0:	d101      	bne.n	8013fa6 <_strtol_l.isra.0+0x8e>
 8013fa2:	45a2      	cmp	sl, r4
 8013fa4:	db1a      	blt.n	8013fdc <_strtol_l.isra.0+0xc4>
 8013fa6:	fb05 4503 	mla	r5, r5, r3, r4
 8013faa:	2601      	movs	r6, #1
 8013fac:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8013fb0:	e7eb      	b.n	8013f8a <_strtol_l.isra.0+0x72>
 8013fb2:	2c2b      	cmp	r4, #43	; 0x2b
 8013fb4:	bf08      	it	eq
 8013fb6:	f89e 4000 	ldrbeq.w	r4, [lr]
 8013fba:	46a8      	mov	r8, r5
 8013fbc:	bf08      	it	eq
 8013fbe:	f106 0e02 	addeq.w	lr, r6, #2
 8013fc2:	e7c7      	b.n	8013f54 <_strtol_l.isra.0+0x3c>
 8013fc4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013fc8:	2f19      	cmp	r7, #25
 8013fca:	d801      	bhi.n	8013fd0 <_strtol_l.isra.0+0xb8>
 8013fcc:	3c37      	subs	r4, #55	; 0x37
 8013fce:	e7e1      	b.n	8013f94 <_strtol_l.isra.0+0x7c>
 8013fd0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8013fd4:	2f19      	cmp	r7, #25
 8013fd6:	d804      	bhi.n	8013fe2 <_strtol_l.isra.0+0xca>
 8013fd8:	3c57      	subs	r4, #87	; 0x57
 8013fda:	e7db      	b.n	8013f94 <_strtol_l.isra.0+0x7c>
 8013fdc:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8013fe0:	e7e4      	b.n	8013fac <_strtol_l.isra.0+0x94>
 8013fe2:	2e00      	cmp	r6, #0
 8013fe4:	da05      	bge.n	8013ff2 <_strtol_l.isra.0+0xda>
 8013fe6:	2322      	movs	r3, #34	; 0x22
 8013fe8:	6003      	str	r3, [r0, #0]
 8013fea:	4665      	mov	r5, ip
 8013fec:	b942      	cbnz	r2, 8014000 <_strtol_l.isra.0+0xe8>
 8013fee:	4628      	mov	r0, r5
 8013ff0:	e79d      	b.n	8013f2e <_strtol_l.isra.0+0x16>
 8013ff2:	f1b8 0f00 	cmp.w	r8, #0
 8013ff6:	d000      	beq.n	8013ffa <_strtol_l.isra.0+0xe2>
 8013ff8:	426d      	negs	r5, r5
 8013ffa:	2a00      	cmp	r2, #0
 8013ffc:	d0f7      	beq.n	8013fee <_strtol_l.isra.0+0xd6>
 8013ffe:	b10e      	cbz	r6, 8014004 <_strtol_l.isra.0+0xec>
 8014000:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8014004:	6011      	str	r1, [r2, #0]
 8014006:	e7f2      	b.n	8013fee <_strtol_l.isra.0+0xd6>
 8014008:	2430      	movs	r4, #48	; 0x30
 801400a:	2b00      	cmp	r3, #0
 801400c:	d1b3      	bne.n	8013f76 <_strtol_l.isra.0+0x5e>
 801400e:	2308      	movs	r3, #8
 8014010:	e7b1      	b.n	8013f76 <_strtol_l.isra.0+0x5e>
 8014012:	2c30      	cmp	r4, #48	; 0x30
 8014014:	d0a4      	beq.n	8013f60 <_strtol_l.isra.0+0x48>
 8014016:	230a      	movs	r3, #10
 8014018:	e7ad      	b.n	8013f76 <_strtol_l.isra.0+0x5e>
 801401a:	bf00      	nop
 801401c:	08016d41 	.word	0x08016d41

08014020 <_strtol_r>:
 8014020:	f7ff bf7a 	b.w	8013f18 <_strtol_l.isra.0>

08014024 <quorem>:
 8014024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014028:	6903      	ldr	r3, [r0, #16]
 801402a:	690c      	ldr	r4, [r1, #16]
 801402c:	42a3      	cmp	r3, r4
 801402e:	4607      	mov	r7, r0
 8014030:	f2c0 8081 	blt.w	8014136 <quorem+0x112>
 8014034:	3c01      	subs	r4, #1
 8014036:	f101 0814 	add.w	r8, r1, #20
 801403a:	f100 0514 	add.w	r5, r0, #20
 801403e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014042:	9301      	str	r3, [sp, #4]
 8014044:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014048:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801404c:	3301      	adds	r3, #1
 801404e:	429a      	cmp	r2, r3
 8014050:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014054:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014058:	fbb2 f6f3 	udiv	r6, r2, r3
 801405c:	d331      	bcc.n	80140c2 <quorem+0x9e>
 801405e:	f04f 0e00 	mov.w	lr, #0
 8014062:	4640      	mov	r0, r8
 8014064:	46ac      	mov	ip, r5
 8014066:	46f2      	mov	sl, lr
 8014068:	f850 2b04 	ldr.w	r2, [r0], #4
 801406c:	b293      	uxth	r3, r2
 801406e:	fb06 e303 	mla	r3, r6, r3, lr
 8014072:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8014076:	b29b      	uxth	r3, r3
 8014078:	ebaa 0303 	sub.w	r3, sl, r3
 801407c:	0c12      	lsrs	r2, r2, #16
 801407e:	f8dc a000 	ldr.w	sl, [ip]
 8014082:	fb06 e202 	mla	r2, r6, r2, lr
 8014086:	fa13 f38a 	uxtah	r3, r3, sl
 801408a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801408e:	fa1f fa82 	uxth.w	sl, r2
 8014092:	f8dc 2000 	ldr.w	r2, [ip]
 8014096:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801409a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801409e:	b29b      	uxth	r3, r3
 80140a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80140a4:	4581      	cmp	r9, r0
 80140a6:	f84c 3b04 	str.w	r3, [ip], #4
 80140aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80140ae:	d2db      	bcs.n	8014068 <quorem+0x44>
 80140b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80140b4:	b92b      	cbnz	r3, 80140c2 <quorem+0x9e>
 80140b6:	9b01      	ldr	r3, [sp, #4]
 80140b8:	3b04      	subs	r3, #4
 80140ba:	429d      	cmp	r5, r3
 80140bc:	461a      	mov	r2, r3
 80140be:	d32e      	bcc.n	801411e <quorem+0xfa>
 80140c0:	613c      	str	r4, [r7, #16]
 80140c2:	4638      	mov	r0, r7
 80140c4:	f001 fc18 	bl	80158f8 <__mcmp>
 80140c8:	2800      	cmp	r0, #0
 80140ca:	db24      	blt.n	8014116 <quorem+0xf2>
 80140cc:	3601      	adds	r6, #1
 80140ce:	4628      	mov	r0, r5
 80140d0:	f04f 0c00 	mov.w	ip, #0
 80140d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80140d8:	f8d0 e000 	ldr.w	lr, [r0]
 80140dc:	b293      	uxth	r3, r2
 80140de:	ebac 0303 	sub.w	r3, ip, r3
 80140e2:	0c12      	lsrs	r2, r2, #16
 80140e4:	fa13 f38e 	uxtah	r3, r3, lr
 80140e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80140ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80140f0:	b29b      	uxth	r3, r3
 80140f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80140f6:	45c1      	cmp	r9, r8
 80140f8:	f840 3b04 	str.w	r3, [r0], #4
 80140fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014100:	d2e8      	bcs.n	80140d4 <quorem+0xb0>
 8014102:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801410a:	b922      	cbnz	r2, 8014116 <quorem+0xf2>
 801410c:	3b04      	subs	r3, #4
 801410e:	429d      	cmp	r5, r3
 8014110:	461a      	mov	r2, r3
 8014112:	d30a      	bcc.n	801412a <quorem+0x106>
 8014114:	613c      	str	r4, [r7, #16]
 8014116:	4630      	mov	r0, r6
 8014118:	b003      	add	sp, #12
 801411a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801411e:	6812      	ldr	r2, [r2, #0]
 8014120:	3b04      	subs	r3, #4
 8014122:	2a00      	cmp	r2, #0
 8014124:	d1cc      	bne.n	80140c0 <quorem+0x9c>
 8014126:	3c01      	subs	r4, #1
 8014128:	e7c7      	b.n	80140ba <quorem+0x96>
 801412a:	6812      	ldr	r2, [r2, #0]
 801412c:	3b04      	subs	r3, #4
 801412e:	2a00      	cmp	r2, #0
 8014130:	d1f0      	bne.n	8014114 <quorem+0xf0>
 8014132:	3c01      	subs	r4, #1
 8014134:	e7eb      	b.n	801410e <quorem+0xea>
 8014136:	2000      	movs	r0, #0
 8014138:	e7ee      	b.n	8014118 <quorem+0xf4>
 801413a:	0000      	movs	r0, r0
 801413c:	0000      	movs	r0, r0
	...

08014140 <_dtoa_r>:
 8014140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014144:	ec59 8b10 	vmov	r8, r9, d0
 8014148:	b095      	sub	sp, #84	; 0x54
 801414a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801414c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 801414e:	9107      	str	r1, [sp, #28]
 8014150:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8014154:	4606      	mov	r6, r0
 8014156:	9209      	str	r2, [sp, #36]	; 0x24
 8014158:	9310      	str	r3, [sp, #64]	; 0x40
 801415a:	b975      	cbnz	r5, 801417a <_dtoa_r+0x3a>
 801415c:	2010      	movs	r0, #16
 801415e:	f7fe f963 	bl	8012428 <malloc>
 8014162:	4602      	mov	r2, r0
 8014164:	6270      	str	r0, [r6, #36]	; 0x24
 8014166:	b920      	cbnz	r0, 8014172 <_dtoa_r+0x32>
 8014168:	4bab      	ldr	r3, [pc, #684]	; (8014418 <_dtoa_r+0x2d8>)
 801416a:	21ea      	movs	r1, #234	; 0xea
 801416c:	48ab      	ldr	r0, [pc, #684]	; (801441c <_dtoa_r+0x2dc>)
 801416e:	f001 ff4b 	bl	8016008 <__assert_func>
 8014172:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014176:	6005      	str	r5, [r0, #0]
 8014178:	60c5      	str	r5, [r0, #12]
 801417a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801417c:	6819      	ldr	r1, [r3, #0]
 801417e:	b151      	cbz	r1, 8014196 <_dtoa_r+0x56>
 8014180:	685a      	ldr	r2, [r3, #4]
 8014182:	604a      	str	r2, [r1, #4]
 8014184:	2301      	movs	r3, #1
 8014186:	4093      	lsls	r3, r2
 8014188:	608b      	str	r3, [r1, #8]
 801418a:	4630      	mov	r0, r6
 801418c:	f001 f92c 	bl	80153e8 <_Bfree>
 8014190:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8014192:	2200      	movs	r2, #0
 8014194:	601a      	str	r2, [r3, #0]
 8014196:	f1b9 0300 	subs.w	r3, r9, #0
 801419a:	bfbb      	ittet	lt
 801419c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80141a0:	9303      	strlt	r3, [sp, #12]
 80141a2:	2300      	movge	r3, #0
 80141a4:	2201      	movlt	r2, #1
 80141a6:	bfac      	ite	ge
 80141a8:	6023      	strge	r3, [r4, #0]
 80141aa:	6022      	strlt	r2, [r4, #0]
 80141ac:	4b9c      	ldr	r3, [pc, #624]	; (8014420 <_dtoa_r+0x2e0>)
 80141ae:	9c03      	ldr	r4, [sp, #12]
 80141b0:	43a3      	bics	r3, r4
 80141b2:	d11a      	bne.n	80141ea <_dtoa_r+0xaa>
 80141b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80141b6:	f242 730f 	movw	r3, #9999	; 0x270f
 80141ba:	6013      	str	r3, [r2, #0]
 80141bc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80141c0:	ea53 0308 	orrs.w	r3, r3, r8
 80141c4:	f000 8512 	beq.w	8014bec <_dtoa_r+0xaac>
 80141c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80141ca:	b953      	cbnz	r3, 80141e2 <_dtoa_r+0xa2>
 80141cc:	4b95      	ldr	r3, [pc, #596]	; (8014424 <_dtoa_r+0x2e4>)
 80141ce:	e01f      	b.n	8014210 <_dtoa_r+0xd0>
 80141d0:	4b95      	ldr	r3, [pc, #596]	; (8014428 <_dtoa_r+0x2e8>)
 80141d2:	9300      	str	r3, [sp, #0]
 80141d4:	3308      	adds	r3, #8
 80141d6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80141d8:	6013      	str	r3, [r2, #0]
 80141da:	9800      	ldr	r0, [sp, #0]
 80141dc:	b015      	add	sp, #84	; 0x54
 80141de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141e2:	4b90      	ldr	r3, [pc, #576]	; (8014424 <_dtoa_r+0x2e4>)
 80141e4:	9300      	str	r3, [sp, #0]
 80141e6:	3303      	adds	r3, #3
 80141e8:	e7f5      	b.n	80141d6 <_dtoa_r+0x96>
 80141ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80141ee:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80141f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141f6:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80141fa:	d10b      	bne.n	8014214 <_dtoa_r+0xd4>
 80141fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80141fe:	2301      	movs	r3, #1
 8014200:	6013      	str	r3, [r2, #0]
 8014202:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014204:	2b00      	cmp	r3, #0
 8014206:	f000 84ee 	beq.w	8014be6 <_dtoa_r+0xaa6>
 801420a:	4888      	ldr	r0, [pc, #544]	; (801442c <_dtoa_r+0x2ec>)
 801420c:	6018      	str	r0, [r3, #0]
 801420e:	1e43      	subs	r3, r0, #1
 8014210:	9300      	str	r3, [sp, #0]
 8014212:	e7e2      	b.n	80141da <_dtoa_r+0x9a>
 8014214:	a913      	add	r1, sp, #76	; 0x4c
 8014216:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801421a:	aa12      	add	r2, sp, #72	; 0x48
 801421c:	4630      	mov	r0, r6
 801421e:	f001 fc8b 	bl	8015b38 <__d2b>
 8014222:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8014226:	4605      	mov	r5, r0
 8014228:	9812      	ldr	r0, [sp, #72]	; 0x48
 801422a:	2900      	cmp	r1, #0
 801422c:	d047      	beq.n	80142be <_dtoa_r+0x17e>
 801422e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8014230:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014234:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014238:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 801423c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014240:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8014244:	2400      	movs	r4, #0
 8014246:	ec43 2b16 	vmov	d6, r2, r3
 801424a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801424e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8014400 <_dtoa_r+0x2c0>
 8014252:	ee36 7b47 	vsub.f64	d7, d6, d7
 8014256:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8014408 <_dtoa_r+0x2c8>
 801425a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801425e:	eeb0 7b46 	vmov.f64	d7, d6
 8014262:	ee06 1a90 	vmov	s13, r1
 8014266:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 801426a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8014410 <_dtoa_r+0x2d0>
 801426e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8014272:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8014276:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801427a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801427e:	ee16 ba90 	vmov	fp, s13
 8014282:	9411      	str	r4, [sp, #68]	; 0x44
 8014284:	d508      	bpl.n	8014298 <_dtoa_r+0x158>
 8014286:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801428a:	eeb4 6b47 	vcmp.f64	d6, d7
 801428e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014292:	bf18      	it	ne
 8014294:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8014298:	f1bb 0f16 	cmp.w	fp, #22
 801429c:	d832      	bhi.n	8014304 <_dtoa_r+0x1c4>
 801429e:	4b64      	ldr	r3, [pc, #400]	; (8014430 <_dtoa_r+0x2f0>)
 80142a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80142a4:	ed93 7b00 	vldr	d7, [r3]
 80142a8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80142ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80142b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142b4:	d501      	bpl.n	80142ba <_dtoa_r+0x17a>
 80142b6:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80142ba:	2300      	movs	r3, #0
 80142bc:	e023      	b.n	8014306 <_dtoa_r+0x1c6>
 80142be:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80142c0:	4401      	add	r1, r0
 80142c2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80142c6:	2b20      	cmp	r3, #32
 80142c8:	bfc3      	ittte	gt
 80142ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80142ce:	fa04 f303 	lslgt.w	r3, r4, r3
 80142d2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80142d6:	f1c3 0320 	rsble	r3, r3, #32
 80142da:	bfc6      	itte	gt
 80142dc:	fa28 f804 	lsrgt.w	r8, r8, r4
 80142e0:	ea43 0308 	orrgt.w	r3, r3, r8
 80142e4:	fa08 f303 	lslle.w	r3, r8, r3
 80142e8:	ee07 3a90 	vmov	s15, r3
 80142ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80142f0:	3901      	subs	r1, #1
 80142f2:	ed8d 7b00 	vstr	d7, [sp]
 80142f6:	9c01      	ldr	r4, [sp, #4]
 80142f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80142fc:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8014300:	2401      	movs	r4, #1
 8014302:	e7a0      	b.n	8014246 <_dtoa_r+0x106>
 8014304:	2301      	movs	r3, #1
 8014306:	930f      	str	r3, [sp, #60]	; 0x3c
 8014308:	1a43      	subs	r3, r0, r1
 801430a:	1e5a      	subs	r2, r3, #1
 801430c:	bf45      	ittet	mi
 801430e:	f1c3 0301 	rsbmi	r3, r3, #1
 8014312:	9305      	strmi	r3, [sp, #20]
 8014314:	2300      	movpl	r3, #0
 8014316:	2300      	movmi	r3, #0
 8014318:	9206      	str	r2, [sp, #24]
 801431a:	bf54      	ite	pl
 801431c:	9305      	strpl	r3, [sp, #20]
 801431e:	9306      	strmi	r3, [sp, #24]
 8014320:	f1bb 0f00 	cmp.w	fp, #0
 8014324:	db18      	blt.n	8014358 <_dtoa_r+0x218>
 8014326:	9b06      	ldr	r3, [sp, #24]
 8014328:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 801432c:	445b      	add	r3, fp
 801432e:	9306      	str	r3, [sp, #24]
 8014330:	2300      	movs	r3, #0
 8014332:	9a07      	ldr	r2, [sp, #28]
 8014334:	2a09      	cmp	r2, #9
 8014336:	d849      	bhi.n	80143cc <_dtoa_r+0x28c>
 8014338:	2a05      	cmp	r2, #5
 801433a:	bfc4      	itt	gt
 801433c:	3a04      	subgt	r2, #4
 801433e:	9207      	strgt	r2, [sp, #28]
 8014340:	9a07      	ldr	r2, [sp, #28]
 8014342:	f1a2 0202 	sub.w	r2, r2, #2
 8014346:	bfcc      	ite	gt
 8014348:	2400      	movgt	r4, #0
 801434a:	2401      	movle	r4, #1
 801434c:	2a03      	cmp	r2, #3
 801434e:	d848      	bhi.n	80143e2 <_dtoa_r+0x2a2>
 8014350:	e8df f002 	tbb	[pc, r2]
 8014354:	3a2c2e0b 	.word	0x3a2c2e0b
 8014358:	9b05      	ldr	r3, [sp, #20]
 801435a:	2200      	movs	r2, #0
 801435c:	eba3 030b 	sub.w	r3, r3, fp
 8014360:	9305      	str	r3, [sp, #20]
 8014362:	920e      	str	r2, [sp, #56]	; 0x38
 8014364:	f1cb 0300 	rsb	r3, fp, #0
 8014368:	e7e3      	b.n	8014332 <_dtoa_r+0x1f2>
 801436a:	2200      	movs	r2, #0
 801436c:	9208      	str	r2, [sp, #32]
 801436e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014370:	2a00      	cmp	r2, #0
 8014372:	dc39      	bgt.n	80143e8 <_dtoa_r+0x2a8>
 8014374:	f04f 0a01 	mov.w	sl, #1
 8014378:	46d1      	mov	r9, sl
 801437a:	4652      	mov	r2, sl
 801437c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8014380:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8014382:	2100      	movs	r1, #0
 8014384:	6079      	str	r1, [r7, #4]
 8014386:	2004      	movs	r0, #4
 8014388:	f100 0c14 	add.w	ip, r0, #20
 801438c:	4594      	cmp	ip, r2
 801438e:	6879      	ldr	r1, [r7, #4]
 8014390:	d92f      	bls.n	80143f2 <_dtoa_r+0x2b2>
 8014392:	4630      	mov	r0, r6
 8014394:	930c      	str	r3, [sp, #48]	; 0x30
 8014396:	f000 ffe7 	bl	8015368 <_Balloc>
 801439a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801439c:	9000      	str	r0, [sp, #0]
 801439e:	4602      	mov	r2, r0
 80143a0:	2800      	cmp	r0, #0
 80143a2:	d149      	bne.n	8014438 <_dtoa_r+0x2f8>
 80143a4:	4b23      	ldr	r3, [pc, #140]	; (8014434 <_dtoa_r+0x2f4>)
 80143a6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80143aa:	e6df      	b.n	801416c <_dtoa_r+0x2c>
 80143ac:	2201      	movs	r2, #1
 80143ae:	e7dd      	b.n	801436c <_dtoa_r+0x22c>
 80143b0:	2200      	movs	r2, #0
 80143b2:	9208      	str	r2, [sp, #32]
 80143b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80143b6:	eb0b 0a02 	add.w	sl, fp, r2
 80143ba:	f10a 0901 	add.w	r9, sl, #1
 80143be:	464a      	mov	r2, r9
 80143c0:	2a01      	cmp	r2, #1
 80143c2:	bfb8      	it	lt
 80143c4:	2201      	movlt	r2, #1
 80143c6:	e7db      	b.n	8014380 <_dtoa_r+0x240>
 80143c8:	2201      	movs	r2, #1
 80143ca:	e7f2      	b.n	80143b2 <_dtoa_r+0x272>
 80143cc:	2401      	movs	r4, #1
 80143ce:	2200      	movs	r2, #0
 80143d0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80143d4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80143d8:	2100      	movs	r1, #0
 80143da:	46d1      	mov	r9, sl
 80143dc:	2212      	movs	r2, #18
 80143de:	9109      	str	r1, [sp, #36]	; 0x24
 80143e0:	e7ce      	b.n	8014380 <_dtoa_r+0x240>
 80143e2:	2201      	movs	r2, #1
 80143e4:	9208      	str	r2, [sp, #32]
 80143e6:	e7f5      	b.n	80143d4 <_dtoa_r+0x294>
 80143e8:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 80143ec:	46d1      	mov	r9, sl
 80143ee:	4652      	mov	r2, sl
 80143f0:	e7c6      	b.n	8014380 <_dtoa_r+0x240>
 80143f2:	3101      	adds	r1, #1
 80143f4:	6079      	str	r1, [r7, #4]
 80143f6:	0040      	lsls	r0, r0, #1
 80143f8:	e7c6      	b.n	8014388 <_dtoa_r+0x248>
 80143fa:	bf00      	nop
 80143fc:	f3af 8000 	nop.w
 8014400:	636f4361 	.word	0x636f4361
 8014404:	3fd287a7 	.word	0x3fd287a7
 8014408:	8b60c8b3 	.word	0x8b60c8b3
 801440c:	3fc68a28 	.word	0x3fc68a28
 8014410:	509f79fb 	.word	0x509f79fb
 8014414:	3fd34413 	.word	0x3fd34413
 8014418:	08016e4e 	.word	0x08016e4e
 801441c:	08016e65 	.word	0x08016e65
 8014420:	7ff00000 	.word	0x7ff00000
 8014424:	08016e4a 	.word	0x08016e4a
 8014428:	08016e41 	.word	0x08016e41
 801442c:	08016cc1 	.word	0x08016cc1
 8014430:	08016fe0 	.word	0x08016fe0
 8014434:	08016ec4 	.word	0x08016ec4
 8014438:	6a72      	ldr	r2, [r6, #36]	; 0x24
 801443a:	9900      	ldr	r1, [sp, #0]
 801443c:	6011      	str	r1, [r2, #0]
 801443e:	f1b9 0f0e 	cmp.w	r9, #14
 8014442:	d872      	bhi.n	801452a <_dtoa_r+0x3ea>
 8014444:	2c00      	cmp	r4, #0
 8014446:	d070      	beq.n	801452a <_dtoa_r+0x3ea>
 8014448:	f1bb 0f00 	cmp.w	fp, #0
 801444c:	f340 80a6 	ble.w	801459c <_dtoa_r+0x45c>
 8014450:	49ca      	ldr	r1, [pc, #808]	; (801477c <_dtoa_r+0x63c>)
 8014452:	f00b 020f 	and.w	r2, fp, #15
 8014456:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 801445a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801445e:	ed92 7b00 	vldr	d7, [r2]
 8014462:	ea4f 112b 	mov.w	r1, fp, asr #4
 8014466:	f000 808d 	beq.w	8014584 <_dtoa_r+0x444>
 801446a:	4ac5      	ldr	r2, [pc, #788]	; (8014780 <_dtoa_r+0x640>)
 801446c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8014470:	ed92 6b08 	vldr	d6, [r2, #32]
 8014474:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8014478:	ed8d 6b02 	vstr	d6, [sp, #8]
 801447c:	f001 010f 	and.w	r1, r1, #15
 8014480:	2203      	movs	r2, #3
 8014482:	48bf      	ldr	r0, [pc, #764]	; (8014780 <_dtoa_r+0x640>)
 8014484:	2900      	cmp	r1, #0
 8014486:	d17f      	bne.n	8014588 <_dtoa_r+0x448>
 8014488:	ed9d 6b02 	vldr	d6, [sp, #8]
 801448c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014490:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014494:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8014496:	2900      	cmp	r1, #0
 8014498:	f000 80b2 	beq.w	8014600 <_dtoa_r+0x4c0>
 801449c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80144a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80144a4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80144a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144ac:	f140 80a8 	bpl.w	8014600 <_dtoa_r+0x4c0>
 80144b0:	f1b9 0f00 	cmp.w	r9, #0
 80144b4:	f000 80a4 	beq.w	8014600 <_dtoa_r+0x4c0>
 80144b8:	f1ba 0f00 	cmp.w	sl, #0
 80144bc:	dd31      	ble.n	8014522 <_dtoa_r+0x3e2>
 80144be:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80144c2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80144c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80144ca:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80144ce:	3201      	adds	r2, #1
 80144d0:	4650      	mov	r0, sl
 80144d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80144d6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80144da:	ee07 2a90 	vmov	s15, r2
 80144de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80144e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80144e6:	ed8d 5b02 	vstr	d5, [sp, #8]
 80144ea:	9c03      	ldr	r4, [sp, #12]
 80144ec:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80144f0:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80144f4:	2800      	cmp	r0, #0
 80144f6:	f040 8086 	bne.w	8014606 <_dtoa_r+0x4c6>
 80144fa:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80144fe:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014502:	ec42 1b17 	vmov	d7, r1, r2
 8014506:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801450a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801450e:	f300 8272 	bgt.w	80149f6 <_dtoa_r+0x8b6>
 8014512:	eeb1 7b47 	vneg.f64	d7, d7
 8014516:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801451a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801451e:	f100 8267 	bmi.w	80149f0 <_dtoa_r+0x8b0>
 8014522:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8014526:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801452a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801452c:	2a00      	cmp	r2, #0
 801452e:	f2c0 8129 	blt.w	8014784 <_dtoa_r+0x644>
 8014532:	f1bb 0f0e 	cmp.w	fp, #14
 8014536:	f300 8125 	bgt.w	8014784 <_dtoa_r+0x644>
 801453a:	4b90      	ldr	r3, [pc, #576]	; (801477c <_dtoa_r+0x63c>)
 801453c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014540:	ed93 6b00 	vldr	d6, [r3]
 8014544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014546:	2b00      	cmp	r3, #0
 8014548:	f280 80c3 	bge.w	80146d2 <_dtoa_r+0x592>
 801454c:	f1b9 0f00 	cmp.w	r9, #0
 8014550:	f300 80bf 	bgt.w	80146d2 <_dtoa_r+0x592>
 8014554:	f040 824c 	bne.w	80149f0 <_dtoa_r+0x8b0>
 8014558:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801455c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014560:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014564:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801456c:	464c      	mov	r4, r9
 801456e:	464f      	mov	r7, r9
 8014570:	f280 8222 	bge.w	80149b8 <_dtoa_r+0x878>
 8014574:	f8dd 8000 	ldr.w	r8, [sp]
 8014578:	2331      	movs	r3, #49	; 0x31
 801457a:	f808 3b01 	strb.w	r3, [r8], #1
 801457e:	f10b 0b01 	add.w	fp, fp, #1
 8014582:	e21e      	b.n	80149c2 <_dtoa_r+0x882>
 8014584:	2202      	movs	r2, #2
 8014586:	e77c      	b.n	8014482 <_dtoa_r+0x342>
 8014588:	07cc      	lsls	r4, r1, #31
 801458a:	d504      	bpl.n	8014596 <_dtoa_r+0x456>
 801458c:	ed90 6b00 	vldr	d6, [r0]
 8014590:	3201      	adds	r2, #1
 8014592:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014596:	1049      	asrs	r1, r1, #1
 8014598:	3008      	adds	r0, #8
 801459a:	e773      	b.n	8014484 <_dtoa_r+0x344>
 801459c:	d02e      	beq.n	80145fc <_dtoa_r+0x4bc>
 801459e:	f1cb 0100 	rsb	r1, fp, #0
 80145a2:	4a76      	ldr	r2, [pc, #472]	; (801477c <_dtoa_r+0x63c>)
 80145a4:	f001 000f 	and.w	r0, r1, #15
 80145a8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80145ac:	ed92 7b00 	vldr	d7, [r2]
 80145b0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 80145b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80145b8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80145bc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 80145c0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80145c4:	486e      	ldr	r0, [pc, #440]	; (8014780 <_dtoa_r+0x640>)
 80145c6:	1109      	asrs	r1, r1, #4
 80145c8:	2400      	movs	r4, #0
 80145ca:	2202      	movs	r2, #2
 80145cc:	b939      	cbnz	r1, 80145de <_dtoa_r+0x49e>
 80145ce:	2c00      	cmp	r4, #0
 80145d0:	f43f af60 	beq.w	8014494 <_dtoa_r+0x354>
 80145d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80145d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80145dc:	e75a      	b.n	8014494 <_dtoa_r+0x354>
 80145de:	07cf      	lsls	r7, r1, #31
 80145e0:	d509      	bpl.n	80145f6 <_dtoa_r+0x4b6>
 80145e2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80145e6:	ed90 7b00 	vldr	d7, [r0]
 80145ea:	ee26 7b07 	vmul.f64	d7, d6, d7
 80145ee:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80145f2:	3201      	adds	r2, #1
 80145f4:	2401      	movs	r4, #1
 80145f6:	1049      	asrs	r1, r1, #1
 80145f8:	3008      	adds	r0, #8
 80145fa:	e7e7      	b.n	80145cc <_dtoa_r+0x48c>
 80145fc:	2202      	movs	r2, #2
 80145fe:	e749      	b.n	8014494 <_dtoa_r+0x354>
 8014600:	465f      	mov	r7, fp
 8014602:	4648      	mov	r0, r9
 8014604:	e765      	b.n	80144d2 <_dtoa_r+0x392>
 8014606:	ec42 1b17 	vmov	d7, r1, r2
 801460a:	4a5c      	ldr	r2, [pc, #368]	; (801477c <_dtoa_r+0x63c>)
 801460c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014610:	ed12 4b02 	vldr	d4, [r2, #-8]
 8014614:	9a00      	ldr	r2, [sp, #0]
 8014616:	1814      	adds	r4, r2, r0
 8014618:	9a08      	ldr	r2, [sp, #32]
 801461a:	b352      	cbz	r2, 8014672 <_dtoa_r+0x532>
 801461c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8014620:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8014624:	f8dd 8000 	ldr.w	r8, [sp]
 8014628:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801462c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8014630:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014634:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014638:	ee14 2a90 	vmov	r2, s9
 801463c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014640:	3230      	adds	r2, #48	; 0x30
 8014642:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014646:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801464a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801464e:	f808 2b01 	strb.w	r2, [r8], #1
 8014652:	d439      	bmi.n	80146c8 <_dtoa_r+0x588>
 8014654:	ee32 5b46 	vsub.f64	d5, d2, d6
 8014658:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801465c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014660:	d472      	bmi.n	8014748 <_dtoa_r+0x608>
 8014662:	45a0      	cmp	r8, r4
 8014664:	f43f af5d 	beq.w	8014522 <_dtoa_r+0x3e2>
 8014668:	ee27 7b03 	vmul.f64	d7, d7, d3
 801466c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014670:	e7e0      	b.n	8014634 <_dtoa_r+0x4f4>
 8014672:	f8dd 8000 	ldr.w	r8, [sp]
 8014676:	ee27 7b04 	vmul.f64	d7, d7, d4
 801467a:	4621      	mov	r1, r4
 801467c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8014680:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014684:	ee14 2a90 	vmov	r2, s9
 8014688:	3230      	adds	r2, #48	; 0x30
 801468a:	f808 2b01 	strb.w	r2, [r8], #1
 801468e:	45a0      	cmp	r8, r4
 8014690:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014694:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014698:	d118      	bne.n	80146cc <_dtoa_r+0x58c>
 801469a:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801469e:	ee37 4b05 	vadd.f64	d4, d7, d5
 80146a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80146a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146aa:	dc4d      	bgt.n	8014748 <_dtoa_r+0x608>
 80146ac:	ee35 7b47 	vsub.f64	d7, d5, d7
 80146b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80146b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80146b8:	f57f af33 	bpl.w	8014522 <_dtoa_r+0x3e2>
 80146bc:	4688      	mov	r8, r1
 80146be:	3901      	subs	r1, #1
 80146c0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80146c4:	2b30      	cmp	r3, #48	; 0x30
 80146c6:	d0f9      	beq.n	80146bc <_dtoa_r+0x57c>
 80146c8:	46bb      	mov	fp, r7
 80146ca:	e02a      	b.n	8014722 <_dtoa_r+0x5e2>
 80146cc:	ee26 6b03 	vmul.f64	d6, d6, d3
 80146d0:	e7d6      	b.n	8014680 <_dtoa_r+0x540>
 80146d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80146d6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80146da:	f8dd 8000 	ldr.w	r8, [sp]
 80146de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80146e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80146e6:	ee15 3a10 	vmov	r3, s10
 80146ea:	3330      	adds	r3, #48	; 0x30
 80146ec:	f808 3b01 	strb.w	r3, [r8], #1
 80146f0:	9b00      	ldr	r3, [sp, #0]
 80146f2:	eba8 0303 	sub.w	r3, r8, r3
 80146f6:	4599      	cmp	r9, r3
 80146f8:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80146fc:	eea3 7b46 	vfms.f64	d7, d3, d6
 8014700:	d133      	bne.n	801476a <_dtoa_r+0x62a>
 8014702:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014706:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801470a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801470e:	dc1a      	bgt.n	8014746 <_dtoa_r+0x606>
 8014710:	eeb4 7b46 	vcmp.f64	d7, d6
 8014714:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014718:	d103      	bne.n	8014722 <_dtoa_r+0x5e2>
 801471a:	ee15 3a10 	vmov	r3, s10
 801471e:	07d9      	lsls	r1, r3, #31
 8014720:	d411      	bmi.n	8014746 <_dtoa_r+0x606>
 8014722:	4629      	mov	r1, r5
 8014724:	4630      	mov	r0, r6
 8014726:	f000 fe5f 	bl	80153e8 <_Bfree>
 801472a:	2300      	movs	r3, #0
 801472c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801472e:	f888 3000 	strb.w	r3, [r8]
 8014732:	f10b 0301 	add.w	r3, fp, #1
 8014736:	6013      	str	r3, [r2, #0]
 8014738:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801473a:	2b00      	cmp	r3, #0
 801473c:	f43f ad4d 	beq.w	80141da <_dtoa_r+0x9a>
 8014740:	f8c3 8000 	str.w	r8, [r3]
 8014744:	e549      	b.n	80141da <_dtoa_r+0x9a>
 8014746:	465f      	mov	r7, fp
 8014748:	4643      	mov	r3, r8
 801474a:	4698      	mov	r8, r3
 801474c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014750:	2a39      	cmp	r2, #57	; 0x39
 8014752:	d106      	bne.n	8014762 <_dtoa_r+0x622>
 8014754:	9a00      	ldr	r2, [sp, #0]
 8014756:	429a      	cmp	r2, r3
 8014758:	d1f7      	bne.n	801474a <_dtoa_r+0x60a>
 801475a:	9900      	ldr	r1, [sp, #0]
 801475c:	2230      	movs	r2, #48	; 0x30
 801475e:	3701      	adds	r7, #1
 8014760:	700a      	strb	r2, [r1, #0]
 8014762:	781a      	ldrb	r2, [r3, #0]
 8014764:	3201      	adds	r2, #1
 8014766:	701a      	strb	r2, [r3, #0]
 8014768:	e7ae      	b.n	80146c8 <_dtoa_r+0x588>
 801476a:	ee27 7b04 	vmul.f64	d7, d7, d4
 801476e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014776:	d1b2      	bne.n	80146de <_dtoa_r+0x59e>
 8014778:	e7d3      	b.n	8014722 <_dtoa_r+0x5e2>
 801477a:	bf00      	nop
 801477c:	08016fe0 	.word	0x08016fe0
 8014780:	08016fb8 	.word	0x08016fb8
 8014784:	9908      	ldr	r1, [sp, #32]
 8014786:	2900      	cmp	r1, #0
 8014788:	f000 80d1 	beq.w	801492e <_dtoa_r+0x7ee>
 801478c:	9907      	ldr	r1, [sp, #28]
 801478e:	2901      	cmp	r1, #1
 8014790:	f300 80b4 	bgt.w	80148fc <_dtoa_r+0x7bc>
 8014794:	9911      	ldr	r1, [sp, #68]	; 0x44
 8014796:	2900      	cmp	r1, #0
 8014798:	f000 80ac 	beq.w	80148f4 <_dtoa_r+0x7b4>
 801479c:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80147a0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80147a4:	461c      	mov	r4, r3
 80147a6:	930a      	str	r3, [sp, #40]	; 0x28
 80147a8:	9b05      	ldr	r3, [sp, #20]
 80147aa:	4413      	add	r3, r2
 80147ac:	9305      	str	r3, [sp, #20]
 80147ae:	9b06      	ldr	r3, [sp, #24]
 80147b0:	2101      	movs	r1, #1
 80147b2:	4413      	add	r3, r2
 80147b4:	4630      	mov	r0, r6
 80147b6:	9306      	str	r3, [sp, #24]
 80147b8:	f000 ff1c 	bl	80155f4 <__i2b>
 80147bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80147be:	4607      	mov	r7, r0
 80147c0:	f1b8 0f00 	cmp.w	r8, #0
 80147c4:	dd0d      	ble.n	80147e2 <_dtoa_r+0x6a2>
 80147c6:	9a06      	ldr	r2, [sp, #24]
 80147c8:	2a00      	cmp	r2, #0
 80147ca:	dd0a      	ble.n	80147e2 <_dtoa_r+0x6a2>
 80147cc:	4542      	cmp	r2, r8
 80147ce:	9905      	ldr	r1, [sp, #20]
 80147d0:	bfa8      	it	ge
 80147d2:	4642      	movge	r2, r8
 80147d4:	1a89      	subs	r1, r1, r2
 80147d6:	9105      	str	r1, [sp, #20]
 80147d8:	9906      	ldr	r1, [sp, #24]
 80147da:	eba8 0802 	sub.w	r8, r8, r2
 80147de:	1a8a      	subs	r2, r1, r2
 80147e0:	9206      	str	r2, [sp, #24]
 80147e2:	b303      	cbz	r3, 8014826 <_dtoa_r+0x6e6>
 80147e4:	9a08      	ldr	r2, [sp, #32]
 80147e6:	2a00      	cmp	r2, #0
 80147e8:	f000 80a6 	beq.w	8014938 <_dtoa_r+0x7f8>
 80147ec:	2c00      	cmp	r4, #0
 80147ee:	dd13      	ble.n	8014818 <_dtoa_r+0x6d8>
 80147f0:	4639      	mov	r1, r7
 80147f2:	4622      	mov	r2, r4
 80147f4:	4630      	mov	r0, r6
 80147f6:	930c      	str	r3, [sp, #48]	; 0x30
 80147f8:	f000 ffb8 	bl	801576c <__pow5mult>
 80147fc:	462a      	mov	r2, r5
 80147fe:	4601      	mov	r1, r0
 8014800:	4607      	mov	r7, r0
 8014802:	4630      	mov	r0, r6
 8014804:	f000 ff0c 	bl	8015620 <__multiply>
 8014808:	4629      	mov	r1, r5
 801480a:	900a      	str	r0, [sp, #40]	; 0x28
 801480c:	4630      	mov	r0, r6
 801480e:	f000 fdeb 	bl	80153e8 <_Bfree>
 8014812:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014814:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014816:	4615      	mov	r5, r2
 8014818:	1b1a      	subs	r2, r3, r4
 801481a:	d004      	beq.n	8014826 <_dtoa_r+0x6e6>
 801481c:	4629      	mov	r1, r5
 801481e:	4630      	mov	r0, r6
 8014820:	f000 ffa4 	bl	801576c <__pow5mult>
 8014824:	4605      	mov	r5, r0
 8014826:	2101      	movs	r1, #1
 8014828:	4630      	mov	r0, r6
 801482a:	f000 fee3 	bl	80155f4 <__i2b>
 801482e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014830:	2b00      	cmp	r3, #0
 8014832:	4604      	mov	r4, r0
 8014834:	f340 8082 	ble.w	801493c <_dtoa_r+0x7fc>
 8014838:	461a      	mov	r2, r3
 801483a:	4601      	mov	r1, r0
 801483c:	4630      	mov	r0, r6
 801483e:	f000 ff95 	bl	801576c <__pow5mult>
 8014842:	9b07      	ldr	r3, [sp, #28]
 8014844:	2b01      	cmp	r3, #1
 8014846:	4604      	mov	r4, r0
 8014848:	dd7b      	ble.n	8014942 <_dtoa_r+0x802>
 801484a:	2300      	movs	r3, #0
 801484c:	930a      	str	r3, [sp, #40]	; 0x28
 801484e:	6922      	ldr	r2, [r4, #16]
 8014850:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8014854:	6910      	ldr	r0, [r2, #16]
 8014856:	f000 fe7d 	bl	8015554 <__hi0bits>
 801485a:	f1c0 0020 	rsb	r0, r0, #32
 801485e:	9b06      	ldr	r3, [sp, #24]
 8014860:	4418      	add	r0, r3
 8014862:	f010 001f 	ands.w	r0, r0, #31
 8014866:	f000 808d 	beq.w	8014984 <_dtoa_r+0x844>
 801486a:	f1c0 0220 	rsb	r2, r0, #32
 801486e:	2a04      	cmp	r2, #4
 8014870:	f340 8086 	ble.w	8014980 <_dtoa_r+0x840>
 8014874:	f1c0 001c 	rsb	r0, r0, #28
 8014878:	9b05      	ldr	r3, [sp, #20]
 801487a:	4403      	add	r3, r0
 801487c:	9305      	str	r3, [sp, #20]
 801487e:	9b06      	ldr	r3, [sp, #24]
 8014880:	4403      	add	r3, r0
 8014882:	4480      	add	r8, r0
 8014884:	9306      	str	r3, [sp, #24]
 8014886:	9b05      	ldr	r3, [sp, #20]
 8014888:	2b00      	cmp	r3, #0
 801488a:	dd05      	ble.n	8014898 <_dtoa_r+0x758>
 801488c:	4629      	mov	r1, r5
 801488e:	461a      	mov	r2, r3
 8014890:	4630      	mov	r0, r6
 8014892:	f000 ffc5 	bl	8015820 <__lshift>
 8014896:	4605      	mov	r5, r0
 8014898:	9b06      	ldr	r3, [sp, #24]
 801489a:	2b00      	cmp	r3, #0
 801489c:	dd05      	ble.n	80148aa <_dtoa_r+0x76a>
 801489e:	4621      	mov	r1, r4
 80148a0:	461a      	mov	r2, r3
 80148a2:	4630      	mov	r0, r6
 80148a4:	f000 ffbc 	bl	8015820 <__lshift>
 80148a8:	4604      	mov	r4, r0
 80148aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	d06b      	beq.n	8014988 <_dtoa_r+0x848>
 80148b0:	4621      	mov	r1, r4
 80148b2:	4628      	mov	r0, r5
 80148b4:	f001 f820 	bl	80158f8 <__mcmp>
 80148b8:	2800      	cmp	r0, #0
 80148ba:	da65      	bge.n	8014988 <_dtoa_r+0x848>
 80148bc:	2300      	movs	r3, #0
 80148be:	4629      	mov	r1, r5
 80148c0:	220a      	movs	r2, #10
 80148c2:	4630      	mov	r0, r6
 80148c4:	f000 fdb2 	bl	801542c <__multadd>
 80148c8:	9b08      	ldr	r3, [sp, #32]
 80148ca:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80148ce:	4605      	mov	r5, r0
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	f000 8192 	beq.w	8014bfa <_dtoa_r+0xaba>
 80148d6:	4639      	mov	r1, r7
 80148d8:	2300      	movs	r3, #0
 80148da:	220a      	movs	r2, #10
 80148dc:	4630      	mov	r0, r6
 80148de:	f000 fda5 	bl	801542c <__multadd>
 80148e2:	f1ba 0f00 	cmp.w	sl, #0
 80148e6:	4607      	mov	r7, r0
 80148e8:	f300 808e 	bgt.w	8014a08 <_dtoa_r+0x8c8>
 80148ec:	9b07      	ldr	r3, [sp, #28]
 80148ee:	2b02      	cmp	r3, #2
 80148f0:	dc51      	bgt.n	8014996 <_dtoa_r+0x856>
 80148f2:	e089      	b.n	8014a08 <_dtoa_r+0x8c8>
 80148f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80148f6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80148fa:	e751      	b.n	80147a0 <_dtoa_r+0x660>
 80148fc:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8014900:	42a3      	cmp	r3, r4
 8014902:	bfbf      	itttt	lt
 8014904:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8014906:	1ae3      	sublt	r3, r4, r3
 8014908:	18d2      	addlt	r2, r2, r3
 801490a:	4613      	movlt	r3, r2
 801490c:	bfb7      	itett	lt
 801490e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8014910:	1b1c      	subge	r4, r3, r4
 8014912:	4623      	movlt	r3, r4
 8014914:	2400      	movlt	r4, #0
 8014916:	f1b9 0f00 	cmp.w	r9, #0
 801491a:	bfb5      	itete	lt
 801491c:	9a05      	ldrlt	r2, [sp, #20]
 801491e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8014922:	eba2 0809 	sublt.w	r8, r2, r9
 8014926:	464a      	movge	r2, r9
 8014928:	bfb8      	it	lt
 801492a:	2200      	movlt	r2, #0
 801492c:	e73b      	b.n	80147a6 <_dtoa_r+0x666>
 801492e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8014932:	9f08      	ldr	r7, [sp, #32]
 8014934:	461c      	mov	r4, r3
 8014936:	e743      	b.n	80147c0 <_dtoa_r+0x680>
 8014938:	461a      	mov	r2, r3
 801493a:	e76f      	b.n	801481c <_dtoa_r+0x6dc>
 801493c:	9b07      	ldr	r3, [sp, #28]
 801493e:	2b01      	cmp	r3, #1
 8014940:	dc18      	bgt.n	8014974 <_dtoa_r+0x834>
 8014942:	9b02      	ldr	r3, [sp, #8]
 8014944:	b9b3      	cbnz	r3, 8014974 <_dtoa_r+0x834>
 8014946:	9b03      	ldr	r3, [sp, #12]
 8014948:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801494c:	b9a2      	cbnz	r2, 8014978 <_dtoa_r+0x838>
 801494e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014952:	0d12      	lsrs	r2, r2, #20
 8014954:	0512      	lsls	r2, r2, #20
 8014956:	b18a      	cbz	r2, 801497c <_dtoa_r+0x83c>
 8014958:	9b05      	ldr	r3, [sp, #20]
 801495a:	3301      	adds	r3, #1
 801495c:	9305      	str	r3, [sp, #20]
 801495e:	9b06      	ldr	r3, [sp, #24]
 8014960:	3301      	adds	r3, #1
 8014962:	9306      	str	r3, [sp, #24]
 8014964:	2301      	movs	r3, #1
 8014966:	930a      	str	r3, [sp, #40]	; 0x28
 8014968:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801496a:	2b00      	cmp	r3, #0
 801496c:	f47f af6f 	bne.w	801484e <_dtoa_r+0x70e>
 8014970:	2001      	movs	r0, #1
 8014972:	e774      	b.n	801485e <_dtoa_r+0x71e>
 8014974:	2300      	movs	r3, #0
 8014976:	e7f6      	b.n	8014966 <_dtoa_r+0x826>
 8014978:	9b02      	ldr	r3, [sp, #8]
 801497a:	e7f4      	b.n	8014966 <_dtoa_r+0x826>
 801497c:	920a      	str	r2, [sp, #40]	; 0x28
 801497e:	e7f3      	b.n	8014968 <_dtoa_r+0x828>
 8014980:	d081      	beq.n	8014886 <_dtoa_r+0x746>
 8014982:	4610      	mov	r0, r2
 8014984:	301c      	adds	r0, #28
 8014986:	e777      	b.n	8014878 <_dtoa_r+0x738>
 8014988:	f1b9 0f00 	cmp.w	r9, #0
 801498c:	dc37      	bgt.n	80149fe <_dtoa_r+0x8be>
 801498e:	9b07      	ldr	r3, [sp, #28]
 8014990:	2b02      	cmp	r3, #2
 8014992:	dd34      	ble.n	80149fe <_dtoa_r+0x8be>
 8014994:	46ca      	mov	sl, r9
 8014996:	f1ba 0f00 	cmp.w	sl, #0
 801499a:	d10d      	bne.n	80149b8 <_dtoa_r+0x878>
 801499c:	4621      	mov	r1, r4
 801499e:	4653      	mov	r3, sl
 80149a0:	2205      	movs	r2, #5
 80149a2:	4630      	mov	r0, r6
 80149a4:	f000 fd42 	bl	801542c <__multadd>
 80149a8:	4601      	mov	r1, r0
 80149aa:	4604      	mov	r4, r0
 80149ac:	4628      	mov	r0, r5
 80149ae:	f000 ffa3 	bl	80158f8 <__mcmp>
 80149b2:	2800      	cmp	r0, #0
 80149b4:	f73f adde 	bgt.w	8014574 <_dtoa_r+0x434>
 80149b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149ba:	f8dd 8000 	ldr.w	r8, [sp]
 80149be:	ea6f 0b03 	mvn.w	fp, r3
 80149c2:	f04f 0900 	mov.w	r9, #0
 80149c6:	4621      	mov	r1, r4
 80149c8:	4630      	mov	r0, r6
 80149ca:	f000 fd0d 	bl	80153e8 <_Bfree>
 80149ce:	2f00      	cmp	r7, #0
 80149d0:	f43f aea7 	beq.w	8014722 <_dtoa_r+0x5e2>
 80149d4:	f1b9 0f00 	cmp.w	r9, #0
 80149d8:	d005      	beq.n	80149e6 <_dtoa_r+0x8a6>
 80149da:	45b9      	cmp	r9, r7
 80149dc:	d003      	beq.n	80149e6 <_dtoa_r+0x8a6>
 80149de:	4649      	mov	r1, r9
 80149e0:	4630      	mov	r0, r6
 80149e2:	f000 fd01 	bl	80153e8 <_Bfree>
 80149e6:	4639      	mov	r1, r7
 80149e8:	4630      	mov	r0, r6
 80149ea:	f000 fcfd 	bl	80153e8 <_Bfree>
 80149ee:	e698      	b.n	8014722 <_dtoa_r+0x5e2>
 80149f0:	2400      	movs	r4, #0
 80149f2:	4627      	mov	r7, r4
 80149f4:	e7e0      	b.n	80149b8 <_dtoa_r+0x878>
 80149f6:	46bb      	mov	fp, r7
 80149f8:	4604      	mov	r4, r0
 80149fa:	4607      	mov	r7, r0
 80149fc:	e5ba      	b.n	8014574 <_dtoa_r+0x434>
 80149fe:	9b08      	ldr	r3, [sp, #32]
 8014a00:	46ca      	mov	sl, r9
 8014a02:	2b00      	cmp	r3, #0
 8014a04:	f000 8100 	beq.w	8014c08 <_dtoa_r+0xac8>
 8014a08:	f1b8 0f00 	cmp.w	r8, #0
 8014a0c:	dd05      	ble.n	8014a1a <_dtoa_r+0x8da>
 8014a0e:	4639      	mov	r1, r7
 8014a10:	4642      	mov	r2, r8
 8014a12:	4630      	mov	r0, r6
 8014a14:	f000 ff04 	bl	8015820 <__lshift>
 8014a18:	4607      	mov	r7, r0
 8014a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d05d      	beq.n	8014adc <_dtoa_r+0x99c>
 8014a20:	6879      	ldr	r1, [r7, #4]
 8014a22:	4630      	mov	r0, r6
 8014a24:	f000 fca0 	bl	8015368 <_Balloc>
 8014a28:	4680      	mov	r8, r0
 8014a2a:	b928      	cbnz	r0, 8014a38 <_dtoa_r+0x8f8>
 8014a2c:	4b82      	ldr	r3, [pc, #520]	; (8014c38 <_dtoa_r+0xaf8>)
 8014a2e:	4602      	mov	r2, r0
 8014a30:	f240 21ea 	movw	r1, #746	; 0x2ea
 8014a34:	f7ff bb9a 	b.w	801416c <_dtoa_r+0x2c>
 8014a38:	693a      	ldr	r2, [r7, #16]
 8014a3a:	3202      	adds	r2, #2
 8014a3c:	0092      	lsls	r2, r2, #2
 8014a3e:	f107 010c 	add.w	r1, r7, #12
 8014a42:	300c      	adds	r0, #12
 8014a44:	f7fd fd00 	bl	8012448 <memcpy>
 8014a48:	2201      	movs	r2, #1
 8014a4a:	4641      	mov	r1, r8
 8014a4c:	4630      	mov	r0, r6
 8014a4e:	f000 fee7 	bl	8015820 <__lshift>
 8014a52:	9b00      	ldr	r3, [sp, #0]
 8014a54:	3301      	adds	r3, #1
 8014a56:	9305      	str	r3, [sp, #20]
 8014a58:	9b00      	ldr	r3, [sp, #0]
 8014a5a:	4453      	add	r3, sl
 8014a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8014a5e:	9b02      	ldr	r3, [sp, #8]
 8014a60:	f003 0301 	and.w	r3, r3, #1
 8014a64:	46b9      	mov	r9, r7
 8014a66:	9308      	str	r3, [sp, #32]
 8014a68:	4607      	mov	r7, r0
 8014a6a:	9b05      	ldr	r3, [sp, #20]
 8014a6c:	4621      	mov	r1, r4
 8014a6e:	3b01      	subs	r3, #1
 8014a70:	4628      	mov	r0, r5
 8014a72:	9302      	str	r3, [sp, #8]
 8014a74:	f7ff fad6 	bl	8014024 <quorem>
 8014a78:	4603      	mov	r3, r0
 8014a7a:	3330      	adds	r3, #48	; 0x30
 8014a7c:	9006      	str	r0, [sp, #24]
 8014a7e:	4649      	mov	r1, r9
 8014a80:	4628      	mov	r0, r5
 8014a82:	930a      	str	r3, [sp, #40]	; 0x28
 8014a84:	f000 ff38 	bl	80158f8 <__mcmp>
 8014a88:	463a      	mov	r2, r7
 8014a8a:	4682      	mov	sl, r0
 8014a8c:	4621      	mov	r1, r4
 8014a8e:	4630      	mov	r0, r6
 8014a90:	f000 ff4e 	bl	8015930 <__mdiff>
 8014a94:	68c2      	ldr	r2, [r0, #12]
 8014a96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014a98:	4680      	mov	r8, r0
 8014a9a:	bb0a      	cbnz	r2, 8014ae0 <_dtoa_r+0x9a0>
 8014a9c:	4601      	mov	r1, r0
 8014a9e:	4628      	mov	r0, r5
 8014aa0:	f000 ff2a 	bl	80158f8 <__mcmp>
 8014aa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014aa6:	4602      	mov	r2, r0
 8014aa8:	4641      	mov	r1, r8
 8014aaa:	4630      	mov	r0, r6
 8014aac:	920e      	str	r2, [sp, #56]	; 0x38
 8014aae:	930a      	str	r3, [sp, #40]	; 0x28
 8014ab0:	f000 fc9a 	bl	80153e8 <_Bfree>
 8014ab4:	9b07      	ldr	r3, [sp, #28]
 8014ab6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014ab8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8014abc:	ea43 0102 	orr.w	r1, r3, r2
 8014ac0:	9b08      	ldr	r3, [sp, #32]
 8014ac2:	430b      	orrs	r3, r1
 8014ac4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ac6:	d10d      	bne.n	8014ae4 <_dtoa_r+0x9a4>
 8014ac8:	2b39      	cmp	r3, #57	; 0x39
 8014aca:	d029      	beq.n	8014b20 <_dtoa_r+0x9e0>
 8014acc:	f1ba 0f00 	cmp.w	sl, #0
 8014ad0:	dd01      	ble.n	8014ad6 <_dtoa_r+0x996>
 8014ad2:	9b06      	ldr	r3, [sp, #24]
 8014ad4:	3331      	adds	r3, #49	; 0x31
 8014ad6:	9a02      	ldr	r2, [sp, #8]
 8014ad8:	7013      	strb	r3, [r2, #0]
 8014ada:	e774      	b.n	80149c6 <_dtoa_r+0x886>
 8014adc:	4638      	mov	r0, r7
 8014ade:	e7b8      	b.n	8014a52 <_dtoa_r+0x912>
 8014ae0:	2201      	movs	r2, #1
 8014ae2:	e7e1      	b.n	8014aa8 <_dtoa_r+0x968>
 8014ae4:	f1ba 0f00 	cmp.w	sl, #0
 8014ae8:	db06      	blt.n	8014af8 <_dtoa_r+0x9b8>
 8014aea:	9907      	ldr	r1, [sp, #28]
 8014aec:	ea41 0a0a 	orr.w	sl, r1, sl
 8014af0:	9908      	ldr	r1, [sp, #32]
 8014af2:	ea5a 0101 	orrs.w	r1, sl, r1
 8014af6:	d120      	bne.n	8014b3a <_dtoa_r+0x9fa>
 8014af8:	2a00      	cmp	r2, #0
 8014afa:	ddec      	ble.n	8014ad6 <_dtoa_r+0x996>
 8014afc:	4629      	mov	r1, r5
 8014afe:	2201      	movs	r2, #1
 8014b00:	4630      	mov	r0, r6
 8014b02:	9305      	str	r3, [sp, #20]
 8014b04:	f000 fe8c 	bl	8015820 <__lshift>
 8014b08:	4621      	mov	r1, r4
 8014b0a:	4605      	mov	r5, r0
 8014b0c:	f000 fef4 	bl	80158f8 <__mcmp>
 8014b10:	2800      	cmp	r0, #0
 8014b12:	9b05      	ldr	r3, [sp, #20]
 8014b14:	dc02      	bgt.n	8014b1c <_dtoa_r+0x9dc>
 8014b16:	d1de      	bne.n	8014ad6 <_dtoa_r+0x996>
 8014b18:	07da      	lsls	r2, r3, #31
 8014b1a:	d5dc      	bpl.n	8014ad6 <_dtoa_r+0x996>
 8014b1c:	2b39      	cmp	r3, #57	; 0x39
 8014b1e:	d1d8      	bne.n	8014ad2 <_dtoa_r+0x992>
 8014b20:	9a02      	ldr	r2, [sp, #8]
 8014b22:	2339      	movs	r3, #57	; 0x39
 8014b24:	7013      	strb	r3, [r2, #0]
 8014b26:	4643      	mov	r3, r8
 8014b28:	4698      	mov	r8, r3
 8014b2a:	3b01      	subs	r3, #1
 8014b2c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8014b30:	2a39      	cmp	r2, #57	; 0x39
 8014b32:	d051      	beq.n	8014bd8 <_dtoa_r+0xa98>
 8014b34:	3201      	adds	r2, #1
 8014b36:	701a      	strb	r2, [r3, #0]
 8014b38:	e745      	b.n	80149c6 <_dtoa_r+0x886>
 8014b3a:	2a00      	cmp	r2, #0
 8014b3c:	dd03      	ble.n	8014b46 <_dtoa_r+0xa06>
 8014b3e:	2b39      	cmp	r3, #57	; 0x39
 8014b40:	d0ee      	beq.n	8014b20 <_dtoa_r+0x9e0>
 8014b42:	3301      	adds	r3, #1
 8014b44:	e7c7      	b.n	8014ad6 <_dtoa_r+0x996>
 8014b46:	9a05      	ldr	r2, [sp, #20]
 8014b48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014b4a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014b4e:	428a      	cmp	r2, r1
 8014b50:	d02b      	beq.n	8014baa <_dtoa_r+0xa6a>
 8014b52:	4629      	mov	r1, r5
 8014b54:	2300      	movs	r3, #0
 8014b56:	220a      	movs	r2, #10
 8014b58:	4630      	mov	r0, r6
 8014b5a:	f000 fc67 	bl	801542c <__multadd>
 8014b5e:	45b9      	cmp	r9, r7
 8014b60:	4605      	mov	r5, r0
 8014b62:	f04f 0300 	mov.w	r3, #0
 8014b66:	f04f 020a 	mov.w	r2, #10
 8014b6a:	4649      	mov	r1, r9
 8014b6c:	4630      	mov	r0, r6
 8014b6e:	d107      	bne.n	8014b80 <_dtoa_r+0xa40>
 8014b70:	f000 fc5c 	bl	801542c <__multadd>
 8014b74:	4681      	mov	r9, r0
 8014b76:	4607      	mov	r7, r0
 8014b78:	9b05      	ldr	r3, [sp, #20]
 8014b7a:	3301      	adds	r3, #1
 8014b7c:	9305      	str	r3, [sp, #20]
 8014b7e:	e774      	b.n	8014a6a <_dtoa_r+0x92a>
 8014b80:	f000 fc54 	bl	801542c <__multadd>
 8014b84:	4639      	mov	r1, r7
 8014b86:	4681      	mov	r9, r0
 8014b88:	2300      	movs	r3, #0
 8014b8a:	220a      	movs	r2, #10
 8014b8c:	4630      	mov	r0, r6
 8014b8e:	f000 fc4d 	bl	801542c <__multadd>
 8014b92:	4607      	mov	r7, r0
 8014b94:	e7f0      	b.n	8014b78 <_dtoa_r+0xa38>
 8014b96:	f1ba 0f00 	cmp.w	sl, #0
 8014b9a:	9a00      	ldr	r2, [sp, #0]
 8014b9c:	bfcc      	ite	gt
 8014b9e:	46d0      	movgt	r8, sl
 8014ba0:	f04f 0801 	movle.w	r8, #1
 8014ba4:	4490      	add	r8, r2
 8014ba6:	f04f 0900 	mov.w	r9, #0
 8014baa:	4629      	mov	r1, r5
 8014bac:	2201      	movs	r2, #1
 8014bae:	4630      	mov	r0, r6
 8014bb0:	9302      	str	r3, [sp, #8]
 8014bb2:	f000 fe35 	bl	8015820 <__lshift>
 8014bb6:	4621      	mov	r1, r4
 8014bb8:	4605      	mov	r5, r0
 8014bba:	f000 fe9d 	bl	80158f8 <__mcmp>
 8014bbe:	2800      	cmp	r0, #0
 8014bc0:	dcb1      	bgt.n	8014b26 <_dtoa_r+0x9e6>
 8014bc2:	d102      	bne.n	8014bca <_dtoa_r+0xa8a>
 8014bc4:	9b02      	ldr	r3, [sp, #8]
 8014bc6:	07db      	lsls	r3, r3, #31
 8014bc8:	d4ad      	bmi.n	8014b26 <_dtoa_r+0x9e6>
 8014bca:	4643      	mov	r3, r8
 8014bcc:	4698      	mov	r8, r3
 8014bce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014bd2:	2a30      	cmp	r2, #48	; 0x30
 8014bd4:	d0fa      	beq.n	8014bcc <_dtoa_r+0xa8c>
 8014bd6:	e6f6      	b.n	80149c6 <_dtoa_r+0x886>
 8014bd8:	9a00      	ldr	r2, [sp, #0]
 8014bda:	429a      	cmp	r2, r3
 8014bdc:	d1a4      	bne.n	8014b28 <_dtoa_r+0x9e8>
 8014bde:	f10b 0b01 	add.w	fp, fp, #1
 8014be2:	2331      	movs	r3, #49	; 0x31
 8014be4:	e778      	b.n	8014ad8 <_dtoa_r+0x998>
 8014be6:	4b15      	ldr	r3, [pc, #84]	; (8014c3c <_dtoa_r+0xafc>)
 8014be8:	f7ff bb12 	b.w	8014210 <_dtoa_r+0xd0>
 8014bec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	f47f aaee 	bne.w	80141d0 <_dtoa_r+0x90>
 8014bf4:	4b12      	ldr	r3, [pc, #72]	; (8014c40 <_dtoa_r+0xb00>)
 8014bf6:	f7ff bb0b 	b.w	8014210 <_dtoa_r+0xd0>
 8014bfa:	f1ba 0f00 	cmp.w	sl, #0
 8014bfe:	dc03      	bgt.n	8014c08 <_dtoa_r+0xac8>
 8014c00:	9b07      	ldr	r3, [sp, #28]
 8014c02:	2b02      	cmp	r3, #2
 8014c04:	f73f aec7 	bgt.w	8014996 <_dtoa_r+0x856>
 8014c08:	f8dd 8000 	ldr.w	r8, [sp]
 8014c0c:	4621      	mov	r1, r4
 8014c0e:	4628      	mov	r0, r5
 8014c10:	f7ff fa08 	bl	8014024 <quorem>
 8014c14:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8014c18:	f808 3b01 	strb.w	r3, [r8], #1
 8014c1c:	9a00      	ldr	r2, [sp, #0]
 8014c1e:	eba8 0202 	sub.w	r2, r8, r2
 8014c22:	4592      	cmp	sl, r2
 8014c24:	ddb7      	ble.n	8014b96 <_dtoa_r+0xa56>
 8014c26:	4629      	mov	r1, r5
 8014c28:	2300      	movs	r3, #0
 8014c2a:	220a      	movs	r2, #10
 8014c2c:	4630      	mov	r0, r6
 8014c2e:	f000 fbfd 	bl	801542c <__multadd>
 8014c32:	4605      	mov	r5, r0
 8014c34:	e7ea      	b.n	8014c0c <_dtoa_r+0xacc>
 8014c36:	bf00      	nop
 8014c38:	08016ec4 	.word	0x08016ec4
 8014c3c:	08016cc0 	.word	0x08016cc0
 8014c40:	08016e41 	.word	0x08016e41

08014c44 <rshift>:
 8014c44:	6903      	ldr	r3, [r0, #16]
 8014c46:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014c4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014c4e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014c52:	f100 0414 	add.w	r4, r0, #20
 8014c56:	dd45      	ble.n	8014ce4 <rshift+0xa0>
 8014c58:	f011 011f 	ands.w	r1, r1, #31
 8014c5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014c60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014c64:	d10c      	bne.n	8014c80 <rshift+0x3c>
 8014c66:	f100 0710 	add.w	r7, r0, #16
 8014c6a:	4629      	mov	r1, r5
 8014c6c:	42b1      	cmp	r1, r6
 8014c6e:	d334      	bcc.n	8014cda <rshift+0x96>
 8014c70:	1a9b      	subs	r3, r3, r2
 8014c72:	009b      	lsls	r3, r3, #2
 8014c74:	1eea      	subs	r2, r5, #3
 8014c76:	4296      	cmp	r6, r2
 8014c78:	bf38      	it	cc
 8014c7a:	2300      	movcc	r3, #0
 8014c7c:	4423      	add	r3, r4
 8014c7e:	e015      	b.n	8014cac <rshift+0x68>
 8014c80:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014c84:	f1c1 0820 	rsb	r8, r1, #32
 8014c88:	40cf      	lsrs	r7, r1
 8014c8a:	f105 0e04 	add.w	lr, r5, #4
 8014c8e:	46a1      	mov	r9, r4
 8014c90:	4576      	cmp	r6, lr
 8014c92:	46f4      	mov	ip, lr
 8014c94:	d815      	bhi.n	8014cc2 <rshift+0x7e>
 8014c96:	1a9b      	subs	r3, r3, r2
 8014c98:	009a      	lsls	r2, r3, #2
 8014c9a:	3a04      	subs	r2, #4
 8014c9c:	3501      	adds	r5, #1
 8014c9e:	42ae      	cmp	r6, r5
 8014ca0:	bf38      	it	cc
 8014ca2:	2200      	movcc	r2, #0
 8014ca4:	18a3      	adds	r3, r4, r2
 8014ca6:	50a7      	str	r7, [r4, r2]
 8014ca8:	b107      	cbz	r7, 8014cac <rshift+0x68>
 8014caa:	3304      	adds	r3, #4
 8014cac:	1b1a      	subs	r2, r3, r4
 8014cae:	42a3      	cmp	r3, r4
 8014cb0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014cb4:	bf08      	it	eq
 8014cb6:	2300      	moveq	r3, #0
 8014cb8:	6102      	str	r2, [r0, #16]
 8014cba:	bf08      	it	eq
 8014cbc:	6143      	streq	r3, [r0, #20]
 8014cbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014cc2:	f8dc c000 	ldr.w	ip, [ip]
 8014cc6:	fa0c fc08 	lsl.w	ip, ip, r8
 8014cca:	ea4c 0707 	orr.w	r7, ip, r7
 8014cce:	f849 7b04 	str.w	r7, [r9], #4
 8014cd2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014cd6:	40cf      	lsrs	r7, r1
 8014cd8:	e7da      	b.n	8014c90 <rshift+0x4c>
 8014cda:	f851 cb04 	ldr.w	ip, [r1], #4
 8014cde:	f847 cf04 	str.w	ip, [r7, #4]!
 8014ce2:	e7c3      	b.n	8014c6c <rshift+0x28>
 8014ce4:	4623      	mov	r3, r4
 8014ce6:	e7e1      	b.n	8014cac <rshift+0x68>

08014ce8 <__hexdig_fun>:
 8014ce8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014cec:	2b09      	cmp	r3, #9
 8014cee:	d802      	bhi.n	8014cf6 <__hexdig_fun+0xe>
 8014cf0:	3820      	subs	r0, #32
 8014cf2:	b2c0      	uxtb	r0, r0
 8014cf4:	4770      	bx	lr
 8014cf6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014cfa:	2b05      	cmp	r3, #5
 8014cfc:	d801      	bhi.n	8014d02 <__hexdig_fun+0x1a>
 8014cfe:	3847      	subs	r0, #71	; 0x47
 8014d00:	e7f7      	b.n	8014cf2 <__hexdig_fun+0xa>
 8014d02:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014d06:	2b05      	cmp	r3, #5
 8014d08:	d801      	bhi.n	8014d0e <__hexdig_fun+0x26>
 8014d0a:	3827      	subs	r0, #39	; 0x27
 8014d0c:	e7f1      	b.n	8014cf2 <__hexdig_fun+0xa>
 8014d0e:	2000      	movs	r0, #0
 8014d10:	4770      	bx	lr
	...

08014d14 <__gethex>:
 8014d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d18:	ed2d 8b02 	vpush	{d8}
 8014d1c:	b089      	sub	sp, #36	; 0x24
 8014d1e:	ee08 0a10 	vmov	s16, r0
 8014d22:	9304      	str	r3, [sp, #16]
 8014d24:	4bbc      	ldr	r3, [pc, #752]	; (8015018 <__gethex+0x304>)
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	9301      	str	r3, [sp, #4]
 8014d2a:	4618      	mov	r0, r3
 8014d2c:	468b      	mov	fp, r1
 8014d2e:	4690      	mov	r8, r2
 8014d30:	f7eb faee 	bl	8000310 <strlen>
 8014d34:	9b01      	ldr	r3, [sp, #4]
 8014d36:	f8db 2000 	ldr.w	r2, [fp]
 8014d3a:	4403      	add	r3, r0
 8014d3c:	4682      	mov	sl, r0
 8014d3e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014d42:	9305      	str	r3, [sp, #20]
 8014d44:	1c93      	adds	r3, r2, #2
 8014d46:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8014d4a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8014d4e:	32fe      	adds	r2, #254	; 0xfe
 8014d50:	18d1      	adds	r1, r2, r3
 8014d52:	461f      	mov	r7, r3
 8014d54:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014d58:	9100      	str	r1, [sp, #0]
 8014d5a:	2830      	cmp	r0, #48	; 0x30
 8014d5c:	d0f8      	beq.n	8014d50 <__gethex+0x3c>
 8014d5e:	f7ff ffc3 	bl	8014ce8 <__hexdig_fun>
 8014d62:	4604      	mov	r4, r0
 8014d64:	2800      	cmp	r0, #0
 8014d66:	d13a      	bne.n	8014dde <__gethex+0xca>
 8014d68:	9901      	ldr	r1, [sp, #4]
 8014d6a:	4652      	mov	r2, sl
 8014d6c:	4638      	mov	r0, r7
 8014d6e:	f001 f92b 	bl	8015fc8 <strncmp>
 8014d72:	4605      	mov	r5, r0
 8014d74:	2800      	cmp	r0, #0
 8014d76:	d168      	bne.n	8014e4a <__gethex+0x136>
 8014d78:	f817 000a 	ldrb.w	r0, [r7, sl]
 8014d7c:	eb07 060a 	add.w	r6, r7, sl
 8014d80:	f7ff ffb2 	bl	8014ce8 <__hexdig_fun>
 8014d84:	2800      	cmp	r0, #0
 8014d86:	d062      	beq.n	8014e4e <__gethex+0x13a>
 8014d88:	4633      	mov	r3, r6
 8014d8a:	7818      	ldrb	r0, [r3, #0]
 8014d8c:	2830      	cmp	r0, #48	; 0x30
 8014d8e:	461f      	mov	r7, r3
 8014d90:	f103 0301 	add.w	r3, r3, #1
 8014d94:	d0f9      	beq.n	8014d8a <__gethex+0x76>
 8014d96:	f7ff ffa7 	bl	8014ce8 <__hexdig_fun>
 8014d9a:	2301      	movs	r3, #1
 8014d9c:	fab0 f480 	clz	r4, r0
 8014da0:	0964      	lsrs	r4, r4, #5
 8014da2:	4635      	mov	r5, r6
 8014da4:	9300      	str	r3, [sp, #0]
 8014da6:	463a      	mov	r2, r7
 8014da8:	4616      	mov	r6, r2
 8014daa:	3201      	adds	r2, #1
 8014dac:	7830      	ldrb	r0, [r6, #0]
 8014dae:	f7ff ff9b 	bl	8014ce8 <__hexdig_fun>
 8014db2:	2800      	cmp	r0, #0
 8014db4:	d1f8      	bne.n	8014da8 <__gethex+0x94>
 8014db6:	9901      	ldr	r1, [sp, #4]
 8014db8:	4652      	mov	r2, sl
 8014dba:	4630      	mov	r0, r6
 8014dbc:	f001 f904 	bl	8015fc8 <strncmp>
 8014dc0:	b980      	cbnz	r0, 8014de4 <__gethex+0xd0>
 8014dc2:	b94d      	cbnz	r5, 8014dd8 <__gethex+0xc4>
 8014dc4:	eb06 050a 	add.w	r5, r6, sl
 8014dc8:	462a      	mov	r2, r5
 8014dca:	4616      	mov	r6, r2
 8014dcc:	3201      	adds	r2, #1
 8014dce:	7830      	ldrb	r0, [r6, #0]
 8014dd0:	f7ff ff8a 	bl	8014ce8 <__hexdig_fun>
 8014dd4:	2800      	cmp	r0, #0
 8014dd6:	d1f8      	bne.n	8014dca <__gethex+0xb6>
 8014dd8:	1bad      	subs	r5, r5, r6
 8014dda:	00ad      	lsls	r5, r5, #2
 8014ddc:	e004      	b.n	8014de8 <__gethex+0xd4>
 8014dde:	2400      	movs	r4, #0
 8014de0:	4625      	mov	r5, r4
 8014de2:	e7e0      	b.n	8014da6 <__gethex+0x92>
 8014de4:	2d00      	cmp	r5, #0
 8014de6:	d1f7      	bne.n	8014dd8 <__gethex+0xc4>
 8014de8:	7833      	ldrb	r3, [r6, #0]
 8014dea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014dee:	2b50      	cmp	r3, #80	; 0x50
 8014df0:	d13b      	bne.n	8014e6a <__gethex+0x156>
 8014df2:	7873      	ldrb	r3, [r6, #1]
 8014df4:	2b2b      	cmp	r3, #43	; 0x2b
 8014df6:	d02c      	beq.n	8014e52 <__gethex+0x13e>
 8014df8:	2b2d      	cmp	r3, #45	; 0x2d
 8014dfa:	d02e      	beq.n	8014e5a <__gethex+0x146>
 8014dfc:	1c71      	adds	r1, r6, #1
 8014dfe:	f04f 0900 	mov.w	r9, #0
 8014e02:	7808      	ldrb	r0, [r1, #0]
 8014e04:	f7ff ff70 	bl	8014ce8 <__hexdig_fun>
 8014e08:	1e43      	subs	r3, r0, #1
 8014e0a:	b2db      	uxtb	r3, r3
 8014e0c:	2b18      	cmp	r3, #24
 8014e0e:	d82c      	bhi.n	8014e6a <__gethex+0x156>
 8014e10:	f1a0 0210 	sub.w	r2, r0, #16
 8014e14:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014e18:	f7ff ff66 	bl	8014ce8 <__hexdig_fun>
 8014e1c:	1e43      	subs	r3, r0, #1
 8014e1e:	b2db      	uxtb	r3, r3
 8014e20:	2b18      	cmp	r3, #24
 8014e22:	d91d      	bls.n	8014e60 <__gethex+0x14c>
 8014e24:	f1b9 0f00 	cmp.w	r9, #0
 8014e28:	d000      	beq.n	8014e2c <__gethex+0x118>
 8014e2a:	4252      	negs	r2, r2
 8014e2c:	4415      	add	r5, r2
 8014e2e:	f8cb 1000 	str.w	r1, [fp]
 8014e32:	b1e4      	cbz	r4, 8014e6e <__gethex+0x15a>
 8014e34:	9b00      	ldr	r3, [sp, #0]
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	bf14      	ite	ne
 8014e3a:	2700      	movne	r7, #0
 8014e3c:	2706      	moveq	r7, #6
 8014e3e:	4638      	mov	r0, r7
 8014e40:	b009      	add	sp, #36	; 0x24
 8014e42:	ecbd 8b02 	vpop	{d8}
 8014e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e4a:	463e      	mov	r6, r7
 8014e4c:	4625      	mov	r5, r4
 8014e4e:	2401      	movs	r4, #1
 8014e50:	e7ca      	b.n	8014de8 <__gethex+0xd4>
 8014e52:	f04f 0900 	mov.w	r9, #0
 8014e56:	1cb1      	adds	r1, r6, #2
 8014e58:	e7d3      	b.n	8014e02 <__gethex+0xee>
 8014e5a:	f04f 0901 	mov.w	r9, #1
 8014e5e:	e7fa      	b.n	8014e56 <__gethex+0x142>
 8014e60:	230a      	movs	r3, #10
 8014e62:	fb03 0202 	mla	r2, r3, r2, r0
 8014e66:	3a10      	subs	r2, #16
 8014e68:	e7d4      	b.n	8014e14 <__gethex+0x100>
 8014e6a:	4631      	mov	r1, r6
 8014e6c:	e7df      	b.n	8014e2e <__gethex+0x11a>
 8014e6e:	1bf3      	subs	r3, r6, r7
 8014e70:	3b01      	subs	r3, #1
 8014e72:	4621      	mov	r1, r4
 8014e74:	2b07      	cmp	r3, #7
 8014e76:	dc0b      	bgt.n	8014e90 <__gethex+0x17c>
 8014e78:	ee18 0a10 	vmov	r0, s16
 8014e7c:	f000 fa74 	bl	8015368 <_Balloc>
 8014e80:	4604      	mov	r4, r0
 8014e82:	b940      	cbnz	r0, 8014e96 <__gethex+0x182>
 8014e84:	4b65      	ldr	r3, [pc, #404]	; (801501c <__gethex+0x308>)
 8014e86:	4602      	mov	r2, r0
 8014e88:	21de      	movs	r1, #222	; 0xde
 8014e8a:	4865      	ldr	r0, [pc, #404]	; (8015020 <__gethex+0x30c>)
 8014e8c:	f001 f8bc 	bl	8016008 <__assert_func>
 8014e90:	3101      	adds	r1, #1
 8014e92:	105b      	asrs	r3, r3, #1
 8014e94:	e7ee      	b.n	8014e74 <__gethex+0x160>
 8014e96:	f100 0914 	add.w	r9, r0, #20
 8014e9a:	f04f 0b00 	mov.w	fp, #0
 8014e9e:	f1ca 0301 	rsb	r3, sl, #1
 8014ea2:	f8cd 9008 	str.w	r9, [sp, #8]
 8014ea6:	f8cd b000 	str.w	fp, [sp]
 8014eaa:	9306      	str	r3, [sp, #24]
 8014eac:	42b7      	cmp	r7, r6
 8014eae:	d340      	bcc.n	8014f32 <__gethex+0x21e>
 8014eb0:	9802      	ldr	r0, [sp, #8]
 8014eb2:	9b00      	ldr	r3, [sp, #0]
 8014eb4:	f840 3b04 	str.w	r3, [r0], #4
 8014eb8:	eba0 0009 	sub.w	r0, r0, r9
 8014ebc:	1080      	asrs	r0, r0, #2
 8014ebe:	0146      	lsls	r6, r0, #5
 8014ec0:	6120      	str	r0, [r4, #16]
 8014ec2:	4618      	mov	r0, r3
 8014ec4:	f000 fb46 	bl	8015554 <__hi0bits>
 8014ec8:	1a30      	subs	r0, r6, r0
 8014eca:	f8d8 6000 	ldr.w	r6, [r8]
 8014ece:	42b0      	cmp	r0, r6
 8014ed0:	dd63      	ble.n	8014f9a <__gethex+0x286>
 8014ed2:	1b87      	subs	r7, r0, r6
 8014ed4:	4639      	mov	r1, r7
 8014ed6:	4620      	mov	r0, r4
 8014ed8:	f000 fee1 	bl	8015c9e <__any_on>
 8014edc:	4682      	mov	sl, r0
 8014ede:	b1a8      	cbz	r0, 8014f0c <__gethex+0x1f8>
 8014ee0:	1e7b      	subs	r3, r7, #1
 8014ee2:	1159      	asrs	r1, r3, #5
 8014ee4:	f003 021f 	and.w	r2, r3, #31
 8014ee8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014eec:	f04f 0a01 	mov.w	sl, #1
 8014ef0:	fa0a f202 	lsl.w	r2, sl, r2
 8014ef4:	420a      	tst	r2, r1
 8014ef6:	d009      	beq.n	8014f0c <__gethex+0x1f8>
 8014ef8:	4553      	cmp	r3, sl
 8014efa:	dd05      	ble.n	8014f08 <__gethex+0x1f4>
 8014efc:	1eb9      	subs	r1, r7, #2
 8014efe:	4620      	mov	r0, r4
 8014f00:	f000 fecd 	bl	8015c9e <__any_on>
 8014f04:	2800      	cmp	r0, #0
 8014f06:	d145      	bne.n	8014f94 <__gethex+0x280>
 8014f08:	f04f 0a02 	mov.w	sl, #2
 8014f0c:	4639      	mov	r1, r7
 8014f0e:	4620      	mov	r0, r4
 8014f10:	f7ff fe98 	bl	8014c44 <rshift>
 8014f14:	443d      	add	r5, r7
 8014f16:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014f1a:	42ab      	cmp	r3, r5
 8014f1c:	da4c      	bge.n	8014fb8 <__gethex+0x2a4>
 8014f1e:	ee18 0a10 	vmov	r0, s16
 8014f22:	4621      	mov	r1, r4
 8014f24:	f000 fa60 	bl	80153e8 <_Bfree>
 8014f28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014f2a:	2300      	movs	r3, #0
 8014f2c:	6013      	str	r3, [r2, #0]
 8014f2e:	27a3      	movs	r7, #163	; 0xa3
 8014f30:	e785      	b.n	8014e3e <__gethex+0x12a>
 8014f32:	1e73      	subs	r3, r6, #1
 8014f34:	9a05      	ldr	r2, [sp, #20]
 8014f36:	9303      	str	r3, [sp, #12]
 8014f38:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014f3c:	4293      	cmp	r3, r2
 8014f3e:	d019      	beq.n	8014f74 <__gethex+0x260>
 8014f40:	f1bb 0f20 	cmp.w	fp, #32
 8014f44:	d107      	bne.n	8014f56 <__gethex+0x242>
 8014f46:	9b02      	ldr	r3, [sp, #8]
 8014f48:	9a00      	ldr	r2, [sp, #0]
 8014f4a:	f843 2b04 	str.w	r2, [r3], #4
 8014f4e:	9302      	str	r3, [sp, #8]
 8014f50:	2300      	movs	r3, #0
 8014f52:	9300      	str	r3, [sp, #0]
 8014f54:	469b      	mov	fp, r3
 8014f56:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014f5a:	f7ff fec5 	bl	8014ce8 <__hexdig_fun>
 8014f5e:	9b00      	ldr	r3, [sp, #0]
 8014f60:	f000 000f 	and.w	r0, r0, #15
 8014f64:	fa00 f00b 	lsl.w	r0, r0, fp
 8014f68:	4303      	orrs	r3, r0
 8014f6a:	9300      	str	r3, [sp, #0]
 8014f6c:	f10b 0b04 	add.w	fp, fp, #4
 8014f70:	9b03      	ldr	r3, [sp, #12]
 8014f72:	e00d      	b.n	8014f90 <__gethex+0x27c>
 8014f74:	9b03      	ldr	r3, [sp, #12]
 8014f76:	9a06      	ldr	r2, [sp, #24]
 8014f78:	4413      	add	r3, r2
 8014f7a:	42bb      	cmp	r3, r7
 8014f7c:	d3e0      	bcc.n	8014f40 <__gethex+0x22c>
 8014f7e:	4618      	mov	r0, r3
 8014f80:	9901      	ldr	r1, [sp, #4]
 8014f82:	9307      	str	r3, [sp, #28]
 8014f84:	4652      	mov	r2, sl
 8014f86:	f001 f81f 	bl	8015fc8 <strncmp>
 8014f8a:	9b07      	ldr	r3, [sp, #28]
 8014f8c:	2800      	cmp	r0, #0
 8014f8e:	d1d7      	bne.n	8014f40 <__gethex+0x22c>
 8014f90:	461e      	mov	r6, r3
 8014f92:	e78b      	b.n	8014eac <__gethex+0x198>
 8014f94:	f04f 0a03 	mov.w	sl, #3
 8014f98:	e7b8      	b.n	8014f0c <__gethex+0x1f8>
 8014f9a:	da0a      	bge.n	8014fb2 <__gethex+0x29e>
 8014f9c:	1a37      	subs	r7, r6, r0
 8014f9e:	4621      	mov	r1, r4
 8014fa0:	ee18 0a10 	vmov	r0, s16
 8014fa4:	463a      	mov	r2, r7
 8014fa6:	f000 fc3b 	bl	8015820 <__lshift>
 8014faa:	1bed      	subs	r5, r5, r7
 8014fac:	4604      	mov	r4, r0
 8014fae:	f100 0914 	add.w	r9, r0, #20
 8014fb2:	f04f 0a00 	mov.w	sl, #0
 8014fb6:	e7ae      	b.n	8014f16 <__gethex+0x202>
 8014fb8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014fbc:	42a8      	cmp	r0, r5
 8014fbe:	dd72      	ble.n	80150a6 <__gethex+0x392>
 8014fc0:	1b45      	subs	r5, r0, r5
 8014fc2:	42ae      	cmp	r6, r5
 8014fc4:	dc36      	bgt.n	8015034 <__gethex+0x320>
 8014fc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014fca:	2b02      	cmp	r3, #2
 8014fcc:	d02a      	beq.n	8015024 <__gethex+0x310>
 8014fce:	2b03      	cmp	r3, #3
 8014fd0:	d02c      	beq.n	801502c <__gethex+0x318>
 8014fd2:	2b01      	cmp	r3, #1
 8014fd4:	d115      	bne.n	8015002 <__gethex+0x2ee>
 8014fd6:	42ae      	cmp	r6, r5
 8014fd8:	d113      	bne.n	8015002 <__gethex+0x2ee>
 8014fda:	2e01      	cmp	r6, #1
 8014fdc:	d10b      	bne.n	8014ff6 <__gethex+0x2e2>
 8014fde:	9a04      	ldr	r2, [sp, #16]
 8014fe0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014fe4:	6013      	str	r3, [r2, #0]
 8014fe6:	2301      	movs	r3, #1
 8014fe8:	6123      	str	r3, [r4, #16]
 8014fea:	f8c9 3000 	str.w	r3, [r9]
 8014fee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014ff0:	2762      	movs	r7, #98	; 0x62
 8014ff2:	601c      	str	r4, [r3, #0]
 8014ff4:	e723      	b.n	8014e3e <__gethex+0x12a>
 8014ff6:	1e71      	subs	r1, r6, #1
 8014ff8:	4620      	mov	r0, r4
 8014ffa:	f000 fe50 	bl	8015c9e <__any_on>
 8014ffe:	2800      	cmp	r0, #0
 8015000:	d1ed      	bne.n	8014fde <__gethex+0x2ca>
 8015002:	ee18 0a10 	vmov	r0, s16
 8015006:	4621      	mov	r1, r4
 8015008:	f000 f9ee 	bl	80153e8 <_Bfree>
 801500c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801500e:	2300      	movs	r3, #0
 8015010:	6013      	str	r3, [r2, #0]
 8015012:	2750      	movs	r7, #80	; 0x50
 8015014:	e713      	b.n	8014e3e <__gethex+0x12a>
 8015016:	bf00      	nop
 8015018:	08016f40 	.word	0x08016f40
 801501c:	08016ec4 	.word	0x08016ec4
 8015020:	08016ed5 	.word	0x08016ed5
 8015024:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015026:	2b00      	cmp	r3, #0
 8015028:	d1eb      	bne.n	8015002 <__gethex+0x2ee>
 801502a:	e7d8      	b.n	8014fde <__gethex+0x2ca>
 801502c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801502e:	2b00      	cmp	r3, #0
 8015030:	d1d5      	bne.n	8014fde <__gethex+0x2ca>
 8015032:	e7e6      	b.n	8015002 <__gethex+0x2ee>
 8015034:	1e6f      	subs	r7, r5, #1
 8015036:	f1ba 0f00 	cmp.w	sl, #0
 801503a:	d131      	bne.n	80150a0 <__gethex+0x38c>
 801503c:	b127      	cbz	r7, 8015048 <__gethex+0x334>
 801503e:	4639      	mov	r1, r7
 8015040:	4620      	mov	r0, r4
 8015042:	f000 fe2c 	bl	8015c9e <__any_on>
 8015046:	4682      	mov	sl, r0
 8015048:	117b      	asrs	r3, r7, #5
 801504a:	2101      	movs	r1, #1
 801504c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8015050:	f007 071f 	and.w	r7, r7, #31
 8015054:	fa01 f707 	lsl.w	r7, r1, r7
 8015058:	421f      	tst	r7, r3
 801505a:	4629      	mov	r1, r5
 801505c:	4620      	mov	r0, r4
 801505e:	bf18      	it	ne
 8015060:	f04a 0a02 	orrne.w	sl, sl, #2
 8015064:	1b76      	subs	r6, r6, r5
 8015066:	f7ff fded 	bl	8014c44 <rshift>
 801506a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801506e:	2702      	movs	r7, #2
 8015070:	f1ba 0f00 	cmp.w	sl, #0
 8015074:	d048      	beq.n	8015108 <__gethex+0x3f4>
 8015076:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801507a:	2b02      	cmp	r3, #2
 801507c:	d015      	beq.n	80150aa <__gethex+0x396>
 801507e:	2b03      	cmp	r3, #3
 8015080:	d017      	beq.n	80150b2 <__gethex+0x39e>
 8015082:	2b01      	cmp	r3, #1
 8015084:	d109      	bne.n	801509a <__gethex+0x386>
 8015086:	f01a 0f02 	tst.w	sl, #2
 801508a:	d006      	beq.n	801509a <__gethex+0x386>
 801508c:	f8d9 0000 	ldr.w	r0, [r9]
 8015090:	ea4a 0a00 	orr.w	sl, sl, r0
 8015094:	f01a 0f01 	tst.w	sl, #1
 8015098:	d10e      	bne.n	80150b8 <__gethex+0x3a4>
 801509a:	f047 0710 	orr.w	r7, r7, #16
 801509e:	e033      	b.n	8015108 <__gethex+0x3f4>
 80150a0:	f04f 0a01 	mov.w	sl, #1
 80150a4:	e7d0      	b.n	8015048 <__gethex+0x334>
 80150a6:	2701      	movs	r7, #1
 80150a8:	e7e2      	b.n	8015070 <__gethex+0x35c>
 80150aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80150ac:	f1c3 0301 	rsb	r3, r3, #1
 80150b0:	9315      	str	r3, [sp, #84]	; 0x54
 80150b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80150b4:	2b00      	cmp	r3, #0
 80150b6:	d0f0      	beq.n	801509a <__gethex+0x386>
 80150b8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80150bc:	f104 0314 	add.w	r3, r4, #20
 80150c0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80150c4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80150c8:	f04f 0c00 	mov.w	ip, #0
 80150cc:	4618      	mov	r0, r3
 80150ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80150d2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80150d6:	d01c      	beq.n	8015112 <__gethex+0x3fe>
 80150d8:	3201      	adds	r2, #1
 80150da:	6002      	str	r2, [r0, #0]
 80150dc:	2f02      	cmp	r7, #2
 80150de:	f104 0314 	add.w	r3, r4, #20
 80150e2:	d13f      	bne.n	8015164 <__gethex+0x450>
 80150e4:	f8d8 2000 	ldr.w	r2, [r8]
 80150e8:	3a01      	subs	r2, #1
 80150ea:	42b2      	cmp	r2, r6
 80150ec:	d10a      	bne.n	8015104 <__gethex+0x3f0>
 80150ee:	1171      	asrs	r1, r6, #5
 80150f0:	2201      	movs	r2, #1
 80150f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80150f6:	f006 061f 	and.w	r6, r6, #31
 80150fa:	fa02 f606 	lsl.w	r6, r2, r6
 80150fe:	421e      	tst	r6, r3
 8015100:	bf18      	it	ne
 8015102:	4617      	movne	r7, r2
 8015104:	f047 0720 	orr.w	r7, r7, #32
 8015108:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801510a:	601c      	str	r4, [r3, #0]
 801510c:	9b04      	ldr	r3, [sp, #16]
 801510e:	601d      	str	r5, [r3, #0]
 8015110:	e695      	b.n	8014e3e <__gethex+0x12a>
 8015112:	4299      	cmp	r1, r3
 8015114:	f843 cc04 	str.w	ip, [r3, #-4]
 8015118:	d8d8      	bhi.n	80150cc <__gethex+0x3b8>
 801511a:	68a3      	ldr	r3, [r4, #8]
 801511c:	459b      	cmp	fp, r3
 801511e:	db19      	blt.n	8015154 <__gethex+0x440>
 8015120:	6861      	ldr	r1, [r4, #4]
 8015122:	ee18 0a10 	vmov	r0, s16
 8015126:	3101      	adds	r1, #1
 8015128:	f000 f91e 	bl	8015368 <_Balloc>
 801512c:	4681      	mov	r9, r0
 801512e:	b918      	cbnz	r0, 8015138 <__gethex+0x424>
 8015130:	4b1a      	ldr	r3, [pc, #104]	; (801519c <__gethex+0x488>)
 8015132:	4602      	mov	r2, r0
 8015134:	2184      	movs	r1, #132	; 0x84
 8015136:	e6a8      	b.n	8014e8a <__gethex+0x176>
 8015138:	6922      	ldr	r2, [r4, #16]
 801513a:	3202      	adds	r2, #2
 801513c:	f104 010c 	add.w	r1, r4, #12
 8015140:	0092      	lsls	r2, r2, #2
 8015142:	300c      	adds	r0, #12
 8015144:	f7fd f980 	bl	8012448 <memcpy>
 8015148:	4621      	mov	r1, r4
 801514a:	ee18 0a10 	vmov	r0, s16
 801514e:	f000 f94b 	bl	80153e8 <_Bfree>
 8015152:	464c      	mov	r4, r9
 8015154:	6923      	ldr	r3, [r4, #16]
 8015156:	1c5a      	adds	r2, r3, #1
 8015158:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801515c:	6122      	str	r2, [r4, #16]
 801515e:	2201      	movs	r2, #1
 8015160:	615a      	str	r2, [r3, #20]
 8015162:	e7bb      	b.n	80150dc <__gethex+0x3c8>
 8015164:	6922      	ldr	r2, [r4, #16]
 8015166:	455a      	cmp	r2, fp
 8015168:	dd0b      	ble.n	8015182 <__gethex+0x46e>
 801516a:	2101      	movs	r1, #1
 801516c:	4620      	mov	r0, r4
 801516e:	f7ff fd69 	bl	8014c44 <rshift>
 8015172:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015176:	3501      	adds	r5, #1
 8015178:	42ab      	cmp	r3, r5
 801517a:	f6ff aed0 	blt.w	8014f1e <__gethex+0x20a>
 801517e:	2701      	movs	r7, #1
 8015180:	e7c0      	b.n	8015104 <__gethex+0x3f0>
 8015182:	f016 061f 	ands.w	r6, r6, #31
 8015186:	d0fa      	beq.n	801517e <__gethex+0x46a>
 8015188:	449a      	add	sl, r3
 801518a:	f1c6 0620 	rsb	r6, r6, #32
 801518e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015192:	f000 f9df 	bl	8015554 <__hi0bits>
 8015196:	42b0      	cmp	r0, r6
 8015198:	dbe7      	blt.n	801516a <__gethex+0x456>
 801519a:	e7f0      	b.n	801517e <__gethex+0x46a>
 801519c:	08016ec4 	.word	0x08016ec4

080151a0 <L_shift>:
 80151a0:	f1c2 0208 	rsb	r2, r2, #8
 80151a4:	0092      	lsls	r2, r2, #2
 80151a6:	b570      	push	{r4, r5, r6, lr}
 80151a8:	f1c2 0620 	rsb	r6, r2, #32
 80151ac:	6843      	ldr	r3, [r0, #4]
 80151ae:	6804      	ldr	r4, [r0, #0]
 80151b0:	fa03 f506 	lsl.w	r5, r3, r6
 80151b4:	432c      	orrs	r4, r5
 80151b6:	40d3      	lsrs	r3, r2
 80151b8:	6004      	str	r4, [r0, #0]
 80151ba:	f840 3f04 	str.w	r3, [r0, #4]!
 80151be:	4288      	cmp	r0, r1
 80151c0:	d3f4      	bcc.n	80151ac <L_shift+0xc>
 80151c2:	bd70      	pop	{r4, r5, r6, pc}

080151c4 <__match>:
 80151c4:	b530      	push	{r4, r5, lr}
 80151c6:	6803      	ldr	r3, [r0, #0]
 80151c8:	3301      	adds	r3, #1
 80151ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80151ce:	b914      	cbnz	r4, 80151d6 <__match+0x12>
 80151d0:	6003      	str	r3, [r0, #0]
 80151d2:	2001      	movs	r0, #1
 80151d4:	bd30      	pop	{r4, r5, pc}
 80151d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80151da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80151de:	2d19      	cmp	r5, #25
 80151e0:	bf98      	it	ls
 80151e2:	3220      	addls	r2, #32
 80151e4:	42a2      	cmp	r2, r4
 80151e6:	d0f0      	beq.n	80151ca <__match+0x6>
 80151e8:	2000      	movs	r0, #0
 80151ea:	e7f3      	b.n	80151d4 <__match+0x10>

080151ec <__hexnan>:
 80151ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151f0:	680b      	ldr	r3, [r1, #0]
 80151f2:	6801      	ldr	r1, [r0, #0]
 80151f4:	115e      	asrs	r6, r3, #5
 80151f6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80151fa:	f013 031f 	ands.w	r3, r3, #31
 80151fe:	b087      	sub	sp, #28
 8015200:	bf18      	it	ne
 8015202:	3604      	addne	r6, #4
 8015204:	2500      	movs	r5, #0
 8015206:	1f37      	subs	r7, r6, #4
 8015208:	4682      	mov	sl, r0
 801520a:	4690      	mov	r8, r2
 801520c:	9301      	str	r3, [sp, #4]
 801520e:	f846 5c04 	str.w	r5, [r6, #-4]
 8015212:	46b9      	mov	r9, r7
 8015214:	463c      	mov	r4, r7
 8015216:	9502      	str	r5, [sp, #8]
 8015218:	46ab      	mov	fp, r5
 801521a:	784a      	ldrb	r2, [r1, #1]
 801521c:	1c4b      	adds	r3, r1, #1
 801521e:	9303      	str	r3, [sp, #12]
 8015220:	b342      	cbz	r2, 8015274 <__hexnan+0x88>
 8015222:	4610      	mov	r0, r2
 8015224:	9105      	str	r1, [sp, #20]
 8015226:	9204      	str	r2, [sp, #16]
 8015228:	f7ff fd5e 	bl	8014ce8 <__hexdig_fun>
 801522c:	2800      	cmp	r0, #0
 801522e:	d14f      	bne.n	80152d0 <__hexnan+0xe4>
 8015230:	9a04      	ldr	r2, [sp, #16]
 8015232:	9905      	ldr	r1, [sp, #20]
 8015234:	2a20      	cmp	r2, #32
 8015236:	d818      	bhi.n	801526a <__hexnan+0x7e>
 8015238:	9b02      	ldr	r3, [sp, #8]
 801523a:	459b      	cmp	fp, r3
 801523c:	dd13      	ble.n	8015266 <__hexnan+0x7a>
 801523e:	454c      	cmp	r4, r9
 8015240:	d206      	bcs.n	8015250 <__hexnan+0x64>
 8015242:	2d07      	cmp	r5, #7
 8015244:	dc04      	bgt.n	8015250 <__hexnan+0x64>
 8015246:	462a      	mov	r2, r5
 8015248:	4649      	mov	r1, r9
 801524a:	4620      	mov	r0, r4
 801524c:	f7ff ffa8 	bl	80151a0 <L_shift>
 8015250:	4544      	cmp	r4, r8
 8015252:	d950      	bls.n	80152f6 <__hexnan+0x10a>
 8015254:	2300      	movs	r3, #0
 8015256:	f1a4 0904 	sub.w	r9, r4, #4
 801525a:	f844 3c04 	str.w	r3, [r4, #-4]
 801525e:	f8cd b008 	str.w	fp, [sp, #8]
 8015262:	464c      	mov	r4, r9
 8015264:	461d      	mov	r5, r3
 8015266:	9903      	ldr	r1, [sp, #12]
 8015268:	e7d7      	b.n	801521a <__hexnan+0x2e>
 801526a:	2a29      	cmp	r2, #41	; 0x29
 801526c:	d156      	bne.n	801531c <__hexnan+0x130>
 801526e:	3102      	adds	r1, #2
 8015270:	f8ca 1000 	str.w	r1, [sl]
 8015274:	f1bb 0f00 	cmp.w	fp, #0
 8015278:	d050      	beq.n	801531c <__hexnan+0x130>
 801527a:	454c      	cmp	r4, r9
 801527c:	d206      	bcs.n	801528c <__hexnan+0xa0>
 801527e:	2d07      	cmp	r5, #7
 8015280:	dc04      	bgt.n	801528c <__hexnan+0xa0>
 8015282:	462a      	mov	r2, r5
 8015284:	4649      	mov	r1, r9
 8015286:	4620      	mov	r0, r4
 8015288:	f7ff ff8a 	bl	80151a0 <L_shift>
 801528c:	4544      	cmp	r4, r8
 801528e:	d934      	bls.n	80152fa <__hexnan+0x10e>
 8015290:	f1a8 0204 	sub.w	r2, r8, #4
 8015294:	4623      	mov	r3, r4
 8015296:	f853 1b04 	ldr.w	r1, [r3], #4
 801529a:	f842 1f04 	str.w	r1, [r2, #4]!
 801529e:	429f      	cmp	r7, r3
 80152a0:	d2f9      	bcs.n	8015296 <__hexnan+0xaa>
 80152a2:	1b3b      	subs	r3, r7, r4
 80152a4:	f023 0303 	bic.w	r3, r3, #3
 80152a8:	3304      	adds	r3, #4
 80152aa:	3401      	adds	r4, #1
 80152ac:	3e03      	subs	r6, #3
 80152ae:	42b4      	cmp	r4, r6
 80152b0:	bf88      	it	hi
 80152b2:	2304      	movhi	r3, #4
 80152b4:	4443      	add	r3, r8
 80152b6:	2200      	movs	r2, #0
 80152b8:	f843 2b04 	str.w	r2, [r3], #4
 80152bc:	429f      	cmp	r7, r3
 80152be:	d2fb      	bcs.n	80152b8 <__hexnan+0xcc>
 80152c0:	683b      	ldr	r3, [r7, #0]
 80152c2:	b91b      	cbnz	r3, 80152cc <__hexnan+0xe0>
 80152c4:	4547      	cmp	r7, r8
 80152c6:	d127      	bne.n	8015318 <__hexnan+0x12c>
 80152c8:	2301      	movs	r3, #1
 80152ca:	603b      	str	r3, [r7, #0]
 80152cc:	2005      	movs	r0, #5
 80152ce:	e026      	b.n	801531e <__hexnan+0x132>
 80152d0:	3501      	adds	r5, #1
 80152d2:	2d08      	cmp	r5, #8
 80152d4:	f10b 0b01 	add.w	fp, fp, #1
 80152d8:	dd06      	ble.n	80152e8 <__hexnan+0xfc>
 80152da:	4544      	cmp	r4, r8
 80152dc:	d9c3      	bls.n	8015266 <__hexnan+0x7a>
 80152de:	2300      	movs	r3, #0
 80152e0:	f844 3c04 	str.w	r3, [r4, #-4]
 80152e4:	2501      	movs	r5, #1
 80152e6:	3c04      	subs	r4, #4
 80152e8:	6822      	ldr	r2, [r4, #0]
 80152ea:	f000 000f 	and.w	r0, r0, #15
 80152ee:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80152f2:	6022      	str	r2, [r4, #0]
 80152f4:	e7b7      	b.n	8015266 <__hexnan+0x7a>
 80152f6:	2508      	movs	r5, #8
 80152f8:	e7b5      	b.n	8015266 <__hexnan+0x7a>
 80152fa:	9b01      	ldr	r3, [sp, #4]
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	d0df      	beq.n	80152c0 <__hexnan+0xd4>
 8015300:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015304:	f1c3 0320 	rsb	r3, r3, #32
 8015308:	fa22 f303 	lsr.w	r3, r2, r3
 801530c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015310:	401a      	ands	r2, r3
 8015312:	f846 2c04 	str.w	r2, [r6, #-4]
 8015316:	e7d3      	b.n	80152c0 <__hexnan+0xd4>
 8015318:	3f04      	subs	r7, #4
 801531a:	e7d1      	b.n	80152c0 <__hexnan+0xd4>
 801531c:	2004      	movs	r0, #4
 801531e:	b007      	add	sp, #28
 8015320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015324 <_localeconv_r>:
 8015324:	4800      	ldr	r0, [pc, #0]	; (8015328 <_localeconv_r+0x4>)
 8015326:	4770      	bx	lr
 8015328:	240002b0 	.word	0x240002b0

0801532c <__ascii_mbtowc>:
 801532c:	b082      	sub	sp, #8
 801532e:	b901      	cbnz	r1, 8015332 <__ascii_mbtowc+0x6>
 8015330:	a901      	add	r1, sp, #4
 8015332:	b142      	cbz	r2, 8015346 <__ascii_mbtowc+0x1a>
 8015334:	b14b      	cbz	r3, 801534a <__ascii_mbtowc+0x1e>
 8015336:	7813      	ldrb	r3, [r2, #0]
 8015338:	600b      	str	r3, [r1, #0]
 801533a:	7812      	ldrb	r2, [r2, #0]
 801533c:	1e10      	subs	r0, r2, #0
 801533e:	bf18      	it	ne
 8015340:	2001      	movne	r0, #1
 8015342:	b002      	add	sp, #8
 8015344:	4770      	bx	lr
 8015346:	4610      	mov	r0, r2
 8015348:	e7fb      	b.n	8015342 <__ascii_mbtowc+0x16>
 801534a:	f06f 0001 	mvn.w	r0, #1
 801534e:	e7f8      	b.n	8015342 <__ascii_mbtowc+0x16>

08015350 <__malloc_lock>:
 8015350:	4801      	ldr	r0, [pc, #4]	; (8015358 <__malloc_lock+0x8>)
 8015352:	f000 be8a 	b.w	801606a <__retarget_lock_acquire_recursive>
 8015356:	bf00      	nop
 8015358:	2404e29c 	.word	0x2404e29c

0801535c <__malloc_unlock>:
 801535c:	4801      	ldr	r0, [pc, #4]	; (8015364 <__malloc_unlock+0x8>)
 801535e:	f000 be85 	b.w	801606c <__retarget_lock_release_recursive>
 8015362:	bf00      	nop
 8015364:	2404e29c 	.word	0x2404e29c

08015368 <_Balloc>:
 8015368:	b570      	push	{r4, r5, r6, lr}
 801536a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801536c:	4604      	mov	r4, r0
 801536e:	460d      	mov	r5, r1
 8015370:	b976      	cbnz	r6, 8015390 <_Balloc+0x28>
 8015372:	2010      	movs	r0, #16
 8015374:	f7fd f858 	bl	8012428 <malloc>
 8015378:	4602      	mov	r2, r0
 801537a:	6260      	str	r0, [r4, #36]	; 0x24
 801537c:	b920      	cbnz	r0, 8015388 <_Balloc+0x20>
 801537e:	4b18      	ldr	r3, [pc, #96]	; (80153e0 <_Balloc+0x78>)
 8015380:	4818      	ldr	r0, [pc, #96]	; (80153e4 <_Balloc+0x7c>)
 8015382:	2166      	movs	r1, #102	; 0x66
 8015384:	f000 fe40 	bl	8016008 <__assert_func>
 8015388:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801538c:	6006      	str	r6, [r0, #0]
 801538e:	60c6      	str	r6, [r0, #12]
 8015390:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015392:	68f3      	ldr	r3, [r6, #12]
 8015394:	b183      	cbz	r3, 80153b8 <_Balloc+0x50>
 8015396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015398:	68db      	ldr	r3, [r3, #12]
 801539a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801539e:	b9b8      	cbnz	r0, 80153d0 <_Balloc+0x68>
 80153a0:	2101      	movs	r1, #1
 80153a2:	fa01 f605 	lsl.w	r6, r1, r5
 80153a6:	1d72      	adds	r2, r6, #5
 80153a8:	0092      	lsls	r2, r2, #2
 80153aa:	4620      	mov	r0, r4
 80153ac:	f000 fc98 	bl	8015ce0 <_calloc_r>
 80153b0:	b160      	cbz	r0, 80153cc <_Balloc+0x64>
 80153b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80153b6:	e00e      	b.n	80153d6 <_Balloc+0x6e>
 80153b8:	2221      	movs	r2, #33	; 0x21
 80153ba:	2104      	movs	r1, #4
 80153bc:	4620      	mov	r0, r4
 80153be:	f000 fc8f 	bl	8015ce0 <_calloc_r>
 80153c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80153c4:	60f0      	str	r0, [r6, #12]
 80153c6:	68db      	ldr	r3, [r3, #12]
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d1e4      	bne.n	8015396 <_Balloc+0x2e>
 80153cc:	2000      	movs	r0, #0
 80153ce:	bd70      	pop	{r4, r5, r6, pc}
 80153d0:	6802      	ldr	r2, [r0, #0]
 80153d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80153d6:	2300      	movs	r3, #0
 80153d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80153dc:	e7f7      	b.n	80153ce <_Balloc+0x66>
 80153de:	bf00      	nop
 80153e0:	08016e4e 	.word	0x08016e4e
 80153e4:	08016f54 	.word	0x08016f54

080153e8 <_Bfree>:
 80153e8:	b570      	push	{r4, r5, r6, lr}
 80153ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80153ec:	4605      	mov	r5, r0
 80153ee:	460c      	mov	r4, r1
 80153f0:	b976      	cbnz	r6, 8015410 <_Bfree+0x28>
 80153f2:	2010      	movs	r0, #16
 80153f4:	f7fd f818 	bl	8012428 <malloc>
 80153f8:	4602      	mov	r2, r0
 80153fa:	6268      	str	r0, [r5, #36]	; 0x24
 80153fc:	b920      	cbnz	r0, 8015408 <_Bfree+0x20>
 80153fe:	4b09      	ldr	r3, [pc, #36]	; (8015424 <_Bfree+0x3c>)
 8015400:	4809      	ldr	r0, [pc, #36]	; (8015428 <_Bfree+0x40>)
 8015402:	218a      	movs	r1, #138	; 0x8a
 8015404:	f000 fe00 	bl	8016008 <__assert_func>
 8015408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801540c:	6006      	str	r6, [r0, #0]
 801540e:	60c6      	str	r6, [r0, #12]
 8015410:	b13c      	cbz	r4, 8015422 <_Bfree+0x3a>
 8015412:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015414:	6862      	ldr	r2, [r4, #4]
 8015416:	68db      	ldr	r3, [r3, #12]
 8015418:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801541c:	6021      	str	r1, [r4, #0]
 801541e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015422:	bd70      	pop	{r4, r5, r6, pc}
 8015424:	08016e4e 	.word	0x08016e4e
 8015428:	08016f54 	.word	0x08016f54

0801542c <__multadd>:
 801542c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015430:	690e      	ldr	r6, [r1, #16]
 8015432:	4607      	mov	r7, r0
 8015434:	4698      	mov	r8, r3
 8015436:	460c      	mov	r4, r1
 8015438:	f101 0014 	add.w	r0, r1, #20
 801543c:	2300      	movs	r3, #0
 801543e:	6805      	ldr	r5, [r0, #0]
 8015440:	b2a9      	uxth	r1, r5
 8015442:	fb02 8101 	mla	r1, r2, r1, r8
 8015446:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801544a:	0c2d      	lsrs	r5, r5, #16
 801544c:	fb02 c505 	mla	r5, r2, r5, ip
 8015450:	b289      	uxth	r1, r1
 8015452:	3301      	adds	r3, #1
 8015454:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8015458:	429e      	cmp	r6, r3
 801545a:	f840 1b04 	str.w	r1, [r0], #4
 801545e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8015462:	dcec      	bgt.n	801543e <__multadd+0x12>
 8015464:	f1b8 0f00 	cmp.w	r8, #0
 8015468:	d022      	beq.n	80154b0 <__multadd+0x84>
 801546a:	68a3      	ldr	r3, [r4, #8]
 801546c:	42b3      	cmp	r3, r6
 801546e:	dc19      	bgt.n	80154a4 <__multadd+0x78>
 8015470:	6861      	ldr	r1, [r4, #4]
 8015472:	4638      	mov	r0, r7
 8015474:	3101      	adds	r1, #1
 8015476:	f7ff ff77 	bl	8015368 <_Balloc>
 801547a:	4605      	mov	r5, r0
 801547c:	b928      	cbnz	r0, 801548a <__multadd+0x5e>
 801547e:	4602      	mov	r2, r0
 8015480:	4b0d      	ldr	r3, [pc, #52]	; (80154b8 <__multadd+0x8c>)
 8015482:	480e      	ldr	r0, [pc, #56]	; (80154bc <__multadd+0x90>)
 8015484:	21b5      	movs	r1, #181	; 0xb5
 8015486:	f000 fdbf 	bl	8016008 <__assert_func>
 801548a:	6922      	ldr	r2, [r4, #16]
 801548c:	3202      	adds	r2, #2
 801548e:	f104 010c 	add.w	r1, r4, #12
 8015492:	0092      	lsls	r2, r2, #2
 8015494:	300c      	adds	r0, #12
 8015496:	f7fc ffd7 	bl	8012448 <memcpy>
 801549a:	4621      	mov	r1, r4
 801549c:	4638      	mov	r0, r7
 801549e:	f7ff ffa3 	bl	80153e8 <_Bfree>
 80154a2:	462c      	mov	r4, r5
 80154a4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80154a8:	3601      	adds	r6, #1
 80154aa:	f8c3 8014 	str.w	r8, [r3, #20]
 80154ae:	6126      	str	r6, [r4, #16]
 80154b0:	4620      	mov	r0, r4
 80154b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154b6:	bf00      	nop
 80154b8:	08016ec4 	.word	0x08016ec4
 80154bc:	08016f54 	.word	0x08016f54

080154c0 <__s2b>:
 80154c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80154c4:	460c      	mov	r4, r1
 80154c6:	4615      	mov	r5, r2
 80154c8:	461f      	mov	r7, r3
 80154ca:	2209      	movs	r2, #9
 80154cc:	3308      	adds	r3, #8
 80154ce:	4606      	mov	r6, r0
 80154d0:	fb93 f3f2 	sdiv	r3, r3, r2
 80154d4:	2100      	movs	r1, #0
 80154d6:	2201      	movs	r2, #1
 80154d8:	429a      	cmp	r2, r3
 80154da:	db09      	blt.n	80154f0 <__s2b+0x30>
 80154dc:	4630      	mov	r0, r6
 80154de:	f7ff ff43 	bl	8015368 <_Balloc>
 80154e2:	b940      	cbnz	r0, 80154f6 <__s2b+0x36>
 80154e4:	4602      	mov	r2, r0
 80154e6:	4b19      	ldr	r3, [pc, #100]	; (801554c <__s2b+0x8c>)
 80154e8:	4819      	ldr	r0, [pc, #100]	; (8015550 <__s2b+0x90>)
 80154ea:	21ce      	movs	r1, #206	; 0xce
 80154ec:	f000 fd8c 	bl	8016008 <__assert_func>
 80154f0:	0052      	lsls	r2, r2, #1
 80154f2:	3101      	adds	r1, #1
 80154f4:	e7f0      	b.n	80154d8 <__s2b+0x18>
 80154f6:	9b08      	ldr	r3, [sp, #32]
 80154f8:	6143      	str	r3, [r0, #20]
 80154fa:	2d09      	cmp	r5, #9
 80154fc:	f04f 0301 	mov.w	r3, #1
 8015500:	6103      	str	r3, [r0, #16]
 8015502:	dd16      	ble.n	8015532 <__s2b+0x72>
 8015504:	f104 0909 	add.w	r9, r4, #9
 8015508:	46c8      	mov	r8, r9
 801550a:	442c      	add	r4, r5
 801550c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015510:	4601      	mov	r1, r0
 8015512:	3b30      	subs	r3, #48	; 0x30
 8015514:	220a      	movs	r2, #10
 8015516:	4630      	mov	r0, r6
 8015518:	f7ff ff88 	bl	801542c <__multadd>
 801551c:	45a0      	cmp	r8, r4
 801551e:	d1f5      	bne.n	801550c <__s2b+0x4c>
 8015520:	f1a5 0408 	sub.w	r4, r5, #8
 8015524:	444c      	add	r4, r9
 8015526:	1b2d      	subs	r5, r5, r4
 8015528:	1963      	adds	r3, r4, r5
 801552a:	42bb      	cmp	r3, r7
 801552c:	db04      	blt.n	8015538 <__s2b+0x78>
 801552e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015532:	340a      	adds	r4, #10
 8015534:	2509      	movs	r5, #9
 8015536:	e7f6      	b.n	8015526 <__s2b+0x66>
 8015538:	f814 3b01 	ldrb.w	r3, [r4], #1
 801553c:	4601      	mov	r1, r0
 801553e:	3b30      	subs	r3, #48	; 0x30
 8015540:	220a      	movs	r2, #10
 8015542:	4630      	mov	r0, r6
 8015544:	f7ff ff72 	bl	801542c <__multadd>
 8015548:	e7ee      	b.n	8015528 <__s2b+0x68>
 801554a:	bf00      	nop
 801554c:	08016ec4 	.word	0x08016ec4
 8015550:	08016f54 	.word	0x08016f54

08015554 <__hi0bits>:
 8015554:	0c03      	lsrs	r3, r0, #16
 8015556:	041b      	lsls	r3, r3, #16
 8015558:	b9d3      	cbnz	r3, 8015590 <__hi0bits+0x3c>
 801555a:	0400      	lsls	r0, r0, #16
 801555c:	2310      	movs	r3, #16
 801555e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8015562:	bf04      	itt	eq
 8015564:	0200      	lsleq	r0, r0, #8
 8015566:	3308      	addeq	r3, #8
 8015568:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801556c:	bf04      	itt	eq
 801556e:	0100      	lsleq	r0, r0, #4
 8015570:	3304      	addeq	r3, #4
 8015572:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8015576:	bf04      	itt	eq
 8015578:	0080      	lsleq	r0, r0, #2
 801557a:	3302      	addeq	r3, #2
 801557c:	2800      	cmp	r0, #0
 801557e:	db05      	blt.n	801558c <__hi0bits+0x38>
 8015580:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8015584:	f103 0301 	add.w	r3, r3, #1
 8015588:	bf08      	it	eq
 801558a:	2320      	moveq	r3, #32
 801558c:	4618      	mov	r0, r3
 801558e:	4770      	bx	lr
 8015590:	2300      	movs	r3, #0
 8015592:	e7e4      	b.n	801555e <__hi0bits+0xa>

08015594 <__lo0bits>:
 8015594:	6803      	ldr	r3, [r0, #0]
 8015596:	f013 0207 	ands.w	r2, r3, #7
 801559a:	4601      	mov	r1, r0
 801559c:	d00b      	beq.n	80155b6 <__lo0bits+0x22>
 801559e:	07da      	lsls	r2, r3, #31
 80155a0:	d424      	bmi.n	80155ec <__lo0bits+0x58>
 80155a2:	0798      	lsls	r0, r3, #30
 80155a4:	bf49      	itett	mi
 80155a6:	085b      	lsrmi	r3, r3, #1
 80155a8:	089b      	lsrpl	r3, r3, #2
 80155aa:	2001      	movmi	r0, #1
 80155ac:	600b      	strmi	r3, [r1, #0]
 80155ae:	bf5c      	itt	pl
 80155b0:	600b      	strpl	r3, [r1, #0]
 80155b2:	2002      	movpl	r0, #2
 80155b4:	4770      	bx	lr
 80155b6:	b298      	uxth	r0, r3
 80155b8:	b9b0      	cbnz	r0, 80155e8 <__lo0bits+0x54>
 80155ba:	0c1b      	lsrs	r3, r3, #16
 80155bc:	2010      	movs	r0, #16
 80155be:	f013 0fff 	tst.w	r3, #255	; 0xff
 80155c2:	bf04      	itt	eq
 80155c4:	0a1b      	lsreq	r3, r3, #8
 80155c6:	3008      	addeq	r0, #8
 80155c8:	071a      	lsls	r2, r3, #28
 80155ca:	bf04      	itt	eq
 80155cc:	091b      	lsreq	r3, r3, #4
 80155ce:	3004      	addeq	r0, #4
 80155d0:	079a      	lsls	r2, r3, #30
 80155d2:	bf04      	itt	eq
 80155d4:	089b      	lsreq	r3, r3, #2
 80155d6:	3002      	addeq	r0, #2
 80155d8:	07da      	lsls	r2, r3, #31
 80155da:	d403      	bmi.n	80155e4 <__lo0bits+0x50>
 80155dc:	085b      	lsrs	r3, r3, #1
 80155de:	f100 0001 	add.w	r0, r0, #1
 80155e2:	d005      	beq.n	80155f0 <__lo0bits+0x5c>
 80155e4:	600b      	str	r3, [r1, #0]
 80155e6:	4770      	bx	lr
 80155e8:	4610      	mov	r0, r2
 80155ea:	e7e8      	b.n	80155be <__lo0bits+0x2a>
 80155ec:	2000      	movs	r0, #0
 80155ee:	4770      	bx	lr
 80155f0:	2020      	movs	r0, #32
 80155f2:	4770      	bx	lr

080155f4 <__i2b>:
 80155f4:	b510      	push	{r4, lr}
 80155f6:	460c      	mov	r4, r1
 80155f8:	2101      	movs	r1, #1
 80155fa:	f7ff feb5 	bl	8015368 <_Balloc>
 80155fe:	4602      	mov	r2, r0
 8015600:	b928      	cbnz	r0, 801560e <__i2b+0x1a>
 8015602:	4b05      	ldr	r3, [pc, #20]	; (8015618 <__i2b+0x24>)
 8015604:	4805      	ldr	r0, [pc, #20]	; (801561c <__i2b+0x28>)
 8015606:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801560a:	f000 fcfd 	bl	8016008 <__assert_func>
 801560e:	2301      	movs	r3, #1
 8015610:	6144      	str	r4, [r0, #20]
 8015612:	6103      	str	r3, [r0, #16]
 8015614:	bd10      	pop	{r4, pc}
 8015616:	bf00      	nop
 8015618:	08016ec4 	.word	0x08016ec4
 801561c:	08016f54 	.word	0x08016f54

08015620 <__multiply>:
 8015620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015624:	4614      	mov	r4, r2
 8015626:	690a      	ldr	r2, [r1, #16]
 8015628:	6923      	ldr	r3, [r4, #16]
 801562a:	429a      	cmp	r2, r3
 801562c:	bfb8      	it	lt
 801562e:	460b      	movlt	r3, r1
 8015630:	460d      	mov	r5, r1
 8015632:	bfbc      	itt	lt
 8015634:	4625      	movlt	r5, r4
 8015636:	461c      	movlt	r4, r3
 8015638:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801563c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015640:	68ab      	ldr	r3, [r5, #8]
 8015642:	6869      	ldr	r1, [r5, #4]
 8015644:	eb0a 0709 	add.w	r7, sl, r9
 8015648:	42bb      	cmp	r3, r7
 801564a:	b085      	sub	sp, #20
 801564c:	bfb8      	it	lt
 801564e:	3101      	addlt	r1, #1
 8015650:	f7ff fe8a 	bl	8015368 <_Balloc>
 8015654:	b930      	cbnz	r0, 8015664 <__multiply+0x44>
 8015656:	4602      	mov	r2, r0
 8015658:	4b42      	ldr	r3, [pc, #264]	; (8015764 <__multiply+0x144>)
 801565a:	4843      	ldr	r0, [pc, #268]	; (8015768 <__multiply+0x148>)
 801565c:	f240 115d 	movw	r1, #349	; 0x15d
 8015660:	f000 fcd2 	bl	8016008 <__assert_func>
 8015664:	f100 0614 	add.w	r6, r0, #20
 8015668:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801566c:	4633      	mov	r3, r6
 801566e:	2200      	movs	r2, #0
 8015670:	4543      	cmp	r3, r8
 8015672:	d31e      	bcc.n	80156b2 <__multiply+0x92>
 8015674:	f105 0c14 	add.w	ip, r5, #20
 8015678:	f104 0314 	add.w	r3, r4, #20
 801567c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8015680:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8015684:	9202      	str	r2, [sp, #8]
 8015686:	ebac 0205 	sub.w	r2, ip, r5
 801568a:	3a15      	subs	r2, #21
 801568c:	f022 0203 	bic.w	r2, r2, #3
 8015690:	3204      	adds	r2, #4
 8015692:	f105 0115 	add.w	r1, r5, #21
 8015696:	458c      	cmp	ip, r1
 8015698:	bf38      	it	cc
 801569a:	2204      	movcc	r2, #4
 801569c:	9201      	str	r2, [sp, #4]
 801569e:	9a02      	ldr	r2, [sp, #8]
 80156a0:	9303      	str	r3, [sp, #12]
 80156a2:	429a      	cmp	r2, r3
 80156a4:	d808      	bhi.n	80156b8 <__multiply+0x98>
 80156a6:	2f00      	cmp	r7, #0
 80156a8:	dc55      	bgt.n	8015756 <__multiply+0x136>
 80156aa:	6107      	str	r7, [r0, #16]
 80156ac:	b005      	add	sp, #20
 80156ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156b2:	f843 2b04 	str.w	r2, [r3], #4
 80156b6:	e7db      	b.n	8015670 <__multiply+0x50>
 80156b8:	f8b3 a000 	ldrh.w	sl, [r3]
 80156bc:	f1ba 0f00 	cmp.w	sl, #0
 80156c0:	d020      	beq.n	8015704 <__multiply+0xe4>
 80156c2:	f105 0e14 	add.w	lr, r5, #20
 80156c6:	46b1      	mov	r9, r6
 80156c8:	2200      	movs	r2, #0
 80156ca:	f85e 4b04 	ldr.w	r4, [lr], #4
 80156ce:	f8d9 b000 	ldr.w	fp, [r9]
 80156d2:	b2a1      	uxth	r1, r4
 80156d4:	fa1f fb8b 	uxth.w	fp, fp
 80156d8:	fb0a b101 	mla	r1, sl, r1, fp
 80156dc:	4411      	add	r1, r2
 80156de:	f8d9 2000 	ldr.w	r2, [r9]
 80156e2:	0c24      	lsrs	r4, r4, #16
 80156e4:	0c12      	lsrs	r2, r2, #16
 80156e6:	fb0a 2404 	mla	r4, sl, r4, r2
 80156ea:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80156ee:	b289      	uxth	r1, r1
 80156f0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80156f4:	45f4      	cmp	ip, lr
 80156f6:	f849 1b04 	str.w	r1, [r9], #4
 80156fa:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80156fe:	d8e4      	bhi.n	80156ca <__multiply+0xaa>
 8015700:	9901      	ldr	r1, [sp, #4]
 8015702:	5072      	str	r2, [r6, r1]
 8015704:	9a03      	ldr	r2, [sp, #12]
 8015706:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801570a:	3304      	adds	r3, #4
 801570c:	f1b9 0f00 	cmp.w	r9, #0
 8015710:	d01f      	beq.n	8015752 <__multiply+0x132>
 8015712:	6834      	ldr	r4, [r6, #0]
 8015714:	f105 0114 	add.w	r1, r5, #20
 8015718:	46b6      	mov	lr, r6
 801571a:	f04f 0a00 	mov.w	sl, #0
 801571e:	880a      	ldrh	r2, [r1, #0]
 8015720:	f8be b002 	ldrh.w	fp, [lr, #2]
 8015724:	fb09 b202 	mla	r2, r9, r2, fp
 8015728:	4492      	add	sl, r2
 801572a:	b2a4      	uxth	r4, r4
 801572c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8015730:	f84e 4b04 	str.w	r4, [lr], #4
 8015734:	f851 4b04 	ldr.w	r4, [r1], #4
 8015738:	f8be 2000 	ldrh.w	r2, [lr]
 801573c:	0c24      	lsrs	r4, r4, #16
 801573e:	fb09 2404 	mla	r4, r9, r4, r2
 8015742:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8015746:	458c      	cmp	ip, r1
 8015748:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801574c:	d8e7      	bhi.n	801571e <__multiply+0xfe>
 801574e:	9a01      	ldr	r2, [sp, #4]
 8015750:	50b4      	str	r4, [r6, r2]
 8015752:	3604      	adds	r6, #4
 8015754:	e7a3      	b.n	801569e <__multiply+0x7e>
 8015756:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801575a:	2b00      	cmp	r3, #0
 801575c:	d1a5      	bne.n	80156aa <__multiply+0x8a>
 801575e:	3f01      	subs	r7, #1
 8015760:	e7a1      	b.n	80156a6 <__multiply+0x86>
 8015762:	bf00      	nop
 8015764:	08016ec4 	.word	0x08016ec4
 8015768:	08016f54 	.word	0x08016f54

0801576c <__pow5mult>:
 801576c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015770:	4615      	mov	r5, r2
 8015772:	f012 0203 	ands.w	r2, r2, #3
 8015776:	4606      	mov	r6, r0
 8015778:	460f      	mov	r7, r1
 801577a:	d007      	beq.n	801578c <__pow5mult+0x20>
 801577c:	4c25      	ldr	r4, [pc, #148]	; (8015814 <__pow5mult+0xa8>)
 801577e:	3a01      	subs	r2, #1
 8015780:	2300      	movs	r3, #0
 8015782:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015786:	f7ff fe51 	bl	801542c <__multadd>
 801578a:	4607      	mov	r7, r0
 801578c:	10ad      	asrs	r5, r5, #2
 801578e:	d03d      	beq.n	801580c <__pow5mult+0xa0>
 8015790:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8015792:	b97c      	cbnz	r4, 80157b4 <__pow5mult+0x48>
 8015794:	2010      	movs	r0, #16
 8015796:	f7fc fe47 	bl	8012428 <malloc>
 801579a:	4602      	mov	r2, r0
 801579c:	6270      	str	r0, [r6, #36]	; 0x24
 801579e:	b928      	cbnz	r0, 80157ac <__pow5mult+0x40>
 80157a0:	4b1d      	ldr	r3, [pc, #116]	; (8015818 <__pow5mult+0xac>)
 80157a2:	481e      	ldr	r0, [pc, #120]	; (801581c <__pow5mult+0xb0>)
 80157a4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80157a8:	f000 fc2e 	bl	8016008 <__assert_func>
 80157ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80157b0:	6004      	str	r4, [r0, #0]
 80157b2:	60c4      	str	r4, [r0, #12]
 80157b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80157b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80157bc:	b94c      	cbnz	r4, 80157d2 <__pow5mult+0x66>
 80157be:	f240 2171 	movw	r1, #625	; 0x271
 80157c2:	4630      	mov	r0, r6
 80157c4:	f7ff ff16 	bl	80155f4 <__i2b>
 80157c8:	2300      	movs	r3, #0
 80157ca:	f8c8 0008 	str.w	r0, [r8, #8]
 80157ce:	4604      	mov	r4, r0
 80157d0:	6003      	str	r3, [r0, #0]
 80157d2:	f04f 0900 	mov.w	r9, #0
 80157d6:	07eb      	lsls	r3, r5, #31
 80157d8:	d50a      	bpl.n	80157f0 <__pow5mult+0x84>
 80157da:	4639      	mov	r1, r7
 80157dc:	4622      	mov	r2, r4
 80157de:	4630      	mov	r0, r6
 80157e0:	f7ff ff1e 	bl	8015620 <__multiply>
 80157e4:	4639      	mov	r1, r7
 80157e6:	4680      	mov	r8, r0
 80157e8:	4630      	mov	r0, r6
 80157ea:	f7ff fdfd 	bl	80153e8 <_Bfree>
 80157ee:	4647      	mov	r7, r8
 80157f0:	106d      	asrs	r5, r5, #1
 80157f2:	d00b      	beq.n	801580c <__pow5mult+0xa0>
 80157f4:	6820      	ldr	r0, [r4, #0]
 80157f6:	b938      	cbnz	r0, 8015808 <__pow5mult+0x9c>
 80157f8:	4622      	mov	r2, r4
 80157fa:	4621      	mov	r1, r4
 80157fc:	4630      	mov	r0, r6
 80157fe:	f7ff ff0f 	bl	8015620 <__multiply>
 8015802:	6020      	str	r0, [r4, #0]
 8015804:	f8c0 9000 	str.w	r9, [r0]
 8015808:	4604      	mov	r4, r0
 801580a:	e7e4      	b.n	80157d6 <__pow5mult+0x6a>
 801580c:	4638      	mov	r0, r7
 801580e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015812:	bf00      	nop
 8015814:	080170a8 	.word	0x080170a8
 8015818:	08016e4e 	.word	0x08016e4e
 801581c:	08016f54 	.word	0x08016f54

08015820 <__lshift>:
 8015820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015824:	460c      	mov	r4, r1
 8015826:	6849      	ldr	r1, [r1, #4]
 8015828:	6923      	ldr	r3, [r4, #16]
 801582a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801582e:	68a3      	ldr	r3, [r4, #8]
 8015830:	4607      	mov	r7, r0
 8015832:	4691      	mov	r9, r2
 8015834:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015838:	f108 0601 	add.w	r6, r8, #1
 801583c:	42b3      	cmp	r3, r6
 801583e:	db0b      	blt.n	8015858 <__lshift+0x38>
 8015840:	4638      	mov	r0, r7
 8015842:	f7ff fd91 	bl	8015368 <_Balloc>
 8015846:	4605      	mov	r5, r0
 8015848:	b948      	cbnz	r0, 801585e <__lshift+0x3e>
 801584a:	4602      	mov	r2, r0
 801584c:	4b28      	ldr	r3, [pc, #160]	; (80158f0 <__lshift+0xd0>)
 801584e:	4829      	ldr	r0, [pc, #164]	; (80158f4 <__lshift+0xd4>)
 8015850:	f240 11d9 	movw	r1, #473	; 0x1d9
 8015854:	f000 fbd8 	bl	8016008 <__assert_func>
 8015858:	3101      	adds	r1, #1
 801585a:	005b      	lsls	r3, r3, #1
 801585c:	e7ee      	b.n	801583c <__lshift+0x1c>
 801585e:	2300      	movs	r3, #0
 8015860:	f100 0114 	add.w	r1, r0, #20
 8015864:	f100 0210 	add.w	r2, r0, #16
 8015868:	4618      	mov	r0, r3
 801586a:	4553      	cmp	r3, sl
 801586c:	db33      	blt.n	80158d6 <__lshift+0xb6>
 801586e:	6920      	ldr	r0, [r4, #16]
 8015870:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015874:	f104 0314 	add.w	r3, r4, #20
 8015878:	f019 091f 	ands.w	r9, r9, #31
 801587c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015880:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015884:	d02b      	beq.n	80158de <__lshift+0xbe>
 8015886:	f1c9 0e20 	rsb	lr, r9, #32
 801588a:	468a      	mov	sl, r1
 801588c:	2200      	movs	r2, #0
 801588e:	6818      	ldr	r0, [r3, #0]
 8015890:	fa00 f009 	lsl.w	r0, r0, r9
 8015894:	4302      	orrs	r2, r0
 8015896:	f84a 2b04 	str.w	r2, [sl], #4
 801589a:	f853 2b04 	ldr.w	r2, [r3], #4
 801589e:	459c      	cmp	ip, r3
 80158a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80158a4:	d8f3      	bhi.n	801588e <__lshift+0x6e>
 80158a6:	ebac 0304 	sub.w	r3, ip, r4
 80158aa:	3b15      	subs	r3, #21
 80158ac:	f023 0303 	bic.w	r3, r3, #3
 80158b0:	3304      	adds	r3, #4
 80158b2:	f104 0015 	add.w	r0, r4, #21
 80158b6:	4584      	cmp	ip, r0
 80158b8:	bf38      	it	cc
 80158ba:	2304      	movcc	r3, #4
 80158bc:	50ca      	str	r2, [r1, r3]
 80158be:	b10a      	cbz	r2, 80158c4 <__lshift+0xa4>
 80158c0:	f108 0602 	add.w	r6, r8, #2
 80158c4:	3e01      	subs	r6, #1
 80158c6:	4638      	mov	r0, r7
 80158c8:	612e      	str	r6, [r5, #16]
 80158ca:	4621      	mov	r1, r4
 80158cc:	f7ff fd8c 	bl	80153e8 <_Bfree>
 80158d0:	4628      	mov	r0, r5
 80158d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80158da:	3301      	adds	r3, #1
 80158dc:	e7c5      	b.n	801586a <__lshift+0x4a>
 80158de:	3904      	subs	r1, #4
 80158e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80158e4:	f841 2f04 	str.w	r2, [r1, #4]!
 80158e8:	459c      	cmp	ip, r3
 80158ea:	d8f9      	bhi.n	80158e0 <__lshift+0xc0>
 80158ec:	e7ea      	b.n	80158c4 <__lshift+0xa4>
 80158ee:	bf00      	nop
 80158f0:	08016ec4 	.word	0x08016ec4
 80158f4:	08016f54 	.word	0x08016f54

080158f8 <__mcmp>:
 80158f8:	b530      	push	{r4, r5, lr}
 80158fa:	6902      	ldr	r2, [r0, #16]
 80158fc:	690c      	ldr	r4, [r1, #16]
 80158fe:	1b12      	subs	r2, r2, r4
 8015900:	d10e      	bne.n	8015920 <__mcmp+0x28>
 8015902:	f100 0314 	add.w	r3, r0, #20
 8015906:	3114      	adds	r1, #20
 8015908:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801590c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015910:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015914:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015918:	42a5      	cmp	r5, r4
 801591a:	d003      	beq.n	8015924 <__mcmp+0x2c>
 801591c:	d305      	bcc.n	801592a <__mcmp+0x32>
 801591e:	2201      	movs	r2, #1
 8015920:	4610      	mov	r0, r2
 8015922:	bd30      	pop	{r4, r5, pc}
 8015924:	4283      	cmp	r3, r0
 8015926:	d3f3      	bcc.n	8015910 <__mcmp+0x18>
 8015928:	e7fa      	b.n	8015920 <__mcmp+0x28>
 801592a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801592e:	e7f7      	b.n	8015920 <__mcmp+0x28>

08015930 <__mdiff>:
 8015930:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015934:	460c      	mov	r4, r1
 8015936:	4606      	mov	r6, r0
 8015938:	4611      	mov	r1, r2
 801593a:	4620      	mov	r0, r4
 801593c:	4617      	mov	r7, r2
 801593e:	f7ff ffdb 	bl	80158f8 <__mcmp>
 8015942:	1e05      	subs	r5, r0, #0
 8015944:	d110      	bne.n	8015968 <__mdiff+0x38>
 8015946:	4629      	mov	r1, r5
 8015948:	4630      	mov	r0, r6
 801594a:	f7ff fd0d 	bl	8015368 <_Balloc>
 801594e:	b930      	cbnz	r0, 801595e <__mdiff+0x2e>
 8015950:	4b39      	ldr	r3, [pc, #228]	; (8015a38 <__mdiff+0x108>)
 8015952:	4602      	mov	r2, r0
 8015954:	f240 2132 	movw	r1, #562	; 0x232
 8015958:	4838      	ldr	r0, [pc, #224]	; (8015a3c <__mdiff+0x10c>)
 801595a:	f000 fb55 	bl	8016008 <__assert_func>
 801595e:	2301      	movs	r3, #1
 8015960:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015964:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015968:	bfa4      	itt	ge
 801596a:	463b      	movge	r3, r7
 801596c:	4627      	movge	r7, r4
 801596e:	4630      	mov	r0, r6
 8015970:	6879      	ldr	r1, [r7, #4]
 8015972:	bfa6      	itte	ge
 8015974:	461c      	movge	r4, r3
 8015976:	2500      	movge	r5, #0
 8015978:	2501      	movlt	r5, #1
 801597a:	f7ff fcf5 	bl	8015368 <_Balloc>
 801597e:	b920      	cbnz	r0, 801598a <__mdiff+0x5a>
 8015980:	4b2d      	ldr	r3, [pc, #180]	; (8015a38 <__mdiff+0x108>)
 8015982:	4602      	mov	r2, r0
 8015984:	f44f 7110 	mov.w	r1, #576	; 0x240
 8015988:	e7e6      	b.n	8015958 <__mdiff+0x28>
 801598a:	693e      	ldr	r6, [r7, #16]
 801598c:	60c5      	str	r5, [r0, #12]
 801598e:	6925      	ldr	r5, [r4, #16]
 8015990:	f107 0114 	add.w	r1, r7, #20
 8015994:	f104 0914 	add.w	r9, r4, #20
 8015998:	f100 0e14 	add.w	lr, r0, #20
 801599c:	f107 0210 	add.w	r2, r7, #16
 80159a0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80159a4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80159a8:	46f2      	mov	sl, lr
 80159aa:	2700      	movs	r7, #0
 80159ac:	f859 3b04 	ldr.w	r3, [r9], #4
 80159b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80159b4:	fa1f f883 	uxth.w	r8, r3
 80159b8:	fa17 f78b 	uxtah	r7, r7, fp
 80159bc:	0c1b      	lsrs	r3, r3, #16
 80159be:	eba7 0808 	sub.w	r8, r7, r8
 80159c2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80159c6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80159ca:	fa1f f888 	uxth.w	r8, r8
 80159ce:	141f      	asrs	r7, r3, #16
 80159d0:	454d      	cmp	r5, r9
 80159d2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80159d6:	f84a 3b04 	str.w	r3, [sl], #4
 80159da:	d8e7      	bhi.n	80159ac <__mdiff+0x7c>
 80159dc:	1b2b      	subs	r3, r5, r4
 80159de:	3b15      	subs	r3, #21
 80159e0:	f023 0303 	bic.w	r3, r3, #3
 80159e4:	3304      	adds	r3, #4
 80159e6:	3415      	adds	r4, #21
 80159e8:	42a5      	cmp	r5, r4
 80159ea:	bf38      	it	cc
 80159ec:	2304      	movcc	r3, #4
 80159ee:	4419      	add	r1, r3
 80159f0:	4473      	add	r3, lr
 80159f2:	469e      	mov	lr, r3
 80159f4:	460d      	mov	r5, r1
 80159f6:	4565      	cmp	r5, ip
 80159f8:	d30e      	bcc.n	8015a18 <__mdiff+0xe8>
 80159fa:	f10c 0203 	add.w	r2, ip, #3
 80159fe:	1a52      	subs	r2, r2, r1
 8015a00:	f022 0203 	bic.w	r2, r2, #3
 8015a04:	3903      	subs	r1, #3
 8015a06:	458c      	cmp	ip, r1
 8015a08:	bf38      	it	cc
 8015a0a:	2200      	movcc	r2, #0
 8015a0c:	441a      	add	r2, r3
 8015a0e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015a12:	b17b      	cbz	r3, 8015a34 <__mdiff+0x104>
 8015a14:	6106      	str	r6, [r0, #16]
 8015a16:	e7a5      	b.n	8015964 <__mdiff+0x34>
 8015a18:	f855 8b04 	ldr.w	r8, [r5], #4
 8015a1c:	fa17 f488 	uxtah	r4, r7, r8
 8015a20:	1422      	asrs	r2, r4, #16
 8015a22:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8015a26:	b2a4      	uxth	r4, r4
 8015a28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8015a2c:	f84e 4b04 	str.w	r4, [lr], #4
 8015a30:	1417      	asrs	r7, r2, #16
 8015a32:	e7e0      	b.n	80159f6 <__mdiff+0xc6>
 8015a34:	3e01      	subs	r6, #1
 8015a36:	e7ea      	b.n	8015a0e <__mdiff+0xde>
 8015a38:	08016ec4 	.word	0x08016ec4
 8015a3c:	08016f54 	.word	0x08016f54

08015a40 <__ulp>:
 8015a40:	b082      	sub	sp, #8
 8015a42:	ed8d 0b00 	vstr	d0, [sp]
 8015a46:	9b01      	ldr	r3, [sp, #4]
 8015a48:	4912      	ldr	r1, [pc, #72]	; (8015a94 <__ulp+0x54>)
 8015a4a:	4019      	ands	r1, r3
 8015a4c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8015a50:	2900      	cmp	r1, #0
 8015a52:	dd05      	ble.n	8015a60 <__ulp+0x20>
 8015a54:	2200      	movs	r2, #0
 8015a56:	460b      	mov	r3, r1
 8015a58:	ec43 2b10 	vmov	d0, r2, r3
 8015a5c:	b002      	add	sp, #8
 8015a5e:	4770      	bx	lr
 8015a60:	4249      	negs	r1, r1
 8015a62:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8015a66:	ea4f 5021 	mov.w	r0, r1, asr #20
 8015a6a:	f04f 0200 	mov.w	r2, #0
 8015a6e:	f04f 0300 	mov.w	r3, #0
 8015a72:	da04      	bge.n	8015a7e <__ulp+0x3e>
 8015a74:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8015a78:	fa41 f300 	asr.w	r3, r1, r0
 8015a7c:	e7ec      	b.n	8015a58 <__ulp+0x18>
 8015a7e:	f1a0 0114 	sub.w	r1, r0, #20
 8015a82:	291e      	cmp	r1, #30
 8015a84:	bfda      	itte	le
 8015a86:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8015a8a:	fa20 f101 	lsrle.w	r1, r0, r1
 8015a8e:	2101      	movgt	r1, #1
 8015a90:	460a      	mov	r2, r1
 8015a92:	e7e1      	b.n	8015a58 <__ulp+0x18>
 8015a94:	7ff00000 	.word	0x7ff00000

08015a98 <__b2d>:
 8015a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a9a:	6905      	ldr	r5, [r0, #16]
 8015a9c:	f100 0714 	add.w	r7, r0, #20
 8015aa0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015aa4:	1f2e      	subs	r6, r5, #4
 8015aa6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8015aaa:	4620      	mov	r0, r4
 8015aac:	f7ff fd52 	bl	8015554 <__hi0bits>
 8015ab0:	f1c0 0320 	rsb	r3, r0, #32
 8015ab4:	280a      	cmp	r0, #10
 8015ab6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8015b34 <__b2d+0x9c>
 8015aba:	600b      	str	r3, [r1, #0]
 8015abc:	dc14      	bgt.n	8015ae8 <__b2d+0x50>
 8015abe:	f1c0 0e0b 	rsb	lr, r0, #11
 8015ac2:	fa24 f10e 	lsr.w	r1, r4, lr
 8015ac6:	42b7      	cmp	r7, r6
 8015ac8:	ea41 030c 	orr.w	r3, r1, ip
 8015acc:	bf34      	ite	cc
 8015ace:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015ad2:	2100      	movcs	r1, #0
 8015ad4:	3015      	adds	r0, #21
 8015ad6:	fa04 f000 	lsl.w	r0, r4, r0
 8015ada:	fa21 f10e 	lsr.w	r1, r1, lr
 8015ade:	ea40 0201 	orr.w	r2, r0, r1
 8015ae2:	ec43 2b10 	vmov	d0, r2, r3
 8015ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015ae8:	42b7      	cmp	r7, r6
 8015aea:	bf3a      	itte	cc
 8015aec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015af0:	f1a5 0608 	subcc.w	r6, r5, #8
 8015af4:	2100      	movcs	r1, #0
 8015af6:	380b      	subs	r0, #11
 8015af8:	d017      	beq.n	8015b2a <__b2d+0x92>
 8015afa:	f1c0 0c20 	rsb	ip, r0, #32
 8015afe:	fa04 f500 	lsl.w	r5, r4, r0
 8015b02:	42be      	cmp	r6, r7
 8015b04:	fa21 f40c 	lsr.w	r4, r1, ip
 8015b08:	ea45 0504 	orr.w	r5, r5, r4
 8015b0c:	bf8c      	ite	hi
 8015b0e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015b12:	2400      	movls	r4, #0
 8015b14:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8015b18:	fa01 f000 	lsl.w	r0, r1, r0
 8015b1c:	fa24 f40c 	lsr.w	r4, r4, ip
 8015b20:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8015b24:	ea40 0204 	orr.w	r2, r0, r4
 8015b28:	e7db      	b.n	8015ae2 <__b2d+0x4a>
 8015b2a:	ea44 030c 	orr.w	r3, r4, ip
 8015b2e:	460a      	mov	r2, r1
 8015b30:	e7d7      	b.n	8015ae2 <__b2d+0x4a>
 8015b32:	bf00      	nop
 8015b34:	3ff00000 	.word	0x3ff00000

08015b38 <__d2b>:
 8015b38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015b3c:	4689      	mov	r9, r1
 8015b3e:	2101      	movs	r1, #1
 8015b40:	ec57 6b10 	vmov	r6, r7, d0
 8015b44:	4690      	mov	r8, r2
 8015b46:	f7ff fc0f 	bl	8015368 <_Balloc>
 8015b4a:	4604      	mov	r4, r0
 8015b4c:	b930      	cbnz	r0, 8015b5c <__d2b+0x24>
 8015b4e:	4602      	mov	r2, r0
 8015b50:	4b25      	ldr	r3, [pc, #148]	; (8015be8 <__d2b+0xb0>)
 8015b52:	4826      	ldr	r0, [pc, #152]	; (8015bec <__d2b+0xb4>)
 8015b54:	f240 310a 	movw	r1, #778	; 0x30a
 8015b58:	f000 fa56 	bl	8016008 <__assert_func>
 8015b5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015b60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015b64:	bb35      	cbnz	r5, 8015bb4 <__d2b+0x7c>
 8015b66:	2e00      	cmp	r6, #0
 8015b68:	9301      	str	r3, [sp, #4]
 8015b6a:	d028      	beq.n	8015bbe <__d2b+0x86>
 8015b6c:	4668      	mov	r0, sp
 8015b6e:	9600      	str	r6, [sp, #0]
 8015b70:	f7ff fd10 	bl	8015594 <__lo0bits>
 8015b74:	9900      	ldr	r1, [sp, #0]
 8015b76:	b300      	cbz	r0, 8015bba <__d2b+0x82>
 8015b78:	9a01      	ldr	r2, [sp, #4]
 8015b7a:	f1c0 0320 	rsb	r3, r0, #32
 8015b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8015b82:	430b      	orrs	r3, r1
 8015b84:	40c2      	lsrs	r2, r0
 8015b86:	6163      	str	r3, [r4, #20]
 8015b88:	9201      	str	r2, [sp, #4]
 8015b8a:	9b01      	ldr	r3, [sp, #4]
 8015b8c:	61a3      	str	r3, [r4, #24]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	bf14      	ite	ne
 8015b92:	2202      	movne	r2, #2
 8015b94:	2201      	moveq	r2, #1
 8015b96:	6122      	str	r2, [r4, #16]
 8015b98:	b1d5      	cbz	r5, 8015bd0 <__d2b+0x98>
 8015b9a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015b9e:	4405      	add	r5, r0
 8015ba0:	f8c9 5000 	str.w	r5, [r9]
 8015ba4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015ba8:	f8c8 0000 	str.w	r0, [r8]
 8015bac:	4620      	mov	r0, r4
 8015bae:	b003      	add	sp, #12
 8015bb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015bb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015bb8:	e7d5      	b.n	8015b66 <__d2b+0x2e>
 8015bba:	6161      	str	r1, [r4, #20]
 8015bbc:	e7e5      	b.n	8015b8a <__d2b+0x52>
 8015bbe:	a801      	add	r0, sp, #4
 8015bc0:	f7ff fce8 	bl	8015594 <__lo0bits>
 8015bc4:	9b01      	ldr	r3, [sp, #4]
 8015bc6:	6163      	str	r3, [r4, #20]
 8015bc8:	2201      	movs	r2, #1
 8015bca:	6122      	str	r2, [r4, #16]
 8015bcc:	3020      	adds	r0, #32
 8015bce:	e7e3      	b.n	8015b98 <__d2b+0x60>
 8015bd0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015bd4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015bd8:	f8c9 0000 	str.w	r0, [r9]
 8015bdc:	6918      	ldr	r0, [r3, #16]
 8015bde:	f7ff fcb9 	bl	8015554 <__hi0bits>
 8015be2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015be6:	e7df      	b.n	8015ba8 <__d2b+0x70>
 8015be8:	08016ec4 	.word	0x08016ec4
 8015bec:	08016f54 	.word	0x08016f54

08015bf0 <__ratio>:
 8015bf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bf4:	468a      	mov	sl, r1
 8015bf6:	4669      	mov	r1, sp
 8015bf8:	4683      	mov	fp, r0
 8015bfa:	f7ff ff4d 	bl	8015a98 <__b2d>
 8015bfe:	a901      	add	r1, sp, #4
 8015c00:	4650      	mov	r0, sl
 8015c02:	ec59 8b10 	vmov	r8, r9, d0
 8015c06:	ee10 6a10 	vmov	r6, s0
 8015c0a:	f7ff ff45 	bl	8015a98 <__b2d>
 8015c0e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8015c12:	f8da 2010 	ldr.w	r2, [sl, #16]
 8015c16:	eba3 0c02 	sub.w	ip, r3, r2
 8015c1a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015c1e:	1a9b      	subs	r3, r3, r2
 8015c20:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015c24:	ec55 4b10 	vmov	r4, r5, d0
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	ee10 0a10 	vmov	r0, s0
 8015c2e:	bfce      	itee	gt
 8015c30:	464a      	movgt	r2, r9
 8015c32:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015c36:	462a      	movle	r2, r5
 8015c38:	464f      	mov	r7, r9
 8015c3a:	4629      	mov	r1, r5
 8015c3c:	bfcc      	ite	gt
 8015c3e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015c42:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8015c46:	ec47 6b17 	vmov	d7, r6, r7
 8015c4a:	ec41 0b16 	vmov	d6, r0, r1
 8015c4e:	ee87 0b06 	vdiv.f64	d0, d7, d6
 8015c52:	b003      	add	sp, #12
 8015c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015c58 <__copybits>:
 8015c58:	3901      	subs	r1, #1
 8015c5a:	b570      	push	{r4, r5, r6, lr}
 8015c5c:	1149      	asrs	r1, r1, #5
 8015c5e:	6914      	ldr	r4, [r2, #16]
 8015c60:	3101      	adds	r1, #1
 8015c62:	f102 0314 	add.w	r3, r2, #20
 8015c66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015c6a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015c6e:	1f05      	subs	r5, r0, #4
 8015c70:	42a3      	cmp	r3, r4
 8015c72:	d30c      	bcc.n	8015c8e <__copybits+0x36>
 8015c74:	1aa3      	subs	r3, r4, r2
 8015c76:	3b11      	subs	r3, #17
 8015c78:	f023 0303 	bic.w	r3, r3, #3
 8015c7c:	3211      	adds	r2, #17
 8015c7e:	42a2      	cmp	r2, r4
 8015c80:	bf88      	it	hi
 8015c82:	2300      	movhi	r3, #0
 8015c84:	4418      	add	r0, r3
 8015c86:	2300      	movs	r3, #0
 8015c88:	4288      	cmp	r0, r1
 8015c8a:	d305      	bcc.n	8015c98 <__copybits+0x40>
 8015c8c:	bd70      	pop	{r4, r5, r6, pc}
 8015c8e:	f853 6b04 	ldr.w	r6, [r3], #4
 8015c92:	f845 6f04 	str.w	r6, [r5, #4]!
 8015c96:	e7eb      	b.n	8015c70 <__copybits+0x18>
 8015c98:	f840 3b04 	str.w	r3, [r0], #4
 8015c9c:	e7f4      	b.n	8015c88 <__copybits+0x30>

08015c9e <__any_on>:
 8015c9e:	f100 0214 	add.w	r2, r0, #20
 8015ca2:	6900      	ldr	r0, [r0, #16]
 8015ca4:	114b      	asrs	r3, r1, #5
 8015ca6:	4298      	cmp	r0, r3
 8015ca8:	b510      	push	{r4, lr}
 8015caa:	db11      	blt.n	8015cd0 <__any_on+0x32>
 8015cac:	dd0a      	ble.n	8015cc4 <__any_on+0x26>
 8015cae:	f011 011f 	ands.w	r1, r1, #31
 8015cb2:	d007      	beq.n	8015cc4 <__any_on+0x26>
 8015cb4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015cb8:	fa24 f001 	lsr.w	r0, r4, r1
 8015cbc:	fa00 f101 	lsl.w	r1, r0, r1
 8015cc0:	428c      	cmp	r4, r1
 8015cc2:	d10b      	bne.n	8015cdc <__any_on+0x3e>
 8015cc4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015cc8:	4293      	cmp	r3, r2
 8015cca:	d803      	bhi.n	8015cd4 <__any_on+0x36>
 8015ccc:	2000      	movs	r0, #0
 8015cce:	bd10      	pop	{r4, pc}
 8015cd0:	4603      	mov	r3, r0
 8015cd2:	e7f7      	b.n	8015cc4 <__any_on+0x26>
 8015cd4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015cd8:	2900      	cmp	r1, #0
 8015cda:	d0f5      	beq.n	8015cc8 <__any_on+0x2a>
 8015cdc:	2001      	movs	r0, #1
 8015cde:	e7f6      	b.n	8015cce <__any_on+0x30>

08015ce0 <_calloc_r>:
 8015ce0:	b513      	push	{r0, r1, r4, lr}
 8015ce2:	434a      	muls	r2, r1
 8015ce4:	4611      	mov	r1, r2
 8015ce6:	9201      	str	r2, [sp, #4]
 8015ce8:	f7fc fc14 	bl	8012514 <_malloc_r>
 8015cec:	4604      	mov	r4, r0
 8015cee:	b118      	cbz	r0, 8015cf8 <_calloc_r+0x18>
 8015cf0:	9a01      	ldr	r2, [sp, #4]
 8015cf2:	2100      	movs	r1, #0
 8015cf4:	f7fc fbb6 	bl	8012464 <memset>
 8015cf8:	4620      	mov	r0, r4
 8015cfa:	b002      	add	sp, #8
 8015cfc:	bd10      	pop	{r4, pc}

08015cfe <__ssputs_r>:
 8015cfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d02:	688e      	ldr	r6, [r1, #8]
 8015d04:	429e      	cmp	r6, r3
 8015d06:	4682      	mov	sl, r0
 8015d08:	460c      	mov	r4, r1
 8015d0a:	4690      	mov	r8, r2
 8015d0c:	461f      	mov	r7, r3
 8015d0e:	d838      	bhi.n	8015d82 <__ssputs_r+0x84>
 8015d10:	898a      	ldrh	r2, [r1, #12]
 8015d12:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015d16:	d032      	beq.n	8015d7e <__ssputs_r+0x80>
 8015d18:	6825      	ldr	r5, [r4, #0]
 8015d1a:	6909      	ldr	r1, [r1, #16]
 8015d1c:	eba5 0901 	sub.w	r9, r5, r1
 8015d20:	6965      	ldr	r5, [r4, #20]
 8015d22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015d2a:	3301      	adds	r3, #1
 8015d2c:	444b      	add	r3, r9
 8015d2e:	106d      	asrs	r5, r5, #1
 8015d30:	429d      	cmp	r5, r3
 8015d32:	bf38      	it	cc
 8015d34:	461d      	movcc	r5, r3
 8015d36:	0553      	lsls	r3, r2, #21
 8015d38:	d531      	bpl.n	8015d9e <__ssputs_r+0xa0>
 8015d3a:	4629      	mov	r1, r5
 8015d3c:	f7fc fbea 	bl	8012514 <_malloc_r>
 8015d40:	4606      	mov	r6, r0
 8015d42:	b950      	cbnz	r0, 8015d5a <__ssputs_r+0x5c>
 8015d44:	230c      	movs	r3, #12
 8015d46:	f8ca 3000 	str.w	r3, [sl]
 8015d4a:	89a3      	ldrh	r3, [r4, #12]
 8015d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015d50:	81a3      	strh	r3, [r4, #12]
 8015d52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015d56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d5a:	6921      	ldr	r1, [r4, #16]
 8015d5c:	464a      	mov	r2, r9
 8015d5e:	f7fc fb73 	bl	8012448 <memcpy>
 8015d62:	89a3      	ldrh	r3, [r4, #12]
 8015d64:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d6c:	81a3      	strh	r3, [r4, #12]
 8015d6e:	6126      	str	r6, [r4, #16]
 8015d70:	6165      	str	r5, [r4, #20]
 8015d72:	444e      	add	r6, r9
 8015d74:	eba5 0509 	sub.w	r5, r5, r9
 8015d78:	6026      	str	r6, [r4, #0]
 8015d7a:	60a5      	str	r5, [r4, #8]
 8015d7c:	463e      	mov	r6, r7
 8015d7e:	42be      	cmp	r6, r7
 8015d80:	d900      	bls.n	8015d84 <__ssputs_r+0x86>
 8015d82:	463e      	mov	r6, r7
 8015d84:	4632      	mov	r2, r6
 8015d86:	6820      	ldr	r0, [r4, #0]
 8015d88:	4641      	mov	r1, r8
 8015d8a:	f000 f970 	bl	801606e <memmove>
 8015d8e:	68a3      	ldr	r3, [r4, #8]
 8015d90:	6822      	ldr	r2, [r4, #0]
 8015d92:	1b9b      	subs	r3, r3, r6
 8015d94:	4432      	add	r2, r6
 8015d96:	60a3      	str	r3, [r4, #8]
 8015d98:	6022      	str	r2, [r4, #0]
 8015d9a:	2000      	movs	r0, #0
 8015d9c:	e7db      	b.n	8015d56 <__ssputs_r+0x58>
 8015d9e:	462a      	mov	r2, r5
 8015da0:	f000 f97f 	bl	80160a2 <_realloc_r>
 8015da4:	4606      	mov	r6, r0
 8015da6:	2800      	cmp	r0, #0
 8015da8:	d1e1      	bne.n	8015d6e <__ssputs_r+0x70>
 8015daa:	6921      	ldr	r1, [r4, #16]
 8015dac:	4650      	mov	r0, sl
 8015dae:	f7fc fb61 	bl	8012474 <_free_r>
 8015db2:	e7c7      	b.n	8015d44 <__ssputs_r+0x46>

08015db4 <_svfiprintf_r>:
 8015db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015db8:	4698      	mov	r8, r3
 8015dba:	898b      	ldrh	r3, [r1, #12]
 8015dbc:	061b      	lsls	r3, r3, #24
 8015dbe:	b09d      	sub	sp, #116	; 0x74
 8015dc0:	4607      	mov	r7, r0
 8015dc2:	460d      	mov	r5, r1
 8015dc4:	4614      	mov	r4, r2
 8015dc6:	d50e      	bpl.n	8015de6 <_svfiprintf_r+0x32>
 8015dc8:	690b      	ldr	r3, [r1, #16]
 8015dca:	b963      	cbnz	r3, 8015de6 <_svfiprintf_r+0x32>
 8015dcc:	2140      	movs	r1, #64	; 0x40
 8015dce:	f7fc fba1 	bl	8012514 <_malloc_r>
 8015dd2:	6028      	str	r0, [r5, #0]
 8015dd4:	6128      	str	r0, [r5, #16]
 8015dd6:	b920      	cbnz	r0, 8015de2 <_svfiprintf_r+0x2e>
 8015dd8:	230c      	movs	r3, #12
 8015dda:	603b      	str	r3, [r7, #0]
 8015ddc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015de0:	e0d1      	b.n	8015f86 <_svfiprintf_r+0x1d2>
 8015de2:	2340      	movs	r3, #64	; 0x40
 8015de4:	616b      	str	r3, [r5, #20]
 8015de6:	2300      	movs	r3, #0
 8015de8:	9309      	str	r3, [sp, #36]	; 0x24
 8015dea:	2320      	movs	r3, #32
 8015dec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015df0:	f8cd 800c 	str.w	r8, [sp, #12]
 8015df4:	2330      	movs	r3, #48	; 0x30
 8015df6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015fa0 <_svfiprintf_r+0x1ec>
 8015dfa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015dfe:	f04f 0901 	mov.w	r9, #1
 8015e02:	4623      	mov	r3, r4
 8015e04:	469a      	mov	sl, r3
 8015e06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e0a:	b10a      	cbz	r2, 8015e10 <_svfiprintf_r+0x5c>
 8015e0c:	2a25      	cmp	r2, #37	; 0x25
 8015e0e:	d1f9      	bne.n	8015e04 <_svfiprintf_r+0x50>
 8015e10:	ebba 0b04 	subs.w	fp, sl, r4
 8015e14:	d00b      	beq.n	8015e2e <_svfiprintf_r+0x7a>
 8015e16:	465b      	mov	r3, fp
 8015e18:	4622      	mov	r2, r4
 8015e1a:	4629      	mov	r1, r5
 8015e1c:	4638      	mov	r0, r7
 8015e1e:	f7ff ff6e 	bl	8015cfe <__ssputs_r>
 8015e22:	3001      	adds	r0, #1
 8015e24:	f000 80aa 	beq.w	8015f7c <_svfiprintf_r+0x1c8>
 8015e28:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015e2a:	445a      	add	r2, fp
 8015e2c:	9209      	str	r2, [sp, #36]	; 0x24
 8015e2e:	f89a 3000 	ldrb.w	r3, [sl]
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	f000 80a2 	beq.w	8015f7c <_svfiprintf_r+0x1c8>
 8015e38:	2300      	movs	r3, #0
 8015e3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8015e3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e42:	f10a 0a01 	add.w	sl, sl, #1
 8015e46:	9304      	str	r3, [sp, #16]
 8015e48:	9307      	str	r3, [sp, #28]
 8015e4a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015e4e:	931a      	str	r3, [sp, #104]	; 0x68
 8015e50:	4654      	mov	r4, sl
 8015e52:	2205      	movs	r2, #5
 8015e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e58:	4851      	ldr	r0, [pc, #324]	; (8015fa0 <_svfiprintf_r+0x1ec>)
 8015e5a:	f7ea fa61 	bl	8000320 <memchr>
 8015e5e:	9a04      	ldr	r2, [sp, #16]
 8015e60:	b9d8      	cbnz	r0, 8015e9a <_svfiprintf_r+0xe6>
 8015e62:	06d0      	lsls	r0, r2, #27
 8015e64:	bf44      	itt	mi
 8015e66:	2320      	movmi	r3, #32
 8015e68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e6c:	0711      	lsls	r1, r2, #28
 8015e6e:	bf44      	itt	mi
 8015e70:	232b      	movmi	r3, #43	; 0x2b
 8015e72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015e76:	f89a 3000 	ldrb.w	r3, [sl]
 8015e7a:	2b2a      	cmp	r3, #42	; 0x2a
 8015e7c:	d015      	beq.n	8015eaa <_svfiprintf_r+0xf6>
 8015e7e:	9a07      	ldr	r2, [sp, #28]
 8015e80:	4654      	mov	r4, sl
 8015e82:	2000      	movs	r0, #0
 8015e84:	f04f 0c0a 	mov.w	ip, #10
 8015e88:	4621      	mov	r1, r4
 8015e8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e8e:	3b30      	subs	r3, #48	; 0x30
 8015e90:	2b09      	cmp	r3, #9
 8015e92:	d94e      	bls.n	8015f32 <_svfiprintf_r+0x17e>
 8015e94:	b1b0      	cbz	r0, 8015ec4 <_svfiprintf_r+0x110>
 8015e96:	9207      	str	r2, [sp, #28]
 8015e98:	e014      	b.n	8015ec4 <_svfiprintf_r+0x110>
 8015e9a:	eba0 0308 	sub.w	r3, r0, r8
 8015e9e:	fa09 f303 	lsl.w	r3, r9, r3
 8015ea2:	4313      	orrs	r3, r2
 8015ea4:	9304      	str	r3, [sp, #16]
 8015ea6:	46a2      	mov	sl, r4
 8015ea8:	e7d2      	b.n	8015e50 <_svfiprintf_r+0x9c>
 8015eaa:	9b03      	ldr	r3, [sp, #12]
 8015eac:	1d19      	adds	r1, r3, #4
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	9103      	str	r1, [sp, #12]
 8015eb2:	2b00      	cmp	r3, #0
 8015eb4:	bfbb      	ittet	lt
 8015eb6:	425b      	neglt	r3, r3
 8015eb8:	f042 0202 	orrlt.w	r2, r2, #2
 8015ebc:	9307      	strge	r3, [sp, #28]
 8015ebe:	9307      	strlt	r3, [sp, #28]
 8015ec0:	bfb8      	it	lt
 8015ec2:	9204      	strlt	r2, [sp, #16]
 8015ec4:	7823      	ldrb	r3, [r4, #0]
 8015ec6:	2b2e      	cmp	r3, #46	; 0x2e
 8015ec8:	d10c      	bne.n	8015ee4 <_svfiprintf_r+0x130>
 8015eca:	7863      	ldrb	r3, [r4, #1]
 8015ecc:	2b2a      	cmp	r3, #42	; 0x2a
 8015ece:	d135      	bne.n	8015f3c <_svfiprintf_r+0x188>
 8015ed0:	9b03      	ldr	r3, [sp, #12]
 8015ed2:	1d1a      	adds	r2, r3, #4
 8015ed4:	681b      	ldr	r3, [r3, #0]
 8015ed6:	9203      	str	r2, [sp, #12]
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	bfb8      	it	lt
 8015edc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8015ee0:	3402      	adds	r4, #2
 8015ee2:	9305      	str	r3, [sp, #20]
 8015ee4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015fb0 <_svfiprintf_r+0x1fc>
 8015ee8:	7821      	ldrb	r1, [r4, #0]
 8015eea:	2203      	movs	r2, #3
 8015eec:	4650      	mov	r0, sl
 8015eee:	f7ea fa17 	bl	8000320 <memchr>
 8015ef2:	b140      	cbz	r0, 8015f06 <_svfiprintf_r+0x152>
 8015ef4:	2340      	movs	r3, #64	; 0x40
 8015ef6:	eba0 000a 	sub.w	r0, r0, sl
 8015efa:	fa03 f000 	lsl.w	r0, r3, r0
 8015efe:	9b04      	ldr	r3, [sp, #16]
 8015f00:	4303      	orrs	r3, r0
 8015f02:	3401      	adds	r4, #1
 8015f04:	9304      	str	r3, [sp, #16]
 8015f06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f0a:	4826      	ldr	r0, [pc, #152]	; (8015fa4 <_svfiprintf_r+0x1f0>)
 8015f0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015f10:	2206      	movs	r2, #6
 8015f12:	f7ea fa05 	bl	8000320 <memchr>
 8015f16:	2800      	cmp	r0, #0
 8015f18:	d038      	beq.n	8015f8c <_svfiprintf_r+0x1d8>
 8015f1a:	4b23      	ldr	r3, [pc, #140]	; (8015fa8 <_svfiprintf_r+0x1f4>)
 8015f1c:	bb1b      	cbnz	r3, 8015f66 <_svfiprintf_r+0x1b2>
 8015f1e:	9b03      	ldr	r3, [sp, #12]
 8015f20:	3307      	adds	r3, #7
 8015f22:	f023 0307 	bic.w	r3, r3, #7
 8015f26:	3308      	adds	r3, #8
 8015f28:	9303      	str	r3, [sp, #12]
 8015f2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f2c:	4433      	add	r3, r6
 8015f2e:	9309      	str	r3, [sp, #36]	; 0x24
 8015f30:	e767      	b.n	8015e02 <_svfiprintf_r+0x4e>
 8015f32:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f36:	460c      	mov	r4, r1
 8015f38:	2001      	movs	r0, #1
 8015f3a:	e7a5      	b.n	8015e88 <_svfiprintf_r+0xd4>
 8015f3c:	2300      	movs	r3, #0
 8015f3e:	3401      	adds	r4, #1
 8015f40:	9305      	str	r3, [sp, #20]
 8015f42:	4619      	mov	r1, r3
 8015f44:	f04f 0c0a 	mov.w	ip, #10
 8015f48:	4620      	mov	r0, r4
 8015f4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f4e:	3a30      	subs	r2, #48	; 0x30
 8015f50:	2a09      	cmp	r2, #9
 8015f52:	d903      	bls.n	8015f5c <_svfiprintf_r+0x1a8>
 8015f54:	2b00      	cmp	r3, #0
 8015f56:	d0c5      	beq.n	8015ee4 <_svfiprintf_r+0x130>
 8015f58:	9105      	str	r1, [sp, #20]
 8015f5a:	e7c3      	b.n	8015ee4 <_svfiprintf_r+0x130>
 8015f5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8015f60:	4604      	mov	r4, r0
 8015f62:	2301      	movs	r3, #1
 8015f64:	e7f0      	b.n	8015f48 <_svfiprintf_r+0x194>
 8015f66:	ab03      	add	r3, sp, #12
 8015f68:	9300      	str	r3, [sp, #0]
 8015f6a:	462a      	mov	r2, r5
 8015f6c:	4b0f      	ldr	r3, [pc, #60]	; (8015fac <_svfiprintf_r+0x1f8>)
 8015f6e:	a904      	add	r1, sp, #16
 8015f70:	4638      	mov	r0, r7
 8015f72:	f7fc fbb9 	bl	80126e8 <_printf_float>
 8015f76:	1c42      	adds	r2, r0, #1
 8015f78:	4606      	mov	r6, r0
 8015f7a:	d1d6      	bne.n	8015f2a <_svfiprintf_r+0x176>
 8015f7c:	89ab      	ldrh	r3, [r5, #12]
 8015f7e:	065b      	lsls	r3, r3, #25
 8015f80:	f53f af2c 	bmi.w	8015ddc <_svfiprintf_r+0x28>
 8015f84:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f86:	b01d      	add	sp, #116	; 0x74
 8015f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f8c:	ab03      	add	r3, sp, #12
 8015f8e:	9300      	str	r3, [sp, #0]
 8015f90:	462a      	mov	r2, r5
 8015f92:	4b06      	ldr	r3, [pc, #24]	; (8015fac <_svfiprintf_r+0x1f8>)
 8015f94:	a904      	add	r1, sp, #16
 8015f96:	4638      	mov	r0, r7
 8015f98:	f7fc fe32 	bl	8012c00 <_printf_i>
 8015f9c:	e7eb      	b.n	8015f76 <_svfiprintf_r+0x1c2>
 8015f9e:	bf00      	nop
 8015fa0:	080170b4 	.word	0x080170b4
 8015fa4:	080170be 	.word	0x080170be
 8015fa8:	080126e9 	.word	0x080126e9
 8015fac:	08015cff 	.word	0x08015cff
 8015fb0:	080170ba 	.word	0x080170ba
 8015fb4:	00000000 	.word	0x00000000

08015fb8 <nan>:
 8015fb8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015fc0 <nan+0x8>
 8015fbc:	4770      	bx	lr
 8015fbe:	bf00      	nop
 8015fc0:	00000000 	.word	0x00000000
 8015fc4:	7ff80000 	.word	0x7ff80000

08015fc8 <strncmp>:
 8015fc8:	b510      	push	{r4, lr}
 8015fca:	b16a      	cbz	r2, 8015fe8 <strncmp+0x20>
 8015fcc:	3901      	subs	r1, #1
 8015fce:	1884      	adds	r4, r0, r2
 8015fd0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015fd4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015fd8:	4293      	cmp	r3, r2
 8015fda:	d103      	bne.n	8015fe4 <strncmp+0x1c>
 8015fdc:	42a0      	cmp	r0, r4
 8015fde:	d001      	beq.n	8015fe4 <strncmp+0x1c>
 8015fe0:	2b00      	cmp	r3, #0
 8015fe2:	d1f5      	bne.n	8015fd0 <strncmp+0x8>
 8015fe4:	1a98      	subs	r0, r3, r2
 8015fe6:	bd10      	pop	{r4, pc}
 8015fe8:	4610      	mov	r0, r2
 8015fea:	e7fc      	b.n	8015fe6 <strncmp+0x1e>

08015fec <__ascii_wctomb>:
 8015fec:	b149      	cbz	r1, 8016002 <__ascii_wctomb+0x16>
 8015fee:	2aff      	cmp	r2, #255	; 0xff
 8015ff0:	bf85      	ittet	hi
 8015ff2:	238a      	movhi	r3, #138	; 0x8a
 8015ff4:	6003      	strhi	r3, [r0, #0]
 8015ff6:	700a      	strbls	r2, [r1, #0]
 8015ff8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8015ffc:	bf98      	it	ls
 8015ffe:	2001      	movls	r0, #1
 8016000:	4770      	bx	lr
 8016002:	4608      	mov	r0, r1
 8016004:	4770      	bx	lr
	...

08016008 <__assert_func>:
 8016008:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801600a:	4614      	mov	r4, r2
 801600c:	461a      	mov	r2, r3
 801600e:	4b09      	ldr	r3, [pc, #36]	; (8016034 <__assert_func+0x2c>)
 8016010:	681b      	ldr	r3, [r3, #0]
 8016012:	4605      	mov	r5, r0
 8016014:	68d8      	ldr	r0, [r3, #12]
 8016016:	b14c      	cbz	r4, 801602c <__assert_func+0x24>
 8016018:	4b07      	ldr	r3, [pc, #28]	; (8016038 <__assert_func+0x30>)
 801601a:	9100      	str	r1, [sp, #0]
 801601c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016020:	4906      	ldr	r1, [pc, #24]	; (801603c <__assert_func+0x34>)
 8016022:	462b      	mov	r3, r5
 8016024:	f000 f80e 	bl	8016044 <fiprintf>
 8016028:	f000 fa7a 	bl	8016520 <abort>
 801602c:	4b04      	ldr	r3, [pc, #16]	; (8016040 <__assert_func+0x38>)
 801602e:	461c      	mov	r4, r3
 8016030:	e7f3      	b.n	801601a <__assert_func+0x12>
 8016032:	bf00      	nop
 8016034:	24000158 	.word	0x24000158
 8016038:	080170c5 	.word	0x080170c5
 801603c:	080170d2 	.word	0x080170d2
 8016040:	08017100 	.word	0x08017100

08016044 <fiprintf>:
 8016044:	b40e      	push	{r1, r2, r3}
 8016046:	b503      	push	{r0, r1, lr}
 8016048:	4601      	mov	r1, r0
 801604a:	ab03      	add	r3, sp, #12
 801604c:	4805      	ldr	r0, [pc, #20]	; (8016064 <fiprintf+0x20>)
 801604e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016052:	6800      	ldr	r0, [r0, #0]
 8016054:	9301      	str	r3, [sp, #4]
 8016056:	f000 f873 	bl	8016140 <_vfiprintf_r>
 801605a:	b002      	add	sp, #8
 801605c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016060:	b003      	add	sp, #12
 8016062:	4770      	bx	lr
 8016064:	24000158 	.word	0x24000158

08016068 <__retarget_lock_init_recursive>:
 8016068:	4770      	bx	lr

0801606a <__retarget_lock_acquire_recursive>:
 801606a:	4770      	bx	lr

0801606c <__retarget_lock_release_recursive>:
 801606c:	4770      	bx	lr

0801606e <memmove>:
 801606e:	4288      	cmp	r0, r1
 8016070:	b510      	push	{r4, lr}
 8016072:	eb01 0402 	add.w	r4, r1, r2
 8016076:	d902      	bls.n	801607e <memmove+0x10>
 8016078:	4284      	cmp	r4, r0
 801607a:	4623      	mov	r3, r4
 801607c:	d807      	bhi.n	801608e <memmove+0x20>
 801607e:	1e43      	subs	r3, r0, #1
 8016080:	42a1      	cmp	r1, r4
 8016082:	d008      	beq.n	8016096 <memmove+0x28>
 8016084:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016088:	f803 2f01 	strb.w	r2, [r3, #1]!
 801608c:	e7f8      	b.n	8016080 <memmove+0x12>
 801608e:	4402      	add	r2, r0
 8016090:	4601      	mov	r1, r0
 8016092:	428a      	cmp	r2, r1
 8016094:	d100      	bne.n	8016098 <memmove+0x2a>
 8016096:	bd10      	pop	{r4, pc}
 8016098:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801609c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80160a0:	e7f7      	b.n	8016092 <memmove+0x24>

080160a2 <_realloc_r>:
 80160a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160a4:	4607      	mov	r7, r0
 80160a6:	4614      	mov	r4, r2
 80160a8:	460e      	mov	r6, r1
 80160aa:	b921      	cbnz	r1, 80160b6 <_realloc_r+0x14>
 80160ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80160b0:	4611      	mov	r1, r2
 80160b2:	f7fc ba2f 	b.w	8012514 <_malloc_r>
 80160b6:	b922      	cbnz	r2, 80160c2 <_realloc_r+0x20>
 80160b8:	f7fc f9dc 	bl	8012474 <_free_r>
 80160bc:	4625      	mov	r5, r4
 80160be:	4628      	mov	r0, r5
 80160c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80160c2:	f000 fc51 	bl	8016968 <_malloc_usable_size_r>
 80160c6:	42a0      	cmp	r0, r4
 80160c8:	d20f      	bcs.n	80160ea <_realloc_r+0x48>
 80160ca:	4621      	mov	r1, r4
 80160cc:	4638      	mov	r0, r7
 80160ce:	f7fc fa21 	bl	8012514 <_malloc_r>
 80160d2:	4605      	mov	r5, r0
 80160d4:	2800      	cmp	r0, #0
 80160d6:	d0f2      	beq.n	80160be <_realloc_r+0x1c>
 80160d8:	4631      	mov	r1, r6
 80160da:	4622      	mov	r2, r4
 80160dc:	f7fc f9b4 	bl	8012448 <memcpy>
 80160e0:	4631      	mov	r1, r6
 80160e2:	4638      	mov	r0, r7
 80160e4:	f7fc f9c6 	bl	8012474 <_free_r>
 80160e8:	e7e9      	b.n	80160be <_realloc_r+0x1c>
 80160ea:	4635      	mov	r5, r6
 80160ec:	e7e7      	b.n	80160be <_realloc_r+0x1c>

080160ee <__sfputc_r>:
 80160ee:	6893      	ldr	r3, [r2, #8]
 80160f0:	3b01      	subs	r3, #1
 80160f2:	2b00      	cmp	r3, #0
 80160f4:	b410      	push	{r4}
 80160f6:	6093      	str	r3, [r2, #8]
 80160f8:	da08      	bge.n	801610c <__sfputc_r+0x1e>
 80160fa:	6994      	ldr	r4, [r2, #24]
 80160fc:	42a3      	cmp	r3, r4
 80160fe:	db01      	blt.n	8016104 <__sfputc_r+0x16>
 8016100:	290a      	cmp	r1, #10
 8016102:	d103      	bne.n	801610c <__sfputc_r+0x1e>
 8016104:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016108:	f000 b94a 	b.w	80163a0 <__swbuf_r>
 801610c:	6813      	ldr	r3, [r2, #0]
 801610e:	1c58      	adds	r0, r3, #1
 8016110:	6010      	str	r0, [r2, #0]
 8016112:	7019      	strb	r1, [r3, #0]
 8016114:	4608      	mov	r0, r1
 8016116:	f85d 4b04 	ldr.w	r4, [sp], #4
 801611a:	4770      	bx	lr

0801611c <__sfputs_r>:
 801611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801611e:	4606      	mov	r6, r0
 8016120:	460f      	mov	r7, r1
 8016122:	4614      	mov	r4, r2
 8016124:	18d5      	adds	r5, r2, r3
 8016126:	42ac      	cmp	r4, r5
 8016128:	d101      	bne.n	801612e <__sfputs_r+0x12>
 801612a:	2000      	movs	r0, #0
 801612c:	e007      	b.n	801613e <__sfputs_r+0x22>
 801612e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016132:	463a      	mov	r2, r7
 8016134:	4630      	mov	r0, r6
 8016136:	f7ff ffda 	bl	80160ee <__sfputc_r>
 801613a:	1c43      	adds	r3, r0, #1
 801613c:	d1f3      	bne.n	8016126 <__sfputs_r+0xa>
 801613e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016140 <_vfiprintf_r>:
 8016140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016144:	460d      	mov	r5, r1
 8016146:	b09d      	sub	sp, #116	; 0x74
 8016148:	4614      	mov	r4, r2
 801614a:	4698      	mov	r8, r3
 801614c:	4606      	mov	r6, r0
 801614e:	b118      	cbz	r0, 8016158 <_vfiprintf_r+0x18>
 8016150:	6983      	ldr	r3, [r0, #24]
 8016152:	b90b      	cbnz	r3, 8016158 <_vfiprintf_r+0x18>
 8016154:	f000 fb06 	bl	8016764 <__sinit>
 8016158:	4b89      	ldr	r3, [pc, #548]	; (8016380 <_vfiprintf_r+0x240>)
 801615a:	429d      	cmp	r5, r3
 801615c:	d11b      	bne.n	8016196 <_vfiprintf_r+0x56>
 801615e:	6875      	ldr	r5, [r6, #4]
 8016160:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016162:	07d9      	lsls	r1, r3, #31
 8016164:	d405      	bmi.n	8016172 <_vfiprintf_r+0x32>
 8016166:	89ab      	ldrh	r3, [r5, #12]
 8016168:	059a      	lsls	r2, r3, #22
 801616a:	d402      	bmi.n	8016172 <_vfiprintf_r+0x32>
 801616c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801616e:	f7ff ff7c 	bl	801606a <__retarget_lock_acquire_recursive>
 8016172:	89ab      	ldrh	r3, [r5, #12]
 8016174:	071b      	lsls	r3, r3, #28
 8016176:	d501      	bpl.n	801617c <_vfiprintf_r+0x3c>
 8016178:	692b      	ldr	r3, [r5, #16]
 801617a:	b9eb      	cbnz	r3, 80161b8 <_vfiprintf_r+0x78>
 801617c:	4629      	mov	r1, r5
 801617e:	4630      	mov	r0, r6
 8016180:	f000 f960 	bl	8016444 <__swsetup_r>
 8016184:	b1c0      	cbz	r0, 80161b8 <_vfiprintf_r+0x78>
 8016186:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016188:	07dc      	lsls	r4, r3, #31
 801618a:	d50e      	bpl.n	80161aa <_vfiprintf_r+0x6a>
 801618c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016190:	b01d      	add	sp, #116	; 0x74
 8016192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016196:	4b7b      	ldr	r3, [pc, #492]	; (8016384 <_vfiprintf_r+0x244>)
 8016198:	429d      	cmp	r5, r3
 801619a:	d101      	bne.n	80161a0 <_vfiprintf_r+0x60>
 801619c:	68b5      	ldr	r5, [r6, #8]
 801619e:	e7df      	b.n	8016160 <_vfiprintf_r+0x20>
 80161a0:	4b79      	ldr	r3, [pc, #484]	; (8016388 <_vfiprintf_r+0x248>)
 80161a2:	429d      	cmp	r5, r3
 80161a4:	bf08      	it	eq
 80161a6:	68f5      	ldreq	r5, [r6, #12]
 80161a8:	e7da      	b.n	8016160 <_vfiprintf_r+0x20>
 80161aa:	89ab      	ldrh	r3, [r5, #12]
 80161ac:	0598      	lsls	r0, r3, #22
 80161ae:	d4ed      	bmi.n	801618c <_vfiprintf_r+0x4c>
 80161b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80161b2:	f7ff ff5b 	bl	801606c <__retarget_lock_release_recursive>
 80161b6:	e7e9      	b.n	801618c <_vfiprintf_r+0x4c>
 80161b8:	2300      	movs	r3, #0
 80161ba:	9309      	str	r3, [sp, #36]	; 0x24
 80161bc:	2320      	movs	r3, #32
 80161be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80161c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80161c6:	2330      	movs	r3, #48	; 0x30
 80161c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801638c <_vfiprintf_r+0x24c>
 80161cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80161d0:	f04f 0901 	mov.w	r9, #1
 80161d4:	4623      	mov	r3, r4
 80161d6:	469a      	mov	sl, r3
 80161d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80161dc:	b10a      	cbz	r2, 80161e2 <_vfiprintf_r+0xa2>
 80161de:	2a25      	cmp	r2, #37	; 0x25
 80161e0:	d1f9      	bne.n	80161d6 <_vfiprintf_r+0x96>
 80161e2:	ebba 0b04 	subs.w	fp, sl, r4
 80161e6:	d00b      	beq.n	8016200 <_vfiprintf_r+0xc0>
 80161e8:	465b      	mov	r3, fp
 80161ea:	4622      	mov	r2, r4
 80161ec:	4629      	mov	r1, r5
 80161ee:	4630      	mov	r0, r6
 80161f0:	f7ff ff94 	bl	801611c <__sfputs_r>
 80161f4:	3001      	adds	r0, #1
 80161f6:	f000 80aa 	beq.w	801634e <_vfiprintf_r+0x20e>
 80161fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80161fc:	445a      	add	r2, fp
 80161fe:	9209      	str	r2, [sp, #36]	; 0x24
 8016200:	f89a 3000 	ldrb.w	r3, [sl]
 8016204:	2b00      	cmp	r3, #0
 8016206:	f000 80a2 	beq.w	801634e <_vfiprintf_r+0x20e>
 801620a:	2300      	movs	r3, #0
 801620c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016210:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016214:	f10a 0a01 	add.w	sl, sl, #1
 8016218:	9304      	str	r3, [sp, #16]
 801621a:	9307      	str	r3, [sp, #28]
 801621c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016220:	931a      	str	r3, [sp, #104]	; 0x68
 8016222:	4654      	mov	r4, sl
 8016224:	2205      	movs	r2, #5
 8016226:	f814 1b01 	ldrb.w	r1, [r4], #1
 801622a:	4858      	ldr	r0, [pc, #352]	; (801638c <_vfiprintf_r+0x24c>)
 801622c:	f7ea f878 	bl	8000320 <memchr>
 8016230:	9a04      	ldr	r2, [sp, #16]
 8016232:	b9d8      	cbnz	r0, 801626c <_vfiprintf_r+0x12c>
 8016234:	06d1      	lsls	r1, r2, #27
 8016236:	bf44      	itt	mi
 8016238:	2320      	movmi	r3, #32
 801623a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801623e:	0713      	lsls	r3, r2, #28
 8016240:	bf44      	itt	mi
 8016242:	232b      	movmi	r3, #43	; 0x2b
 8016244:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016248:	f89a 3000 	ldrb.w	r3, [sl]
 801624c:	2b2a      	cmp	r3, #42	; 0x2a
 801624e:	d015      	beq.n	801627c <_vfiprintf_r+0x13c>
 8016250:	9a07      	ldr	r2, [sp, #28]
 8016252:	4654      	mov	r4, sl
 8016254:	2000      	movs	r0, #0
 8016256:	f04f 0c0a 	mov.w	ip, #10
 801625a:	4621      	mov	r1, r4
 801625c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016260:	3b30      	subs	r3, #48	; 0x30
 8016262:	2b09      	cmp	r3, #9
 8016264:	d94e      	bls.n	8016304 <_vfiprintf_r+0x1c4>
 8016266:	b1b0      	cbz	r0, 8016296 <_vfiprintf_r+0x156>
 8016268:	9207      	str	r2, [sp, #28]
 801626a:	e014      	b.n	8016296 <_vfiprintf_r+0x156>
 801626c:	eba0 0308 	sub.w	r3, r0, r8
 8016270:	fa09 f303 	lsl.w	r3, r9, r3
 8016274:	4313      	orrs	r3, r2
 8016276:	9304      	str	r3, [sp, #16]
 8016278:	46a2      	mov	sl, r4
 801627a:	e7d2      	b.n	8016222 <_vfiprintf_r+0xe2>
 801627c:	9b03      	ldr	r3, [sp, #12]
 801627e:	1d19      	adds	r1, r3, #4
 8016280:	681b      	ldr	r3, [r3, #0]
 8016282:	9103      	str	r1, [sp, #12]
 8016284:	2b00      	cmp	r3, #0
 8016286:	bfbb      	ittet	lt
 8016288:	425b      	neglt	r3, r3
 801628a:	f042 0202 	orrlt.w	r2, r2, #2
 801628e:	9307      	strge	r3, [sp, #28]
 8016290:	9307      	strlt	r3, [sp, #28]
 8016292:	bfb8      	it	lt
 8016294:	9204      	strlt	r2, [sp, #16]
 8016296:	7823      	ldrb	r3, [r4, #0]
 8016298:	2b2e      	cmp	r3, #46	; 0x2e
 801629a:	d10c      	bne.n	80162b6 <_vfiprintf_r+0x176>
 801629c:	7863      	ldrb	r3, [r4, #1]
 801629e:	2b2a      	cmp	r3, #42	; 0x2a
 80162a0:	d135      	bne.n	801630e <_vfiprintf_r+0x1ce>
 80162a2:	9b03      	ldr	r3, [sp, #12]
 80162a4:	1d1a      	adds	r2, r3, #4
 80162a6:	681b      	ldr	r3, [r3, #0]
 80162a8:	9203      	str	r2, [sp, #12]
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	bfb8      	it	lt
 80162ae:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80162b2:	3402      	adds	r4, #2
 80162b4:	9305      	str	r3, [sp, #20]
 80162b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801639c <_vfiprintf_r+0x25c>
 80162ba:	7821      	ldrb	r1, [r4, #0]
 80162bc:	2203      	movs	r2, #3
 80162be:	4650      	mov	r0, sl
 80162c0:	f7ea f82e 	bl	8000320 <memchr>
 80162c4:	b140      	cbz	r0, 80162d8 <_vfiprintf_r+0x198>
 80162c6:	2340      	movs	r3, #64	; 0x40
 80162c8:	eba0 000a 	sub.w	r0, r0, sl
 80162cc:	fa03 f000 	lsl.w	r0, r3, r0
 80162d0:	9b04      	ldr	r3, [sp, #16]
 80162d2:	4303      	orrs	r3, r0
 80162d4:	3401      	adds	r4, #1
 80162d6:	9304      	str	r3, [sp, #16]
 80162d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80162dc:	482c      	ldr	r0, [pc, #176]	; (8016390 <_vfiprintf_r+0x250>)
 80162de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80162e2:	2206      	movs	r2, #6
 80162e4:	f7ea f81c 	bl	8000320 <memchr>
 80162e8:	2800      	cmp	r0, #0
 80162ea:	d03f      	beq.n	801636c <_vfiprintf_r+0x22c>
 80162ec:	4b29      	ldr	r3, [pc, #164]	; (8016394 <_vfiprintf_r+0x254>)
 80162ee:	bb1b      	cbnz	r3, 8016338 <_vfiprintf_r+0x1f8>
 80162f0:	9b03      	ldr	r3, [sp, #12]
 80162f2:	3307      	adds	r3, #7
 80162f4:	f023 0307 	bic.w	r3, r3, #7
 80162f8:	3308      	adds	r3, #8
 80162fa:	9303      	str	r3, [sp, #12]
 80162fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80162fe:	443b      	add	r3, r7
 8016300:	9309      	str	r3, [sp, #36]	; 0x24
 8016302:	e767      	b.n	80161d4 <_vfiprintf_r+0x94>
 8016304:	fb0c 3202 	mla	r2, ip, r2, r3
 8016308:	460c      	mov	r4, r1
 801630a:	2001      	movs	r0, #1
 801630c:	e7a5      	b.n	801625a <_vfiprintf_r+0x11a>
 801630e:	2300      	movs	r3, #0
 8016310:	3401      	adds	r4, #1
 8016312:	9305      	str	r3, [sp, #20]
 8016314:	4619      	mov	r1, r3
 8016316:	f04f 0c0a 	mov.w	ip, #10
 801631a:	4620      	mov	r0, r4
 801631c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016320:	3a30      	subs	r2, #48	; 0x30
 8016322:	2a09      	cmp	r2, #9
 8016324:	d903      	bls.n	801632e <_vfiprintf_r+0x1ee>
 8016326:	2b00      	cmp	r3, #0
 8016328:	d0c5      	beq.n	80162b6 <_vfiprintf_r+0x176>
 801632a:	9105      	str	r1, [sp, #20]
 801632c:	e7c3      	b.n	80162b6 <_vfiprintf_r+0x176>
 801632e:	fb0c 2101 	mla	r1, ip, r1, r2
 8016332:	4604      	mov	r4, r0
 8016334:	2301      	movs	r3, #1
 8016336:	e7f0      	b.n	801631a <_vfiprintf_r+0x1da>
 8016338:	ab03      	add	r3, sp, #12
 801633a:	9300      	str	r3, [sp, #0]
 801633c:	462a      	mov	r2, r5
 801633e:	4b16      	ldr	r3, [pc, #88]	; (8016398 <_vfiprintf_r+0x258>)
 8016340:	a904      	add	r1, sp, #16
 8016342:	4630      	mov	r0, r6
 8016344:	f7fc f9d0 	bl	80126e8 <_printf_float>
 8016348:	4607      	mov	r7, r0
 801634a:	1c78      	adds	r0, r7, #1
 801634c:	d1d6      	bne.n	80162fc <_vfiprintf_r+0x1bc>
 801634e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016350:	07d9      	lsls	r1, r3, #31
 8016352:	d405      	bmi.n	8016360 <_vfiprintf_r+0x220>
 8016354:	89ab      	ldrh	r3, [r5, #12]
 8016356:	059a      	lsls	r2, r3, #22
 8016358:	d402      	bmi.n	8016360 <_vfiprintf_r+0x220>
 801635a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801635c:	f7ff fe86 	bl	801606c <__retarget_lock_release_recursive>
 8016360:	89ab      	ldrh	r3, [r5, #12]
 8016362:	065b      	lsls	r3, r3, #25
 8016364:	f53f af12 	bmi.w	801618c <_vfiprintf_r+0x4c>
 8016368:	9809      	ldr	r0, [sp, #36]	; 0x24
 801636a:	e711      	b.n	8016190 <_vfiprintf_r+0x50>
 801636c:	ab03      	add	r3, sp, #12
 801636e:	9300      	str	r3, [sp, #0]
 8016370:	462a      	mov	r2, r5
 8016372:	4b09      	ldr	r3, [pc, #36]	; (8016398 <_vfiprintf_r+0x258>)
 8016374:	a904      	add	r1, sp, #16
 8016376:	4630      	mov	r0, r6
 8016378:	f7fc fc42 	bl	8012c00 <_printf_i>
 801637c:	e7e4      	b.n	8016348 <_vfiprintf_r+0x208>
 801637e:	bf00      	nop
 8016380:	08017124 	.word	0x08017124
 8016384:	08017144 	.word	0x08017144
 8016388:	08017104 	.word	0x08017104
 801638c:	080170b4 	.word	0x080170b4
 8016390:	080170be 	.word	0x080170be
 8016394:	080126e9 	.word	0x080126e9
 8016398:	0801611d 	.word	0x0801611d
 801639c:	080170ba 	.word	0x080170ba

080163a0 <__swbuf_r>:
 80163a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80163a2:	460e      	mov	r6, r1
 80163a4:	4614      	mov	r4, r2
 80163a6:	4605      	mov	r5, r0
 80163a8:	b118      	cbz	r0, 80163b2 <__swbuf_r+0x12>
 80163aa:	6983      	ldr	r3, [r0, #24]
 80163ac:	b90b      	cbnz	r3, 80163b2 <__swbuf_r+0x12>
 80163ae:	f000 f9d9 	bl	8016764 <__sinit>
 80163b2:	4b21      	ldr	r3, [pc, #132]	; (8016438 <__swbuf_r+0x98>)
 80163b4:	429c      	cmp	r4, r3
 80163b6:	d12b      	bne.n	8016410 <__swbuf_r+0x70>
 80163b8:	686c      	ldr	r4, [r5, #4]
 80163ba:	69a3      	ldr	r3, [r4, #24]
 80163bc:	60a3      	str	r3, [r4, #8]
 80163be:	89a3      	ldrh	r3, [r4, #12]
 80163c0:	071a      	lsls	r2, r3, #28
 80163c2:	d52f      	bpl.n	8016424 <__swbuf_r+0x84>
 80163c4:	6923      	ldr	r3, [r4, #16]
 80163c6:	b36b      	cbz	r3, 8016424 <__swbuf_r+0x84>
 80163c8:	6923      	ldr	r3, [r4, #16]
 80163ca:	6820      	ldr	r0, [r4, #0]
 80163cc:	1ac0      	subs	r0, r0, r3
 80163ce:	6963      	ldr	r3, [r4, #20]
 80163d0:	b2f6      	uxtb	r6, r6
 80163d2:	4283      	cmp	r3, r0
 80163d4:	4637      	mov	r7, r6
 80163d6:	dc04      	bgt.n	80163e2 <__swbuf_r+0x42>
 80163d8:	4621      	mov	r1, r4
 80163da:	4628      	mov	r0, r5
 80163dc:	f000 f92e 	bl	801663c <_fflush_r>
 80163e0:	bb30      	cbnz	r0, 8016430 <__swbuf_r+0x90>
 80163e2:	68a3      	ldr	r3, [r4, #8]
 80163e4:	3b01      	subs	r3, #1
 80163e6:	60a3      	str	r3, [r4, #8]
 80163e8:	6823      	ldr	r3, [r4, #0]
 80163ea:	1c5a      	adds	r2, r3, #1
 80163ec:	6022      	str	r2, [r4, #0]
 80163ee:	701e      	strb	r6, [r3, #0]
 80163f0:	6963      	ldr	r3, [r4, #20]
 80163f2:	3001      	adds	r0, #1
 80163f4:	4283      	cmp	r3, r0
 80163f6:	d004      	beq.n	8016402 <__swbuf_r+0x62>
 80163f8:	89a3      	ldrh	r3, [r4, #12]
 80163fa:	07db      	lsls	r3, r3, #31
 80163fc:	d506      	bpl.n	801640c <__swbuf_r+0x6c>
 80163fe:	2e0a      	cmp	r6, #10
 8016400:	d104      	bne.n	801640c <__swbuf_r+0x6c>
 8016402:	4621      	mov	r1, r4
 8016404:	4628      	mov	r0, r5
 8016406:	f000 f919 	bl	801663c <_fflush_r>
 801640a:	b988      	cbnz	r0, 8016430 <__swbuf_r+0x90>
 801640c:	4638      	mov	r0, r7
 801640e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016410:	4b0a      	ldr	r3, [pc, #40]	; (801643c <__swbuf_r+0x9c>)
 8016412:	429c      	cmp	r4, r3
 8016414:	d101      	bne.n	801641a <__swbuf_r+0x7a>
 8016416:	68ac      	ldr	r4, [r5, #8]
 8016418:	e7cf      	b.n	80163ba <__swbuf_r+0x1a>
 801641a:	4b09      	ldr	r3, [pc, #36]	; (8016440 <__swbuf_r+0xa0>)
 801641c:	429c      	cmp	r4, r3
 801641e:	bf08      	it	eq
 8016420:	68ec      	ldreq	r4, [r5, #12]
 8016422:	e7ca      	b.n	80163ba <__swbuf_r+0x1a>
 8016424:	4621      	mov	r1, r4
 8016426:	4628      	mov	r0, r5
 8016428:	f000 f80c 	bl	8016444 <__swsetup_r>
 801642c:	2800      	cmp	r0, #0
 801642e:	d0cb      	beq.n	80163c8 <__swbuf_r+0x28>
 8016430:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8016434:	e7ea      	b.n	801640c <__swbuf_r+0x6c>
 8016436:	bf00      	nop
 8016438:	08017124 	.word	0x08017124
 801643c:	08017144 	.word	0x08017144
 8016440:	08017104 	.word	0x08017104

08016444 <__swsetup_r>:
 8016444:	4b32      	ldr	r3, [pc, #200]	; (8016510 <__swsetup_r+0xcc>)
 8016446:	b570      	push	{r4, r5, r6, lr}
 8016448:	681d      	ldr	r5, [r3, #0]
 801644a:	4606      	mov	r6, r0
 801644c:	460c      	mov	r4, r1
 801644e:	b125      	cbz	r5, 801645a <__swsetup_r+0x16>
 8016450:	69ab      	ldr	r3, [r5, #24]
 8016452:	b913      	cbnz	r3, 801645a <__swsetup_r+0x16>
 8016454:	4628      	mov	r0, r5
 8016456:	f000 f985 	bl	8016764 <__sinit>
 801645a:	4b2e      	ldr	r3, [pc, #184]	; (8016514 <__swsetup_r+0xd0>)
 801645c:	429c      	cmp	r4, r3
 801645e:	d10f      	bne.n	8016480 <__swsetup_r+0x3c>
 8016460:	686c      	ldr	r4, [r5, #4]
 8016462:	89a3      	ldrh	r3, [r4, #12]
 8016464:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8016468:	0719      	lsls	r1, r3, #28
 801646a:	d42c      	bmi.n	80164c6 <__swsetup_r+0x82>
 801646c:	06dd      	lsls	r5, r3, #27
 801646e:	d411      	bmi.n	8016494 <__swsetup_r+0x50>
 8016470:	2309      	movs	r3, #9
 8016472:	6033      	str	r3, [r6, #0]
 8016474:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8016478:	81a3      	strh	r3, [r4, #12]
 801647a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801647e:	e03e      	b.n	80164fe <__swsetup_r+0xba>
 8016480:	4b25      	ldr	r3, [pc, #148]	; (8016518 <__swsetup_r+0xd4>)
 8016482:	429c      	cmp	r4, r3
 8016484:	d101      	bne.n	801648a <__swsetup_r+0x46>
 8016486:	68ac      	ldr	r4, [r5, #8]
 8016488:	e7eb      	b.n	8016462 <__swsetup_r+0x1e>
 801648a:	4b24      	ldr	r3, [pc, #144]	; (801651c <__swsetup_r+0xd8>)
 801648c:	429c      	cmp	r4, r3
 801648e:	bf08      	it	eq
 8016490:	68ec      	ldreq	r4, [r5, #12]
 8016492:	e7e6      	b.n	8016462 <__swsetup_r+0x1e>
 8016494:	0758      	lsls	r0, r3, #29
 8016496:	d512      	bpl.n	80164be <__swsetup_r+0x7a>
 8016498:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801649a:	b141      	cbz	r1, 80164ae <__swsetup_r+0x6a>
 801649c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80164a0:	4299      	cmp	r1, r3
 80164a2:	d002      	beq.n	80164aa <__swsetup_r+0x66>
 80164a4:	4630      	mov	r0, r6
 80164a6:	f7fb ffe5 	bl	8012474 <_free_r>
 80164aa:	2300      	movs	r3, #0
 80164ac:	6363      	str	r3, [r4, #52]	; 0x34
 80164ae:	89a3      	ldrh	r3, [r4, #12]
 80164b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80164b4:	81a3      	strh	r3, [r4, #12]
 80164b6:	2300      	movs	r3, #0
 80164b8:	6063      	str	r3, [r4, #4]
 80164ba:	6923      	ldr	r3, [r4, #16]
 80164bc:	6023      	str	r3, [r4, #0]
 80164be:	89a3      	ldrh	r3, [r4, #12]
 80164c0:	f043 0308 	orr.w	r3, r3, #8
 80164c4:	81a3      	strh	r3, [r4, #12]
 80164c6:	6923      	ldr	r3, [r4, #16]
 80164c8:	b94b      	cbnz	r3, 80164de <__swsetup_r+0x9a>
 80164ca:	89a3      	ldrh	r3, [r4, #12]
 80164cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80164d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80164d4:	d003      	beq.n	80164de <__swsetup_r+0x9a>
 80164d6:	4621      	mov	r1, r4
 80164d8:	4630      	mov	r0, r6
 80164da:	f000 fa05 	bl	80168e8 <__smakebuf_r>
 80164de:	89a0      	ldrh	r0, [r4, #12]
 80164e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80164e4:	f010 0301 	ands.w	r3, r0, #1
 80164e8:	d00a      	beq.n	8016500 <__swsetup_r+0xbc>
 80164ea:	2300      	movs	r3, #0
 80164ec:	60a3      	str	r3, [r4, #8]
 80164ee:	6963      	ldr	r3, [r4, #20]
 80164f0:	425b      	negs	r3, r3
 80164f2:	61a3      	str	r3, [r4, #24]
 80164f4:	6923      	ldr	r3, [r4, #16]
 80164f6:	b943      	cbnz	r3, 801650a <__swsetup_r+0xc6>
 80164f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80164fc:	d1ba      	bne.n	8016474 <__swsetup_r+0x30>
 80164fe:	bd70      	pop	{r4, r5, r6, pc}
 8016500:	0781      	lsls	r1, r0, #30
 8016502:	bf58      	it	pl
 8016504:	6963      	ldrpl	r3, [r4, #20]
 8016506:	60a3      	str	r3, [r4, #8]
 8016508:	e7f4      	b.n	80164f4 <__swsetup_r+0xb0>
 801650a:	2000      	movs	r0, #0
 801650c:	e7f7      	b.n	80164fe <__swsetup_r+0xba>
 801650e:	bf00      	nop
 8016510:	24000158 	.word	0x24000158
 8016514:	08017124 	.word	0x08017124
 8016518:	08017144 	.word	0x08017144
 801651c:	08017104 	.word	0x08017104

08016520 <abort>:
 8016520:	b508      	push	{r3, lr}
 8016522:	2006      	movs	r0, #6
 8016524:	f000 fa50 	bl	80169c8 <raise>
 8016528:	2001      	movs	r0, #1
 801652a:	f7ee fbb5 	bl	8004c98 <_exit>
	...

08016530 <__sflush_r>:
 8016530:	898a      	ldrh	r2, [r1, #12]
 8016532:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016536:	4605      	mov	r5, r0
 8016538:	0710      	lsls	r0, r2, #28
 801653a:	460c      	mov	r4, r1
 801653c:	d458      	bmi.n	80165f0 <__sflush_r+0xc0>
 801653e:	684b      	ldr	r3, [r1, #4]
 8016540:	2b00      	cmp	r3, #0
 8016542:	dc05      	bgt.n	8016550 <__sflush_r+0x20>
 8016544:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016546:	2b00      	cmp	r3, #0
 8016548:	dc02      	bgt.n	8016550 <__sflush_r+0x20>
 801654a:	2000      	movs	r0, #0
 801654c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016550:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016552:	2e00      	cmp	r6, #0
 8016554:	d0f9      	beq.n	801654a <__sflush_r+0x1a>
 8016556:	2300      	movs	r3, #0
 8016558:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801655c:	682f      	ldr	r7, [r5, #0]
 801655e:	602b      	str	r3, [r5, #0]
 8016560:	d032      	beq.n	80165c8 <__sflush_r+0x98>
 8016562:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016564:	89a3      	ldrh	r3, [r4, #12]
 8016566:	075a      	lsls	r2, r3, #29
 8016568:	d505      	bpl.n	8016576 <__sflush_r+0x46>
 801656a:	6863      	ldr	r3, [r4, #4]
 801656c:	1ac0      	subs	r0, r0, r3
 801656e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016570:	b10b      	cbz	r3, 8016576 <__sflush_r+0x46>
 8016572:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016574:	1ac0      	subs	r0, r0, r3
 8016576:	2300      	movs	r3, #0
 8016578:	4602      	mov	r2, r0
 801657a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801657c:	6a21      	ldr	r1, [r4, #32]
 801657e:	4628      	mov	r0, r5
 8016580:	47b0      	blx	r6
 8016582:	1c43      	adds	r3, r0, #1
 8016584:	89a3      	ldrh	r3, [r4, #12]
 8016586:	d106      	bne.n	8016596 <__sflush_r+0x66>
 8016588:	6829      	ldr	r1, [r5, #0]
 801658a:	291d      	cmp	r1, #29
 801658c:	d82c      	bhi.n	80165e8 <__sflush_r+0xb8>
 801658e:	4a2a      	ldr	r2, [pc, #168]	; (8016638 <__sflush_r+0x108>)
 8016590:	40ca      	lsrs	r2, r1
 8016592:	07d6      	lsls	r6, r2, #31
 8016594:	d528      	bpl.n	80165e8 <__sflush_r+0xb8>
 8016596:	2200      	movs	r2, #0
 8016598:	6062      	str	r2, [r4, #4]
 801659a:	04d9      	lsls	r1, r3, #19
 801659c:	6922      	ldr	r2, [r4, #16]
 801659e:	6022      	str	r2, [r4, #0]
 80165a0:	d504      	bpl.n	80165ac <__sflush_r+0x7c>
 80165a2:	1c42      	adds	r2, r0, #1
 80165a4:	d101      	bne.n	80165aa <__sflush_r+0x7a>
 80165a6:	682b      	ldr	r3, [r5, #0]
 80165a8:	b903      	cbnz	r3, 80165ac <__sflush_r+0x7c>
 80165aa:	6560      	str	r0, [r4, #84]	; 0x54
 80165ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80165ae:	602f      	str	r7, [r5, #0]
 80165b0:	2900      	cmp	r1, #0
 80165b2:	d0ca      	beq.n	801654a <__sflush_r+0x1a>
 80165b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80165b8:	4299      	cmp	r1, r3
 80165ba:	d002      	beq.n	80165c2 <__sflush_r+0x92>
 80165bc:	4628      	mov	r0, r5
 80165be:	f7fb ff59 	bl	8012474 <_free_r>
 80165c2:	2000      	movs	r0, #0
 80165c4:	6360      	str	r0, [r4, #52]	; 0x34
 80165c6:	e7c1      	b.n	801654c <__sflush_r+0x1c>
 80165c8:	6a21      	ldr	r1, [r4, #32]
 80165ca:	2301      	movs	r3, #1
 80165cc:	4628      	mov	r0, r5
 80165ce:	47b0      	blx	r6
 80165d0:	1c41      	adds	r1, r0, #1
 80165d2:	d1c7      	bne.n	8016564 <__sflush_r+0x34>
 80165d4:	682b      	ldr	r3, [r5, #0]
 80165d6:	2b00      	cmp	r3, #0
 80165d8:	d0c4      	beq.n	8016564 <__sflush_r+0x34>
 80165da:	2b1d      	cmp	r3, #29
 80165dc:	d001      	beq.n	80165e2 <__sflush_r+0xb2>
 80165de:	2b16      	cmp	r3, #22
 80165e0:	d101      	bne.n	80165e6 <__sflush_r+0xb6>
 80165e2:	602f      	str	r7, [r5, #0]
 80165e4:	e7b1      	b.n	801654a <__sflush_r+0x1a>
 80165e6:	89a3      	ldrh	r3, [r4, #12]
 80165e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80165ec:	81a3      	strh	r3, [r4, #12]
 80165ee:	e7ad      	b.n	801654c <__sflush_r+0x1c>
 80165f0:	690f      	ldr	r7, [r1, #16]
 80165f2:	2f00      	cmp	r7, #0
 80165f4:	d0a9      	beq.n	801654a <__sflush_r+0x1a>
 80165f6:	0793      	lsls	r3, r2, #30
 80165f8:	680e      	ldr	r6, [r1, #0]
 80165fa:	bf08      	it	eq
 80165fc:	694b      	ldreq	r3, [r1, #20]
 80165fe:	600f      	str	r7, [r1, #0]
 8016600:	bf18      	it	ne
 8016602:	2300      	movne	r3, #0
 8016604:	eba6 0807 	sub.w	r8, r6, r7
 8016608:	608b      	str	r3, [r1, #8]
 801660a:	f1b8 0f00 	cmp.w	r8, #0
 801660e:	dd9c      	ble.n	801654a <__sflush_r+0x1a>
 8016610:	6a21      	ldr	r1, [r4, #32]
 8016612:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016614:	4643      	mov	r3, r8
 8016616:	463a      	mov	r2, r7
 8016618:	4628      	mov	r0, r5
 801661a:	47b0      	blx	r6
 801661c:	2800      	cmp	r0, #0
 801661e:	dc06      	bgt.n	801662e <__sflush_r+0xfe>
 8016620:	89a3      	ldrh	r3, [r4, #12]
 8016622:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016626:	81a3      	strh	r3, [r4, #12]
 8016628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801662c:	e78e      	b.n	801654c <__sflush_r+0x1c>
 801662e:	4407      	add	r7, r0
 8016630:	eba8 0800 	sub.w	r8, r8, r0
 8016634:	e7e9      	b.n	801660a <__sflush_r+0xda>
 8016636:	bf00      	nop
 8016638:	20400001 	.word	0x20400001

0801663c <_fflush_r>:
 801663c:	b538      	push	{r3, r4, r5, lr}
 801663e:	690b      	ldr	r3, [r1, #16]
 8016640:	4605      	mov	r5, r0
 8016642:	460c      	mov	r4, r1
 8016644:	b913      	cbnz	r3, 801664c <_fflush_r+0x10>
 8016646:	2500      	movs	r5, #0
 8016648:	4628      	mov	r0, r5
 801664a:	bd38      	pop	{r3, r4, r5, pc}
 801664c:	b118      	cbz	r0, 8016656 <_fflush_r+0x1a>
 801664e:	6983      	ldr	r3, [r0, #24]
 8016650:	b90b      	cbnz	r3, 8016656 <_fflush_r+0x1a>
 8016652:	f000 f887 	bl	8016764 <__sinit>
 8016656:	4b14      	ldr	r3, [pc, #80]	; (80166a8 <_fflush_r+0x6c>)
 8016658:	429c      	cmp	r4, r3
 801665a:	d11b      	bne.n	8016694 <_fflush_r+0x58>
 801665c:	686c      	ldr	r4, [r5, #4]
 801665e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016662:	2b00      	cmp	r3, #0
 8016664:	d0ef      	beq.n	8016646 <_fflush_r+0xa>
 8016666:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016668:	07d0      	lsls	r0, r2, #31
 801666a:	d404      	bmi.n	8016676 <_fflush_r+0x3a>
 801666c:	0599      	lsls	r1, r3, #22
 801666e:	d402      	bmi.n	8016676 <_fflush_r+0x3a>
 8016670:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016672:	f7ff fcfa 	bl	801606a <__retarget_lock_acquire_recursive>
 8016676:	4628      	mov	r0, r5
 8016678:	4621      	mov	r1, r4
 801667a:	f7ff ff59 	bl	8016530 <__sflush_r>
 801667e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016680:	07da      	lsls	r2, r3, #31
 8016682:	4605      	mov	r5, r0
 8016684:	d4e0      	bmi.n	8016648 <_fflush_r+0xc>
 8016686:	89a3      	ldrh	r3, [r4, #12]
 8016688:	059b      	lsls	r3, r3, #22
 801668a:	d4dd      	bmi.n	8016648 <_fflush_r+0xc>
 801668c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801668e:	f7ff fced 	bl	801606c <__retarget_lock_release_recursive>
 8016692:	e7d9      	b.n	8016648 <_fflush_r+0xc>
 8016694:	4b05      	ldr	r3, [pc, #20]	; (80166ac <_fflush_r+0x70>)
 8016696:	429c      	cmp	r4, r3
 8016698:	d101      	bne.n	801669e <_fflush_r+0x62>
 801669a:	68ac      	ldr	r4, [r5, #8]
 801669c:	e7df      	b.n	801665e <_fflush_r+0x22>
 801669e:	4b04      	ldr	r3, [pc, #16]	; (80166b0 <_fflush_r+0x74>)
 80166a0:	429c      	cmp	r4, r3
 80166a2:	bf08      	it	eq
 80166a4:	68ec      	ldreq	r4, [r5, #12]
 80166a6:	e7da      	b.n	801665e <_fflush_r+0x22>
 80166a8:	08017124 	.word	0x08017124
 80166ac:	08017144 	.word	0x08017144
 80166b0:	08017104 	.word	0x08017104

080166b4 <std>:
 80166b4:	2300      	movs	r3, #0
 80166b6:	b510      	push	{r4, lr}
 80166b8:	4604      	mov	r4, r0
 80166ba:	e9c0 3300 	strd	r3, r3, [r0]
 80166be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80166c2:	6083      	str	r3, [r0, #8]
 80166c4:	8181      	strh	r1, [r0, #12]
 80166c6:	6643      	str	r3, [r0, #100]	; 0x64
 80166c8:	81c2      	strh	r2, [r0, #14]
 80166ca:	6183      	str	r3, [r0, #24]
 80166cc:	4619      	mov	r1, r3
 80166ce:	2208      	movs	r2, #8
 80166d0:	305c      	adds	r0, #92	; 0x5c
 80166d2:	f7fb fec7 	bl	8012464 <memset>
 80166d6:	4b05      	ldr	r3, [pc, #20]	; (80166ec <std+0x38>)
 80166d8:	6263      	str	r3, [r4, #36]	; 0x24
 80166da:	4b05      	ldr	r3, [pc, #20]	; (80166f0 <std+0x3c>)
 80166dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80166de:	4b05      	ldr	r3, [pc, #20]	; (80166f4 <std+0x40>)
 80166e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80166e2:	4b05      	ldr	r3, [pc, #20]	; (80166f8 <std+0x44>)
 80166e4:	6224      	str	r4, [r4, #32]
 80166e6:	6323      	str	r3, [r4, #48]	; 0x30
 80166e8:	bd10      	pop	{r4, pc}
 80166ea:	bf00      	nop
 80166ec:	08016a01 	.word	0x08016a01
 80166f0:	08016a23 	.word	0x08016a23
 80166f4:	08016a5b 	.word	0x08016a5b
 80166f8:	08016a7f 	.word	0x08016a7f

080166fc <_cleanup_r>:
 80166fc:	4901      	ldr	r1, [pc, #4]	; (8016704 <_cleanup_r+0x8>)
 80166fe:	f000 b8af 	b.w	8016860 <_fwalk_reent>
 8016702:	bf00      	nop
 8016704:	0801663d 	.word	0x0801663d

08016708 <__sfmoreglue>:
 8016708:	b570      	push	{r4, r5, r6, lr}
 801670a:	1e4a      	subs	r2, r1, #1
 801670c:	2568      	movs	r5, #104	; 0x68
 801670e:	4355      	muls	r5, r2
 8016710:	460e      	mov	r6, r1
 8016712:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016716:	f7fb fefd 	bl	8012514 <_malloc_r>
 801671a:	4604      	mov	r4, r0
 801671c:	b140      	cbz	r0, 8016730 <__sfmoreglue+0x28>
 801671e:	2100      	movs	r1, #0
 8016720:	e9c0 1600 	strd	r1, r6, [r0]
 8016724:	300c      	adds	r0, #12
 8016726:	60a0      	str	r0, [r4, #8]
 8016728:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801672c:	f7fb fe9a 	bl	8012464 <memset>
 8016730:	4620      	mov	r0, r4
 8016732:	bd70      	pop	{r4, r5, r6, pc}

08016734 <__sfp_lock_acquire>:
 8016734:	4801      	ldr	r0, [pc, #4]	; (801673c <__sfp_lock_acquire+0x8>)
 8016736:	f7ff bc98 	b.w	801606a <__retarget_lock_acquire_recursive>
 801673a:	bf00      	nop
 801673c:	2404e2a0 	.word	0x2404e2a0

08016740 <__sfp_lock_release>:
 8016740:	4801      	ldr	r0, [pc, #4]	; (8016748 <__sfp_lock_release+0x8>)
 8016742:	f7ff bc93 	b.w	801606c <__retarget_lock_release_recursive>
 8016746:	bf00      	nop
 8016748:	2404e2a0 	.word	0x2404e2a0

0801674c <__sinit_lock_acquire>:
 801674c:	4801      	ldr	r0, [pc, #4]	; (8016754 <__sinit_lock_acquire+0x8>)
 801674e:	f7ff bc8c 	b.w	801606a <__retarget_lock_acquire_recursive>
 8016752:	bf00      	nop
 8016754:	2404e29b 	.word	0x2404e29b

08016758 <__sinit_lock_release>:
 8016758:	4801      	ldr	r0, [pc, #4]	; (8016760 <__sinit_lock_release+0x8>)
 801675a:	f7ff bc87 	b.w	801606c <__retarget_lock_release_recursive>
 801675e:	bf00      	nop
 8016760:	2404e29b 	.word	0x2404e29b

08016764 <__sinit>:
 8016764:	b510      	push	{r4, lr}
 8016766:	4604      	mov	r4, r0
 8016768:	f7ff fff0 	bl	801674c <__sinit_lock_acquire>
 801676c:	69a3      	ldr	r3, [r4, #24]
 801676e:	b11b      	cbz	r3, 8016778 <__sinit+0x14>
 8016770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016774:	f7ff bff0 	b.w	8016758 <__sinit_lock_release>
 8016778:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801677c:	6523      	str	r3, [r4, #80]	; 0x50
 801677e:	4b13      	ldr	r3, [pc, #76]	; (80167cc <__sinit+0x68>)
 8016780:	4a13      	ldr	r2, [pc, #76]	; (80167d0 <__sinit+0x6c>)
 8016782:	681b      	ldr	r3, [r3, #0]
 8016784:	62a2      	str	r2, [r4, #40]	; 0x28
 8016786:	42a3      	cmp	r3, r4
 8016788:	bf04      	itt	eq
 801678a:	2301      	moveq	r3, #1
 801678c:	61a3      	streq	r3, [r4, #24]
 801678e:	4620      	mov	r0, r4
 8016790:	f000 f820 	bl	80167d4 <__sfp>
 8016794:	6060      	str	r0, [r4, #4]
 8016796:	4620      	mov	r0, r4
 8016798:	f000 f81c 	bl	80167d4 <__sfp>
 801679c:	60a0      	str	r0, [r4, #8]
 801679e:	4620      	mov	r0, r4
 80167a0:	f000 f818 	bl	80167d4 <__sfp>
 80167a4:	2200      	movs	r2, #0
 80167a6:	60e0      	str	r0, [r4, #12]
 80167a8:	2104      	movs	r1, #4
 80167aa:	6860      	ldr	r0, [r4, #4]
 80167ac:	f7ff ff82 	bl	80166b4 <std>
 80167b0:	68a0      	ldr	r0, [r4, #8]
 80167b2:	2201      	movs	r2, #1
 80167b4:	2109      	movs	r1, #9
 80167b6:	f7ff ff7d 	bl	80166b4 <std>
 80167ba:	68e0      	ldr	r0, [r4, #12]
 80167bc:	2202      	movs	r2, #2
 80167be:	2112      	movs	r1, #18
 80167c0:	f7ff ff78 	bl	80166b4 <std>
 80167c4:	2301      	movs	r3, #1
 80167c6:	61a3      	str	r3, [r4, #24]
 80167c8:	e7d2      	b.n	8016770 <__sinit+0xc>
 80167ca:	bf00      	nop
 80167cc:	08016cac 	.word	0x08016cac
 80167d0:	080166fd 	.word	0x080166fd

080167d4 <__sfp>:
 80167d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167d6:	4607      	mov	r7, r0
 80167d8:	f7ff ffac 	bl	8016734 <__sfp_lock_acquire>
 80167dc:	4b1e      	ldr	r3, [pc, #120]	; (8016858 <__sfp+0x84>)
 80167de:	681e      	ldr	r6, [r3, #0]
 80167e0:	69b3      	ldr	r3, [r6, #24]
 80167e2:	b913      	cbnz	r3, 80167ea <__sfp+0x16>
 80167e4:	4630      	mov	r0, r6
 80167e6:	f7ff ffbd 	bl	8016764 <__sinit>
 80167ea:	3648      	adds	r6, #72	; 0x48
 80167ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80167f0:	3b01      	subs	r3, #1
 80167f2:	d503      	bpl.n	80167fc <__sfp+0x28>
 80167f4:	6833      	ldr	r3, [r6, #0]
 80167f6:	b30b      	cbz	r3, 801683c <__sfp+0x68>
 80167f8:	6836      	ldr	r6, [r6, #0]
 80167fa:	e7f7      	b.n	80167ec <__sfp+0x18>
 80167fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016800:	b9d5      	cbnz	r5, 8016838 <__sfp+0x64>
 8016802:	4b16      	ldr	r3, [pc, #88]	; (801685c <__sfp+0x88>)
 8016804:	60e3      	str	r3, [r4, #12]
 8016806:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801680a:	6665      	str	r5, [r4, #100]	; 0x64
 801680c:	f7ff fc2c 	bl	8016068 <__retarget_lock_init_recursive>
 8016810:	f7ff ff96 	bl	8016740 <__sfp_lock_release>
 8016814:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016818:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801681c:	6025      	str	r5, [r4, #0]
 801681e:	61a5      	str	r5, [r4, #24]
 8016820:	2208      	movs	r2, #8
 8016822:	4629      	mov	r1, r5
 8016824:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016828:	f7fb fe1c 	bl	8012464 <memset>
 801682c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016830:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016834:	4620      	mov	r0, r4
 8016836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016838:	3468      	adds	r4, #104	; 0x68
 801683a:	e7d9      	b.n	80167f0 <__sfp+0x1c>
 801683c:	2104      	movs	r1, #4
 801683e:	4638      	mov	r0, r7
 8016840:	f7ff ff62 	bl	8016708 <__sfmoreglue>
 8016844:	4604      	mov	r4, r0
 8016846:	6030      	str	r0, [r6, #0]
 8016848:	2800      	cmp	r0, #0
 801684a:	d1d5      	bne.n	80167f8 <__sfp+0x24>
 801684c:	f7ff ff78 	bl	8016740 <__sfp_lock_release>
 8016850:	230c      	movs	r3, #12
 8016852:	603b      	str	r3, [r7, #0]
 8016854:	e7ee      	b.n	8016834 <__sfp+0x60>
 8016856:	bf00      	nop
 8016858:	08016cac 	.word	0x08016cac
 801685c:	ffff0001 	.word	0xffff0001

08016860 <_fwalk_reent>:
 8016860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016864:	4606      	mov	r6, r0
 8016866:	4688      	mov	r8, r1
 8016868:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801686c:	2700      	movs	r7, #0
 801686e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016872:	f1b9 0901 	subs.w	r9, r9, #1
 8016876:	d505      	bpl.n	8016884 <_fwalk_reent+0x24>
 8016878:	6824      	ldr	r4, [r4, #0]
 801687a:	2c00      	cmp	r4, #0
 801687c:	d1f7      	bne.n	801686e <_fwalk_reent+0xe>
 801687e:	4638      	mov	r0, r7
 8016880:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016884:	89ab      	ldrh	r3, [r5, #12]
 8016886:	2b01      	cmp	r3, #1
 8016888:	d907      	bls.n	801689a <_fwalk_reent+0x3a>
 801688a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801688e:	3301      	adds	r3, #1
 8016890:	d003      	beq.n	801689a <_fwalk_reent+0x3a>
 8016892:	4629      	mov	r1, r5
 8016894:	4630      	mov	r0, r6
 8016896:	47c0      	blx	r8
 8016898:	4307      	orrs	r7, r0
 801689a:	3568      	adds	r5, #104	; 0x68
 801689c:	e7e9      	b.n	8016872 <_fwalk_reent+0x12>

0801689e <__swhatbuf_r>:
 801689e:	b570      	push	{r4, r5, r6, lr}
 80168a0:	460e      	mov	r6, r1
 80168a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80168a6:	2900      	cmp	r1, #0
 80168a8:	b096      	sub	sp, #88	; 0x58
 80168aa:	4614      	mov	r4, r2
 80168ac:	461d      	mov	r5, r3
 80168ae:	da07      	bge.n	80168c0 <__swhatbuf_r+0x22>
 80168b0:	2300      	movs	r3, #0
 80168b2:	602b      	str	r3, [r5, #0]
 80168b4:	89b3      	ldrh	r3, [r6, #12]
 80168b6:	061a      	lsls	r2, r3, #24
 80168b8:	d410      	bmi.n	80168dc <__swhatbuf_r+0x3e>
 80168ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80168be:	e00e      	b.n	80168de <__swhatbuf_r+0x40>
 80168c0:	466a      	mov	r2, sp
 80168c2:	f000 f903 	bl	8016acc <_fstat_r>
 80168c6:	2800      	cmp	r0, #0
 80168c8:	dbf2      	blt.n	80168b0 <__swhatbuf_r+0x12>
 80168ca:	9a01      	ldr	r2, [sp, #4]
 80168cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80168d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80168d4:	425a      	negs	r2, r3
 80168d6:	415a      	adcs	r2, r3
 80168d8:	602a      	str	r2, [r5, #0]
 80168da:	e7ee      	b.n	80168ba <__swhatbuf_r+0x1c>
 80168dc:	2340      	movs	r3, #64	; 0x40
 80168de:	2000      	movs	r0, #0
 80168e0:	6023      	str	r3, [r4, #0]
 80168e2:	b016      	add	sp, #88	; 0x58
 80168e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080168e8 <__smakebuf_r>:
 80168e8:	898b      	ldrh	r3, [r1, #12]
 80168ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80168ec:	079d      	lsls	r5, r3, #30
 80168ee:	4606      	mov	r6, r0
 80168f0:	460c      	mov	r4, r1
 80168f2:	d507      	bpl.n	8016904 <__smakebuf_r+0x1c>
 80168f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80168f8:	6023      	str	r3, [r4, #0]
 80168fa:	6123      	str	r3, [r4, #16]
 80168fc:	2301      	movs	r3, #1
 80168fe:	6163      	str	r3, [r4, #20]
 8016900:	b002      	add	sp, #8
 8016902:	bd70      	pop	{r4, r5, r6, pc}
 8016904:	ab01      	add	r3, sp, #4
 8016906:	466a      	mov	r2, sp
 8016908:	f7ff ffc9 	bl	801689e <__swhatbuf_r>
 801690c:	9900      	ldr	r1, [sp, #0]
 801690e:	4605      	mov	r5, r0
 8016910:	4630      	mov	r0, r6
 8016912:	f7fb fdff 	bl	8012514 <_malloc_r>
 8016916:	b948      	cbnz	r0, 801692c <__smakebuf_r+0x44>
 8016918:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801691c:	059a      	lsls	r2, r3, #22
 801691e:	d4ef      	bmi.n	8016900 <__smakebuf_r+0x18>
 8016920:	f023 0303 	bic.w	r3, r3, #3
 8016924:	f043 0302 	orr.w	r3, r3, #2
 8016928:	81a3      	strh	r3, [r4, #12]
 801692a:	e7e3      	b.n	80168f4 <__smakebuf_r+0xc>
 801692c:	4b0d      	ldr	r3, [pc, #52]	; (8016964 <__smakebuf_r+0x7c>)
 801692e:	62b3      	str	r3, [r6, #40]	; 0x28
 8016930:	89a3      	ldrh	r3, [r4, #12]
 8016932:	6020      	str	r0, [r4, #0]
 8016934:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016938:	81a3      	strh	r3, [r4, #12]
 801693a:	9b00      	ldr	r3, [sp, #0]
 801693c:	6163      	str	r3, [r4, #20]
 801693e:	9b01      	ldr	r3, [sp, #4]
 8016940:	6120      	str	r0, [r4, #16]
 8016942:	b15b      	cbz	r3, 801695c <__smakebuf_r+0x74>
 8016944:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016948:	4630      	mov	r0, r6
 801694a:	f000 f8d1 	bl	8016af0 <_isatty_r>
 801694e:	b128      	cbz	r0, 801695c <__smakebuf_r+0x74>
 8016950:	89a3      	ldrh	r3, [r4, #12]
 8016952:	f023 0303 	bic.w	r3, r3, #3
 8016956:	f043 0301 	orr.w	r3, r3, #1
 801695a:	81a3      	strh	r3, [r4, #12]
 801695c:	89a0      	ldrh	r0, [r4, #12]
 801695e:	4305      	orrs	r5, r0
 8016960:	81a5      	strh	r5, [r4, #12]
 8016962:	e7cd      	b.n	8016900 <__smakebuf_r+0x18>
 8016964:	080166fd 	.word	0x080166fd

08016968 <_malloc_usable_size_r>:
 8016968:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801696c:	1f18      	subs	r0, r3, #4
 801696e:	2b00      	cmp	r3, #0
 8016970:	bfbc      	itt	lt
 8016972:	580b      	ldrlt	r3, [r1, r0]
 8016974:	18c0      	addlt	r0, r0, r3
 8016976:	4770      	bx	lr

08016978 <_raise_r>:
 8016978:	291f      	cmp	r1, #31
 801697a:	b538      	push	{r3, r4, r5, lr}
 801697c:	4604      	mov	r4, r0
 801697e:	460d      	mov	r5, r1
 8016980:	d904      	bls.n	801698c <_raise_r+0x14>
 8016982:	2316      	movs	r3, #22
 8016984:	6003      	str	r3, [r0, #0]
 8016986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801698a:	bd38      	pop	{r3, r4, r5, pc}
 801698c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801698e:	b112      	cbz	r2, 8016996 <_raise_r+0x1e>
 8016990:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016994:	b94b      	cbnz	r3, 80169aa <_raise_r+0x32>
 8016996:	4620      	mov	r0, r4
 8016998:	f000 f830 	bl	80169fc <_getpid_r>
 801699c:	462a      	mov	r2, r5
 801699e:	4601      	mov	r1, r0
 80169a0:	4620      	mov	r0, r4
 80169a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80169a6:	f000 b817 	b.w	80169d8 <_kill_r>
 80169aa:	2b01      	cmp	r3, #1
 80169ac:	d00a      	beq.n	80169c4 <_raise_r+0x4c>
 80169ae:	1c59      	adds	r1, r3, #1
 80169b0:	d103      	bne.n	80169ba <_raise_r+0x42>
 80169b2:	2316      	movs	r3, #22
 80169b4:	6003      	str	r3, [r0, #0]
 80169b6:	2001      	movs	r0, #1
 80169b8:	e7e7      	b.n	801698a <_raise_r+0x12>
 80169ba:	2400      	movs	r4, #0
 80169bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80169c0:	4628      	mov	r0, r5
 80169c2:	4798      	blx	r3
 80169c4:	2000      	movs	r0, #0
 80169c6:	e7e0      	b.n	801698a <_raise_r+0x12>

080169c8 <raise>:
 80169c8:	4b02      	ldr	r3, [pc, #8]	; (80169d4 <raise+0xc>)
 80169ca:	4601      	mov	r1, r0
 80169cc:	6818      	ldr	r0, [r3, #0]
 80169ce:	f7ff bfd3 	b.w	8016978 <_raise_r>
 80169d2:	bf00      	nop
 80169d4:	24000158 	.word	0x24000158

080169d8 <_kill_r>:
 80169d8:	b538      	push	{r3, r4, r5, lr}
 80169da:	4d07      	ldr	r5, [pc, #28]	; (80169f8 <_kill_r+0x20>)
 80169dc:	2300      	movs	r3, #0
 80169de:	4604      	mov	r4, r0
 80169e0:	4608      	mov	r0, r1
 80169e2:	4611      	mov	r1, r2
 80169e4:	602b      	str	r3, [r5, #0]
 80169e6:	f7ee f947 	bl	8004c78 <_kill>
 80169ea:	1c43      	adds	r3, r0, #1
 80169ec:	d102      	bne.n	80169f4 <_kill_r+0x1c>
 80169ee:	682b      	ldr	r3, [r5, #0]
 80169f0:	b103      	cbz	r3, 80169f4 <_kill_r+0x1c>
 80169f2:	6023      	str	r3, [r4, #0]
 80169f4:	bd38      	pop	{r3, r4, r5, pc}
 80169f6:	bf00      	nop
 80169f8:	2404e294 	.word	0x2404e294

080169fc <_getpid_r>:
 80169fc:	f7ee b934 	b.w	8004c68 <_getpid>

08016a00 <__sread>:
 8016a00:	b510      	push	{r4, lr}
 8016a02:	460c      	mov	r4, r1
 8016a04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a08:	f000 f894 	bl	8016b34 <_read_r>
 8016a0c:	2800      	cmp	r0, #0
 8016a0e:	bfab      	itete	ge
 8016a10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016a12:	89a3      	ldrhlt	r3, [r4, #12]
 8016a14:	181b      	addge	r3, r3, r0
 8016a16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016a1a:	bfac      	ite	ge
 8016a1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8016a1e:	81a3      	strhlt	r3, [r4, #12]
 8016a20:	bd10      	pop	{r4, pc}

08016a22 <__swrite>:
 8016a22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a26:	461f      	mov	r7, r3
 8016a28:	898b      	ldrh	r3, [r1, #12]
 8016a2a:	05db      	lsls	r3, r3, #23
 8016a2c:	4605      	mov	r5, r0
 8016a2e:	460c      	mov	r4, r1
 8016a30:	4616      	mov	r6, r2
 8016a32:	d505      	bpl.n	8016a40 <__swrite+0x1e>
 8016a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a38:	2302      	movs	r3, #2
 8016a3a:	2200      	movs	r2, #0
 8016a3c:	f000 f868 	bl	8016b10 <_lseek_r>
 8016a40:	89a3      	ldrh	r3, [r4, #12]
 8016a42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016a46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016a4a:	81a3      	strh	r3, [r4, #12]
 8016a4c:	4632      	mov	r2, r6
 8016a4e:	463b      	mov	r3, r7
 8016a50:	4628      	mov	r0, r5
 8016a52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016a56:	f000 b817 	b.w	8016a88 <_write_r>

08016a5a <__sseek>:
 8016a5a:	b510      	push	{r4, lr}
 8016a5c:	460c      	mov	r4, r1
 8016a5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a62:	f000 f855 	bl	8016b10 <_lseek_r>
 8016a66:	1c43      	adds	r3, r0, #1
 8016a68:	89a3      	ldrh	r3, [r4, #12]
 8016a6a:	bf15      	itete	ne
 8016a6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8016a6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016a72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016a76:	81a3      	strheq	r3, [r4, #12]
 8016a78:	bf18      	it	ne
 8016a7a:	81a3      	strhne	r3, [r4, #12]
 8016a7c:	bd10      	pop	{r4, pc}

08016a7e <__sclose>:
 8016a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016a82:	f000 b813 	b.w	8016aac <_close_r>
	...

08016a88 <_write_r>:
 8016a88:	b538      	push	{r3, r4, r5, lr}
 8016a8a:	4d07      	ldr	r5, [pc, #28]	; (8016aa8 <_write_r+0x20>)
 8016a8c:	4604      	mov	r4, r0
 8016a8e:	4608      	mov	r0, r1
 8016a90:	4611      	mov	r1, r2
 8016a92:	2200      	movs	r2, #0
 8016a94:	602a      	str	r2, [r5, #0]
 8016a96:	461a      	mov	r2, r3
 8016a98:	f7ec fe4c 	bl	8003734 <_write>
 8016a9c:	1c43      	adds	r3, r0, #1
 8016a9e:	d102      	bne.n	8016aa6 <_write_r+0x1e>
 8016aa0:	682b      	ldr	r3, [r5, #0]
 8016aa2:	b103      	cbz	r3, 8016aa6 <_write_r+0x1e>
 8016aa4:	6023      	str	r3, [r4, #0]
 8016aa6:	bd38      	pop	{r3, r4, r5, pc}
 8016aa8:	2404e294 	.word	0x2404e294

08016aac <_close_r>:
 8016aac:	b538      	push	{r3, r4, r5, lr}
 8016aae:	4d06      	ldr	r5, [pc, #24]	; (8016ac8 <_close_r+0x1c>)
 8016ab0:	2300      	movs	r3, #0
 8016ab2:	4604      	mov	r4, r0
 8016ab4:	4608      	mov	r0, r1
 8016ab6:	602b      	str	r3, [r5, #0]
 8016ab8:	f7ee f915 	bl	8004ce6 <_close>
 8016abc:	1c43      	adds	r3, r0, #1
 8016abe:	d102      	bne.n	8016ac6 <_close_r+0x1a>
 8016ac0:	682b      	ldr	r3, [r5, #0]
 8016ac2:	b103      	cbz	r3, 8016ac6 <_close_r+0x1a>
 8016ac4:	6023      	str	r3, [r4, #0]
 8016ac6:	bd38      	pop	{r3, r4, r5, pc}
 8016ac8:	2404e294 	.word	0x2404e294

08016acc <_fstat_r>:
 8016acc:	b538      	push	{r3, r4, r5, lr}
 8016ace:	4d07      	ldr	r5, [pc, #28]	; (8016aec <_fstat_r+0x20>)
 8016ad0:	2300      	movs	r3, #0
 8016ad2:	4604      	mov	r4, r0
 8016ad4:	4608      	mov	r0, r1
 8016ad6:	4611      	mov	r1, r2
 8016ad8:	602b      	str	r3, [r5, #0]
 8016ada:	f7ee f910 	bl	8004cfe <_fstat>
 8016ade:	1c43      	adds	r3, r0, #1
 8016ae0:	d102      	bne.n	8016ae8 <_fstat_r+0x1c>
 8016ae2:	682b      	ldr	r3, [r5, #0]
 8016ae4:	b103      	cbz	r3, 8016ae8 <_fstat_r+0x1c>
 8016ae6:	6023      	str	r3, [r4, #0]
 8016ae8:	bd38      	pop	{r3, r4, r5, pc}
 8016aea:	bf00      	nop
 8016aec:	2404e294 	.word	0x2404e294

08016af0 <_isatty_r>:
 8016af0:	b538      	push	{r3, r4, r5, lr}
 8016af2:	4d06      	ldr	r5, [pc, #24]	; (8016b0c <_isatty_r+0x1c>)
 8016af4:	2300      	movs	r3, #0
 8016af6:	4604      	mov	r4, r0
 8016af8:	4608      	mov	r0, r1
 8016afa:	602b      	str	r3, [r5, #0]
 8016afc:	f7ee f90f 	bl	8004d1e <_isatty>
 8016b00:	1c43      	adds	r3, r0, #1
 8016b02:	d102      	bne.n	8016b0a <_isatty_r+0x1a>
 8016b04:	682b      	ldr	r3, [r5, #0]
 8016b06:	b103      	cbz	r3, 8016b0a <_isatty_r+0x1a>
 8016b08:	6023      	str	r3, [r4, #0]
 8016b0a:	bd38      	pop	{r3, r4, r5, pc}
 8016b0c:	2404e294 	.word	0x2404e294

08016b10 <_lseek_r>:
 8016b10:	b538      	push	{r3, r4, r5, lr}
 8016b12:	4d07      	ldr	r5, [pc, #28]	; (8016b30 <_lseek_r+0x20>)
 8016b14:	4604      	mov	r4, r0
 8016b16:	4608      	mov	r0, r1
 8016b18:	4611      	mov	r1, r2
 8016b1a:	2200      	movs	r2, #0
 8016b1c:	602a      	str	r2, [r5, #0]
 8016b1e:	461a      	mov	r2, r3
 8016b20:	f7ee f908 	bl	8004d34 <_lseek>
 8016b24:	1c43      	adds	r3, r0, #1
 8016b26:	d102      	bne.n	8016b2e <_lseek_r+0x1e>
 8016b28:	682b      	ldr	r3, [r5, #0]
 8016b2a:	b103      	cbz	r3, 8016b2e <_lseek_r+0x1e>
 8016b2c:	6023      	str	r3, [r4, #0]
 8016b2e:	bd38      	pop	{r3, r4, r5, pc}
 8016b30:	2404e294 	.word	0x2404e294

08016b34 <_read_r>:
 8016b34:	b538      	push	{r3, r4, r5, lr}
 8016b36:	4d07      	ldr	r5, [pc, #28]	; (8016b54 <_read_r+0x20>)
 8016b38:	4604      	mov	r4, r0
 8016b3a:	4608      	mov	r0, r1
 8016b3c:	4611      	mov	r1, r2
 8016b3e:	2200      	movs	r2, #0
 8016b40:	602a      	str	r2, [r5, #0]
 8016b42:	461a      	mov	r2, r3
 8016b44:	f7ee f8b2 	bl	8004cac <_read>
 8016b48:	1c43      	adds	r3, r0, #1
 8016b4a:	d102      	bne.n	8016b52 <_read_r+0x1e>
 8016b4c:	682b      	ldr	r3, [r5, #0]
 8016b4e:	b103      	cbz	r3, 8016b52 <_read_r+0x1e>
 8016b50:	6023      	str	r3, [r4, #0]
 8016b52:	bd38      	pop	{r3, r4, r5, pc}
 8016b54:	2404e294 	.word	0x2404e294

08016b58 <floor>:
 8016b58:	ee10 1a90 	vmov	r1, s1
 8016b5c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016b60:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8016b64:	2b13      	cmp	r3, #19
 8016b66:	b530      	push	{r4, r5, lr}
 8016b68:	ee10 0a10 	vmov	r0, s0
 8016b6c:	ee10 5a10 	vmov	r5, s0
 8016b70:	dc31      	bgt.n	8016bd6 <floor+0x7e>
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	da15      	bge.n	8016ba2 <floor+0x4a>
 8016b76:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8016c30 <floor+0xd8>
 8016b7a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8016b7e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8016b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b86:	dd07      	ble.n	8016b98 <floor+0x40>
 8016b88:	2900      	cmp	r1, #0
 8016b8a:	da4e      	bge.n	8016c2a <floor+0xd2>
 8016b8c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016b90:	4318      	orrs	r0, r3
 8016b92:	d001      	beq.n	8016b98 <floor+0x40>
 8016b94:	4928      	ldr	r1, [pc, #160]	; (8016c38 <floor+0xe0>)
 8016b96:	2000      	movs	r0, #0
 8016b98:	460b      	mov	r3, r1
 8016b9a:	4602      	mov	r2, r0
 8016b9c:	ec43 2b10 	vmov	d0, r2, r3
 8016ba0:	e020      	b.n	8016be4 <floor+0x8c>
 8016ba2:	4a26      	ldr	r2, [pc, #152]	; (8016c3c <floor+0xe4>)
 8016ba4:	411a      	asrs	r2, r3
 8016ba6:	ea01 0402 	and.w	r4, r1, r2
 8016baa:	4304      	orrs	r4, r0
 8016bac:	d01a      	beq.n	8016be4 <floor+0x8c>
 8016bae:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8016c30 <floor+0xd8>
 8016bb2:	ee30 0b07 	vadd.f64	d0, d0, d7
 8016bb6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8016bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016bbe:	ddeb      	ble.n	8016b98 <floor+0x40>
 8016bc0:	2900      	cmp	r1, #0
 8016bc2:	bfbe      	ittt	lt
 8016bc4:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8016bc8:	fa40 f303 	asrlt.w	r3, r0, r3
 8016bcc:	18c9      	addlt	r1, r1, r3
 8016bce:	ea21 0102 	bic.w	r1, r1, r2
 8016bd2:	2000      	movs	r0, #0
 8016bd4:	e7e0      	b.n	8016b98 <floor+0x40>
 8016bd6:	2b33      	cmp	r3, #51	; 0x33
 8016bd8:	dd05      	ble.n	8016be6 <floor+0x8e>
 8016bda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016bde:	d101      	bne.n	8016be4 <floor+0x8c>
 8016be0:	ee30 0b00 	vadd.f64	d0, d0, d0
 8016be4:	bd30      	pop	{r4, r5, pc}
 8016be6:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8016bea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016bee:	40e2      	lsrs	r2, r4
 8016bf0:	4202      	tst	r2, r0
 8016bf2:	d0f7      	beq.n	8016be4 <floor+0x8c>
 8016bf4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8016c30 <floor+0xd8>
 8016bf8:	ee30 0b07 	vadd.f64	d0, d0, d7
 8016bfc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8016c00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016c04:	ddc8      	ble.n	8016b98 <floor+0x40>
 8016c06:	2900      	cmp	r1, #0
 8016c08:	da02      	bge.n	8016c10 <floor+0xb8>
 8016c0a:	2b14      	cmp	r3, #20
 8016c0c:	d103      	bne.n	8016c16 <floor+0xbe>
 8016c0e:	3101      	adds	r1, #1
 8016c10:	ea20 0002 	bic.w	r0, r0, r2
 8016c14:	e7c0      	b.n	8016b98 <floor+0x40>
 8016c16:	2401      	movs	r4, #1
 8016c18:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8016c1c:	fa04 f303 	lsl.w	r3, r4, r3
 8016c20:	4418      	add	r0, r3
 8016c22:	42a8      	cmp	r0, r5
 8016c24:	bf38      	it	cc
 8016c26:	1909      	addcc	r1, r1, r4
 8016c28:	e7f2      	b.n	8016c10 <floor+0xb8>
 8016c2a:	2000      	movs	r0, #0
 8016c2c:	4601      	mov	r1, r0
 8016c2e:	e7b3      	b.n	8016b98 <floor+0x40>
 8016c30:	8800759c 	.word	0x8800759c
 8016c34:	7e37e43c 	.word	0x7e37e43c
 8016c38:	bff00000 	.word	0xbff00000
 8016c3c:	000fffff 	.word	0x000fffff

08016c40 <_init>:
 8016c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c42:	bf00      	nop
 8016c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c46:	bc08      	pop	{r3}
 8016c48:	469e      	mov	lr, r3
 8016c4a:	4770      	bx	lr

08016c4c <_fini>:
 8016c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c4e:	bf00      	nop
 8016c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c52:	bc08      	pop	{r3}
 8016c54:	469e      	mov	lr, r3
 8016c56:	4770      	bx	lr
