|toplevel
CLK_H_HW => ~NO_FANOUT~
RST_HW => ~NO_FANOUT~
KEY1_HW => ~NO_FANOUT~
SWITCH_HW[0] => ula:a_ula.in_A[0]
SWITCH_HW[1] => ula:a_ula.in_A[1]
SWITCH_HW[2] => ula:a_ula.in_A[2]
SWITCH_HW[3] => ula:a_ula.in_A[3]
SWITCH_HW[4] => ula:a_ula.in_B[0]
SWITCH_HW[5] => ula:a_ula.in_B[1]
SWITCH_HW[6] => ula:a_ula.in_B[2]
SWITCH_HW[7] => ula:a_ula.in_B[3]
SWITCH_HW[8] => ula:a_ula.op[0]
SWITCH_HW[9] => ula:a_ula.op[1]
LED_HW[0] << ula:a_ula.out_ULA[0]
LED_HW[1] << ula:a_ula.out_ULA[1]
LED_HW[2] << ula:a_ula.out_ULA[2]
LED_HW[3] << ula:a_ula.out_ULA[3]
LED_HW[4] << ula:a_ula.out_ULA[4]
LED_HW[5] << ula:a_ula.out_ULA[5]
LED_HW[6] << ula:a_ula.out_ULA[6]
LED_HW[7] << ula:a_ula.out_ULA[7]
LED_HW[8] << ula:a_ula.zero
LED_HW[9] << ula:a_ula.mq
HEX0_HW[0] << displays:display.disp0_out[0]
HEX0_HW[1] << displays:display.disp0_out[1]
HEX0_HW[2] << displays:display.disp0_out[2]
HEX0_HW[3] << displays:display.disp0_out[3]
HEX0_HW[4] << displays:display.disp0_out[4]
HEX0_HW[5] << displays:display.disp0_out[5]
HEX0_HW[6] << displays:display.disp0_out[6]
HEX1_HW[0] << displays:display.disp1_out[0]
HEX1_HW[1] << displays:display.disp1_out[1]
HEX1_HW[2] << displays:display.disp1_out[2]
HEX1_HW[3] << displays:display.disp1_out[3]
HEX1_HW[4] << displays:display.disp1_out[4]
HEX1_HW[5] << displays:display.disp1_out[5]
HEX1_HW[6] << displays:display.disp1_out[6]
HEX2_HW[0] << displays:display.disp2_out[0]
HEX2_HW[1] << displays:display.disp2_out[1]
HEX2_HW[2] << displays:display.disp2_out[2]
HEX2_HW[3] << displays:display.disp2_out[3]
HEX2_HW[4] << displays:display.disp2_out[4]
HEX2_HW[5] << displays:display.disp2_out[5]
HEX2_HW[6] << displays:display.disp2_out[6]
HEX3_HW[0] << displays:display.disp3_out[0]
HEX3_HW[1] << displays:display.disp3_out[1]
HEX3_HW[2] << displays:display.disp3_out[2]
HEX3_HW[3] << displays:display.disp3_out[3]
HEX3_HW[4] << displays:display.disp3_out[4]
HEX3_HW[5] << displays:display.disp3_out[5]
HEX3_HW[6] << displays:display.disp3_out[6]
HEX4_HW[0] << displays:display.disp4_out[0]
HEX4_HW[1] << displays:display.disp4_out[1]
HEX4_HW[2] << displays:display.disp4_out[2]
HEX4_HW[3] << displays:display.disp4_out[3]
HEX4_HW[4] << displays:display.disp4_out[4]
HEX4_HW[5] << displays:display.disp4_out[5]
HEX4_HW[6] << displays:display.disp4_out[6]
HEX5_HW[0] << displays:display.disp5_out[0]
HEX5_HW[1] << displays:display.disp5_out[1]
HEX5_HW[2] << displays:display.disp5_out[2]
HEX5_HW[3] << displays:display.disp5_out[3]
HEX5_HW[4] << displays:display.disp5_out[4]
HEX5_HW[5] << displays:display.disp5_out[5]
HEX5_HW[6] << displays:display.disp5_out[6]


|toplevel|displays:display
dado_in[0] => Equal0.IN7
dado_in[0] => Equal1.IN7
dado_in[0] => Equal2.IN7
dado_in[0] => Equal3.IN7
dado_in[0] => Equal4.IN7
dado_in[0] => Equal5.IN7
dado_in[0] => Equal6.IN7
dado_in[0] => Equal7.IN7
dado_in[0] => Equal8.IN7
dado_in[0] => Equal9.IN7
dado_in[0] => Mux4.IN134
dado_in[0] => Mux5.IN134
dado_in[1] => Mux3.IN69
dado_in[1] => Mux4.IN133
dado_in[1] => Mux5.IN133
dado_in[1] => Mux6.IN69
dado_in[2] => Mux2.IN36
dado_in[2] => Mux3.IN68
dado_in[2] => Mux4.IN132
dado_in[2] => Mux5.IN132
dado_in[2] => Mux6.IN68
dado_in[3] => Mux1.IN19
dado_in[3] => Mux2.IN35
dado_in[3] => Mux3.IN67
dado_in[3] => Mux4.IN131
dado_in[3] => Mux5.IN131
dado_in[3] => Mux6.IN67
dado_in[4] => Mux0.IN10
dado_in[4] => Mux1.IN18
dado_in[4] => Mux2.IN34
dado_in[4] => Mux3.IN66
dado_in[4] => Mux4.IN130
dado_in[4] => Mux5.IN130
dado_in[4] => Mux6.IN66
dado_in[5] => Mux0.IN9
dado_in[5] => Mux1.IN17
dado_in[5] => Mux2.IN33
dado_in[5] => Mux3.IN65
dado_in[5] => Mux4.IN129
dado_in[5] => Mux5.IN129
dado_in[5] => Mux6.IN65
dado_in[6] => Mux0.IN8
dado_in[6] => Mux1.IN16
dado_in[6] => Mux2.IN32
dado_in[6] => Mux3.IN64
dado_in[6] => Mux4.IN128
dado_in[6] => Mux5.IN128
dado_in[6] => Mux6.IN64
dado_in[7] => ~NO_FANOUT~
disp0_out[0] <= display0.DB_MAX_OUTPUT_PORT_TYPE
disp0_out[1] <= display0.DB_MAX_OUTPUT_PORT_TYPE
disp0_out[2] <= display0.DB_MAX_OUTPUT_PORT_TYPE
disp0_out[3] <= display0.DB_MAX_OUTPUT_PORT_TYPE
disp0_out[4] <= display0.DB_MAX_OUTPUT_PORT_TYPE
disp0_out[5] <= display0.DB_MAX_OUTPUT_PORT_TYPE
disp0_out[6] <= display0.DB_MAX_OUTPUT_PORT_TYPE
disp1_out[0] <= display1.DB_MAX_OUTPUT_PORT_TYPE
disp1_out[1] <= display1.DB_MAX_OUTPUT_PORT_TYPE
disp1_out[2] <= display1.DB_MAX_OUTPUT_PORT_TYPE
disp1_out[3] <= display1.DB_MAX_OUTPUT_PORT_TYPE
disp1_out[4] <= display1.DB_MAX_OUTPUT_PORT_TYPE
disp1_out[5] <= display1.DB_MAX_OUTPUT_PORT_TYPE
disp1_out[6] <= display1.DB_MAX_OUTPUT_PORT_TYPE
disp2_out[0] <= <VCC>
disp2_out[1] <= <VCC>
disp2_out[2] <= <VCC>
disp2_out[3] <= <VCC>
disp2_out[4] <= <VCC>
disp2_out[5] <= <VCC>
disp2_out[6] <= <VCC>
disp3_out[0] <= <VCC>
disp3_out[1] <= <VCC>
disp3_out[2] <= <VCC>
disp3_out[3] <= <VCC>
disp3_out[4] <= <VCC>
disp3_out[5] <= <VCC>
disp3_out[6] <= <VCC>
disp4_out[0] <= <VCC>
disp4_out[1] <= <VCC>
disp4_out[2] <= <VCC>
disp4_out[3] <= <VCC>
disp4_out[4] <= <VCC>
disp4_out[5] <= <VCC>
disp4_out[6] <= <VCC>
disp5_out[0] <= <VCC>
disp5_out[1] <= <VCC>
disp5_out[2] <= <VCC>
disp5_out[3] <= <VCC>
disp5_out[4] <= <VCC>
disp5_out[5] <= <VCC>
disp5_out[6] <= <VCC>


|toplevel|ula:a_ula
in_A[0] => Mult0.IN15
in_A[0] => RESULT.IN0
in_A[0] => Mod0.IN15
in_A[0] => Div0.IN15
in_A[0] => Add0.IN16
in_A[0] => LessThan0.IN16
in_A[0] => s_out_ULA.DATAB
in_A[1] => Mult0.IN14
in_A[1] => RESULT.IN0
in_A[1] => Mod0.IN14
in_A[1] => Div0.IN14
in_A[1] => Add0.IN15
in_A[1] => LessThan0.IN15
in_A[1] => s_out_ULA.DATAB
in_A[2] => Mult0.IN13
in_A[2] => RESULT.IN0
in_A[2] => Mod0.IN13
in_A[2] => Div0.IN13
in_A[2] => Add0.IN14
in_A[2] => LessThan0.IN14
in_A[2] => s_out_ULA.DATAB
in_A[3] => Mult0.IN12
in_A[3] => RESULT.IN0
in_A[3] => Mod0.IN12
in_A[3] => Div0.IN12
in_A[3] => Add0.IN13
in_A[3] => LessThan0.IN13
in_A[3] => s_out_ULA.DATAB
in_A[4] => Mult0.IN11
in_A[4] => RESULT.IN0
in_A[4] => Mod0.IN11
in_A[4] => Div0.IN11
in_A[4] => Add0.IN12
in_A[4] => LessThan0.IN12
in_A[4] => s_out_ULA.DATAB
in_A[5] => Mult0.IN10
in_A[5] => RESULT.IN0
in_A[5] => Mod0.IN10
in_A[5] => Div0.IN10
in_A[5] => Add0.IN11
in_A[5] => LessThan0.IN11
in_A[5] => s_out_ULA.DATAB
in_A[6] => Mult0.IN9
in_A[6] => RESULT.IN0
in_A[6] => Mod0.IN9
in_A[6] => Div0.IN9
in_A[6] => Add0.IN10
in_A[6] => LessThan0.IN10
in_A[6] => s_out_ULA.DATAB
in_A[7] => Mult0.IN8
in_A[7] => RESULT.IN0
in_A[7] => Mod0.IN8
in_A[7] => Div0.IN8
in_A[7] => Add0.IN9
in_A[7] => LessThan0.IN9
in_A[7] => s_out_ULA.DATAB
in_A[8] => Mult0.IN7
in_A[8] => RESULT.IN0
in_A[8] => Mod0.IN7
in_A[8] => Div0.IN7
in_A[8] => Add0.IN8
in_A[8] => LessThan0.IN8
in_A[8] => s_out_ULA.DATAB
in_A[9] => Mult0.IN6
in_A[9] => RESULT.IN0
in_A[9] => Mod0.IN6
in_A[9] => Div0.IN6
in_A[9] => Add0.IN7
in_A[9] => LessThan0.IN7
in_A[9] => s_out_ULA.DATAB
in_A[10] => Mult0.IN5
in_A[10] => RESULT.IN0
in_A[10] => Mod0.IN5
in_A[10] => Div0.IN5
in_A[10] => Add0.IN6
in_A[10] => LessThan0.IN6
in_A[10] => s_out_ULA.DATAB
in_A[11] => Mult0.IN4
in_A[11] => RESULT.IN0
in_A[11] => Mod0.IN4
in_A[11] => Div0.IN4
in_A[11] => Add0.IN5
in_A[11] => LessThan0.IN5
in_A[11] => s_out_ULA.DATAB
in_A[12] => Mult0.IN3
in_A[12] => RESULT.IN0
in_A[12] => Mod0.IN3
in_A[12] => Div0.IN3
in_A[12] => Add0.IN4
in_A[12] => LessThan0.IN4
in_A[12] => s_out_ULA.DATAB
in_A[13] => Mult0.IN2
in_A[13] => RESULT.IN0
in_A[13] => Mod0.IN2
in_A[13] => Div0.IN2
in_A[13] => Add0.IN3
in_A[13] => LessThan0.IN3
in_A[13] => s_out_ULA.DATAB
in_A[14] => Mult0.IN1
in_A[14] => RESULT.IN0
in_A[14] => Mod0.IN1
in_A[14] => Div0.IN1
in_A[14] => Add0.IN2
in_A[14] => LessThan0.IN2
in_A[14] => s_out_ULA.DATAB
in_A[15] => Mult0.IN0
in_A[15] => RESULT.IN0
in_A[15] => Mod0.IN0
in_A[15] => Div0.IN0
in_A[15] => Add0.IN1
in_A[15] => LessThan0.IN1
in_A[15] => s_out_ULA.DATAB
in_B[0] => Mult0.IN31
in_B[0] => RESULT.IN1
in_B[0] => Mod0.IN31
in_B[0] => Div0.IN31
in_B[0] => Add0.IN32
in_B[0] => LessThan0.IN32
in_B[1] => Mult0.IN30
in_B[1] => RESULT.IN1
in_B[1] => Mod0.IN30
in_B[1] => Div0.IN30
in_B[1] => Add0.IN31
in_B[1] => LessThan0.IN31
in_B[2] => Mult0.IN29
in_B[2] => RESULT.IN1
in_B[2] => Mod0.IN29
in_B[2] => Div0.IN29
in_B[2] => Add0.IN30
in_B[2] => LessThan0.IN30
in_B[3] => Mult0.IN28
in_B[3] => RESULT.IN1
in_B[3] => Mod0.IN28
in_B[3] => Div0.IN28
in_B[3] => Add0.IN29
in_B[3] => LessThan0.IN29
in_B[4] => Mult0.IN27
in_B[4] => RESULT.IN1
in_B[4] => Mod0.IN27
in_B[4] => Div0.IN27
in_B[4] => Add0.IN28
in_B[4] => LessThan0.IN28
in_B[5] => Mult0.IN26
in_B[5] => RESULT.IN1
in_B[5] => Mod0.IN26
in_B[5] => Div0.IN26
in_B[5] => Add0.IN27
in_B[5] => LessThan0.IN27
in_B[6] => Mult0.IN25
in_B[6] => RESULT.IN1
in_B[6] => Mod0.IN25
in_B[6] => Div0.IN25
in_B[6] => Add0.IN26
in_B[6] => LessThan0.IN26
in_B[7] => Mult0.IN24
in_B[7] => RESULT.IN1
in_B[7] => Mod0.IN24
in_B[7] => Div0.IN24
in_B[7] => Add0.IN25
in_B[7] => LessThan0.IN25
in_B[8] => Mult0.IN23
in_B[8] => RESULT.IN1
in_B[8] => Mod0.IN23
in_B[8] => Div0.IN23
in_B[8] => Add0.IN24
in_B[8] => LessThan0.IN24
in_B[9] => Mult0.IN22
in_B[9] => RESULT.IN1
in_B[9] => Mod0.IN22
in_B[9] => Div0.IN22
in_B[9] => Add0.IN23
in_B[9] => LessThan0.IN23
in_B[10] => Mult0.IN21
in_B[10] => RESULT.IN1
in_B[10] => Mod0.IN21
in_B[10] => Div0.IN21
in_B[10] => Add0.IN22
in_B[10] => LessThan0.IN22
in_B[11] => Mult0.IN20
in_B[11] => RESULT.IN1
in_B[11] => Mod0.IN20
in_B[11] => Div0.IN20
in_B[11] => Add0.IN21
in_B[11] => LessThan0.IN21
in_B[12] => Mult0.IN19
in_B[12] => RESULT.IN1
in_B[12] => Mod0.IN19
in_B[12] => Div0.IN19
in_B[12] => Add0.IN20
in_B[12] => LessThan0.IN20
in_B[13] => Mult0.IN18
in_B[13] => RESULT.IN1
in_B[13] => Mod0.IN18
in_B[13] => Div0.IN18
in_B[13] => Add0.IN19
in_B[13] => LessThan0.IN19
in_B[14] => Mult0.IN17
in_B[14] => RESULT.IN1
in_B[14] => Mod0.IN17
in_B[14] => Div0.IN17
in_B[14] => Add0.IN18
in_B[14] => LessThan0.IN18
in_B[15] => Mult0.IN16
in_B[15] => RESULT.IN1
in_B[15] => Mod0.IN16
in_B[15] => Div0.IN16
in_B[15] => Add0.IN17
in_B[15] => LessThan0.IN17
op[0] => Equal0.IN5
op[0] => Equal1.IN5
op[0] => Equal2.IN5
op[0] => Equal3.IN5
op[0] => Equal4.IN5
op[0] => Equal5.IN5
op[1] => Equal0.IN4
op[1] => Equal1.IN4
op[1] => Equal2.IN4
op[1] => Equal3.IN4
op[1] => Equal4.IN4
op[1] => Equal5.IN4
op[2] => Equal0.IN3
op[2] => Equal1.IN3
op[2] => Equal2.IN3
op[2] => Equal3.IN3
op[2] => Equal4.IN3
op[2] => Equal5.IN3
out_ULA[0] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[1] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[2] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[3] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[4] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[5] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[6] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[7] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[8] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[9] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[10] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[11] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[12] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[13] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[14] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[15] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
mq <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


