#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Dec 25 23:44:02 2023
# Process ID: 7028
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1
# Command line: vivado.exe -log cpu_test_bluex_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_test_bluex_0_0.tcl
# Log file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1/cpu_test_bluex_0_0.vds
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
source cpu_test_bluex_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 487.938 ; gain = 180.863
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cpu_test_bluex_0_0
Command: synth_design -top cpu_test_bluex_0_0 -part xc7z020clg400-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.133 ; gain = 440.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_test_bluex_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/synth/cpu_test_bluex_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex.v:13]
INFO: [Synth 8-6157] synthesizing module 'bluex_PC_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_PC_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'PC' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_PC_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_PC_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_alu_ex_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_alu_ex_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'alu_ex' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/alu_ex.v:4]
INFO: [Synth 8-226] default block is never used [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/alu_ex.v:104]
INFO: [Synth 8-6155] done synthesizing module 'alu_ex' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/alu_ex.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_alu_ex_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_alu_ex_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_aux_id_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_aux_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'aux_id' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/aux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'aux_id' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/aux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_aux_id_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_aux_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_controller_id_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_controller_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'controller_id' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/controller_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'controller_id' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/controller_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_controller_id_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_controller_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_demux_id_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_demux_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'demux_id' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/demux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'demux_id' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/demux_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_demux_id_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_demux_id_0_0.v:53]
WARNING: [Synth 8-7071] port 'op' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex.v:199]
WARNING: [Synth 8-7071] port 'shamt' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex.v:199]
WARNING: [Synth 8-7071] port 'rfunct' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex.v:199]
WARNING: [Synth 8-7071] port 'addr' of module 'bluex_demux_id_0_0' is unconnected for instance 'demux_id_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex.v:199]
WARNING: [Synth 8-7023] instance 'demux_id_0' of module 'bluex_demux_id_0_0' has 17 connections declared, but only 13 given [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex.v:199]
INFO: [Synth 8-6157] synthesizing module 'bluex_redirection_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_redirection_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'redirection' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/redirection.v:4]
INFO: [Synth 8-6155] done synthesizing module 'redirection' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/redirection.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_redirection_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_redirection_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_reg_heap_id_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_reg_heap_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_heap_id' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/reg_heap_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'reg_heap_id' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/reg_heap_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_reg_heap_id_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_reg_heap_id_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_reg_wb_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_reg_wb_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'reg_wb' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/reg_wb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'reg_wb' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/reg_wb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_reg_wb_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_reg_wb_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_util_vector_logic_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_0/synth/bluex_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_1/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_1/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bluex_util_vector_logic_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_0/synth/bluex_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_util_vector_logic_1_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_1_0/synth/bluex_util_vector_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic__parameterized0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_1/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_3_util_vector_logic__parameterized0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_1/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bluex_util_vector_logic_1_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_1_0/synth/bluex_util_vector_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_util_vector_logic_0_1' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_1/synth/bluex_util_vector_logic_0_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bluex_util_vector_logic_0_1' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_util_vector_logic_0_1/synth/bluex_util_vector_logic_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'bluex_wrapper_mem_0_0' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_wrapper_mem_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'wrapper_mem' [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/wrapper_mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_mem' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/wrapper_mem.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bluex_wrapper_mem_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex_wrapper_mem_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bluex' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/bluex.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cpu_test_bluex_0_0' (0#1) [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/synth/cpu_test_bluex_0_0.v:53]
WARNING: [Synth 8-3848] Net wr_en_o in module/entity reg_heap_id does not have driver. [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ipshared/1ae9/src/reg_heap_id.v:19]
WARNING: [Synth 8-7129] Port Op2[0] in module util_vector_logic_v2_0_3_util_vector_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_o in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_t in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[31] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[30] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[29] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[28] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[27] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[26] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[25] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[24] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[23] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[22] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[21] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[20] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[19] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[18] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[17] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[16] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[15] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[14] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[13] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[12] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[11] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[10] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[9] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[8] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[7] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[6] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[5] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[4] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[3] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[2] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[1] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[0] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port flush in module alu_ex is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1478.797 ; gain = 560.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1478.797 ; gain = 560.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1478.797 ; gain = 560.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1478.797 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.gen/sources_1/bd/cpu_test/ip/cpu_test_bluex_0_0/src/bluex_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1535.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1537.832 ; gain = 2.293
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.832 ; gain = 619.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.832 ; gain = 619.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/util_vector_logic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1537.832 ; gain = 619.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1537.832 ; gain = 619.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 40    
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	  13 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	  25 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port wr_en_o in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_en_t in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[31] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[30] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[29] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[28] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[27] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[26] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[25] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[24] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[23] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[22] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[21] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[20] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[19] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[18] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[17] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[16] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[15] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[14] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[13] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[12] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[11] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[10] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[9] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[8] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[7] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[6] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[5] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[4] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[3] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[2] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[1] in module reg_heap_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rd_data[0] in module reg_heap_id is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1537.832 ; gain = 619.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1537.832 ; gain = 619.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1726.332 ; gain = 807.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1727.875 ; gain = 809.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    46|
|2     |LUT1   |    10|
|3     |LUT2   |    32|
|4     |LUT3   |    69|
|5     |LUT4   |   119|
|6     |LUT5   |   260|
|7     |LUT6   |  1139|
|8     |MUXF7  |   384|
|9     |FDCE   |  1361|
|10    |FDPE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 1736.750 ; gain = 758.977
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1736.750 ; gain = 818.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1739.223 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1740.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 241b9385
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1740.953 ; gain = 1239.652
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1740.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1/cpu_test_bluex_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_test_bluex_0_0, cache-ID = 36d52f812e5637f5
INFO: [Coretcl 2-1174] Renamed 16 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1740.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/cpu_test.runs/cpu_test_bluex_0_0_synth_1/cpu_test_bluex_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_test_bluex_0_0_utilization_synth.rpt -pb cpu_test_bluex_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 25 23:45:36 2023...
