--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/augreal/augreal.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
---------------+------------+------------+--------------------+--------+
               |  Setup to  |  Hold to   |                    | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
---------------+------------+------------+--------------------+--------+
tv_in_ycrcb<16>|    4.255(R)|   -2.725(R)|analyzer2_clock_OBUF|   0.000|
tv_in_ycrcb<17>|    6.013(R)|   -3.165(R)|analyzer2_clock_OBUF|   0.000|
---------------+------------+------------+--------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    5.356(R)|   -2.285(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    6.054(R)|   -2.615(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    4.825(R)|   -2.046(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    4.357(R)|   -1.189(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    4.928(R)|   -1.517(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    3.982(R)|   -1.466(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    4.868(R)|    0.434(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    5.116(R)|   -1.081(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    4.975(R)|   -0.984(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    6.808(R)|   -0.930(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<14>|   15.489(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<1> |   11.639(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<2> |   10.926(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<3> |   12.200(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<4> |   12.334(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<5> |   12.486(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<6> |   11.915(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<7> |   12.656(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<8> |   12.105(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<9> |   12.722(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<10>|   11.904(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<11>|   12.393(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<12>|   12.228(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<13>|   13.554(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<14>|   12.380(R)|analyzer2_clock_OBUF|   0.000|
analyzer3_data<15>|   12.771(R)|analyzer2_clock_OBUF|   0.000|
clock_feedback_out|   12.293(R)|rc/ram_clock        |   0.000|
                  |   12.293(F)|rc/ram_clock        |   0.000|
ram0_clk          |   12.190(R)|rc/ram_clock        |   0.000|
                  |   12.190(F)|rc/ram_clock        |   0.000|
ram1_clk          |   12.195(R)|rc/ram_clock        |   0.000|
                  |   12.195(F)|rc/ram_clock        |   0.000|
------------------+------------+--------------------+--------+

Clock tv_in_line_clock1 to Pad
------------------+------------+-----------------------+--------+
                  | clk (edge) |                       | Clock  |
Destination       |   to PAD   |Internal Clock(s)      | Phase  |
------------------+------------+-----------------------+--------+
analyzer1_data<13>|   21.774(R)|tv_in_line_clock1_BUFGP|   0.000|
------------------+------------+-----------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    5.208|         |         |         |
tv_in_line_clock1|   11.533|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    8.665|         |         |         |
tv_in_line_clock1|    3.659|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock_27mhz    |analyzer1_clock|    9.483|
clock_27mhz    |analyzer2_clock|    8.905|
clock_27mhz    |analyzer3_clock|   10.501|
clock_27mhz    |tv_in_clock    |   13.459|
---------------+---------------+---------+


Analysis completed Mon Nov 28 22:13:20 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



