Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Tue Oct 13 10:19:57 2015
| Host              : linuxlab009.seas.wustl.edu running 64-bit CentOS Linux release 7.1.1503 (Core)
| Command           : report_timing -file ./report/PID_Controller_timing_synth.rpt
| Design            : PID_Controller
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tmp_V_reg_421_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ap_clk rise@20.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        14.082ns  (logic 9.385ns (66.647%)  route 4.697ns (33.353%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=2 LUT3=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=255, unset)          1.677     1.677    ap_clk
                                                                      r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  ap_CS_fsm_reg[1]/Q
                         net (fo=54, unplaced)        0.395     2.568    ap_sig_bdd_65
                         LUT5 (Prop_lut5_I3_O)        0.295     2.863 r  grp_fu_134_p2_i_60/O
                         net (fo=1, unplaced)         0.449     3.312    n_0_grp_fu_134_p2_i_60
                         LUT3 (Prop_lut3_I2_O)        0.124     3.436 r  grp_fu_134_p2_i_18/O
                         net (fo=6, unplaced)         0.800     4.236    A[24]
                         DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036     8.272 r  grp_fu_134_p2/PCOUT[47]
                         net (fo=1, unplaced)         0.000     8.272    n_106_grp_fu_134_p2
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     9.790 r  grp_fu_134_p2__0/P[4]
                         net (fo=6, unplaced)         0.800    10.590    grp_fu_154_p4[6]
                         LUT3 (Prop_lut3_I2_O)        0.120    10.710 r  tmp_V_reg_421[7]_i_3/O
                         net (fo=2, unplaced)         0.500    11.210    n_0_tmp_V_reg_421[7]_i_3
                         LUT5 (Prop_lut5_I3_O)        0.327    11.537 r  tmp_V_reg_421[7]_i_7/O
                         net (fo=1, unplaced)         0.000    11.537    n_0_tmp_V_reg_421[7]_i_7
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.938 r  tmp_V_reg_421_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    11.938    n_0_tmp_V_reg_421_reg[7]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  tmp_V_reg_421_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.052    n_0_tmp_V_reg_421_reg[11]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.166 r  tmp_V_reg_421_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.166    n_0_tmp_V_reg_421_reg[15]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.280 r  tmp_V_reg_421_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.280    n_0_tmp_V_reg_421_reg[19]_i_2
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.609 r  tmp_V_reg_421_reg[23]_i_2/O[3]
                         net (fo=5, unplaced)         0.947    13.556    pid_addsub2_V_1_fu_341_p2[23]
                         LUT4 (Prop_lut4_I2_O)        0.300    13.856 r  tmp_V_reg_421[24]_i_9/O
                         net (fo=1, unplaced)         0.000    13.856    n_0_tmp_V_reg_421[24]_i_9
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.411    14.267 r  tmp_V_reg_421_reg[24]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    14.267    n_0_tmp_V_reg_421_reg[24]_i_4
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    14.560 r  tmp_V_reg_421_reg[24]_i_2/CO[0]
                         net (fo=25, unplaced)        0.806    15.366    n_3_tmp_V_reg_421_reg[24]_i_2
                         LUT3 (Prop_lut3_I1_O)        0.393    15.759 r  tmp_V_reg_421[10]_i_1/O
                         net (fo=1, unplaced)         0.000    15.759    tmp_V_fu_352_p3[10]
                         FDRE                                         r  tmp_V_reg_421_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    20.000    20.000 r  
                                                      0.000    20.000 r  ap_clk
                         net (fo=255, unset)          1.503    21.503    ap_clk
                                                                      r  tmp_V_reg_421_reg[10]/C
                         clock pessimism              0.000    21.503    
                         clock uncertainty           -0.035    21.468    
                         FDRE (Setup_fdre_C_D)        0.103    21.571    tmp_V_reg_421_reg[10]
  -------------------------------------------------------------------
                         required time                         21.571    
                         arrival time                         -15.759    
  -------------------------------------------------------------------
                         slack                                  5.812    




