{
  "creator": "Yosys 0.39 (git sha1 00338082b00, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -Os)",
  "modules": {
    "top": {
      "attributes": {
        "DesignAttr:ENABLE_AIE_NETLIST_VIEW": "00000000000000000000000000000001",
        "DesignAttr:ENABLE_NOC_NETLIST_VIEW": "00000000000000000000000000000001",
        "STRUCTURAL_NETLIST": "yes",
        "ECO_CHECKSUM": "d859d9e8",
        "hdlname": "top",
        "top": "00000000000000000000000000000001",
        "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:70.1-152.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "CD.VCC": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "hdlname": "CD VCC",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:33.7-34.24"
          },
          "connections": {
            "P": [ 5 ]
          }
        },
        "CD.count[0]_i_1": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "SOFT_HLUTNM": "soft_lutpair0",
            "hdlname": "CD count[0]_i_1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:38.5-40.20"
          },
          "connections": {
            "I0": [ 6 ],
            "O": [ 7 ]
          }
        },
        "CD.count_reg[0]": {
          "hide_name": 0,
          "type": "FDCE",
          "parameters": {
            "INIT": "0"
          },
          "attributes": {
            "hdlname": "CD count_reg[0]",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:43.5-48.19"
          },
          "connections": {
            "C": [ 8 ],
            "CE": [ 5 ],
            "CLR": [ 9 ],
            "D": [ 7 ],
            "Q": [ 6 ]
          }
        },
        "CD.new_clk_i_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "SOFT_HLUTNM": "soft_lutpair0",
            "hdlname": "CD new_clk_i_1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:52.5-55.29"
          },
          "connections": {
            "I0": [ 6 ],
            "I1": [ 10 ],
            "O": [ 11 ]
          }
        },
        "CD.new_clk_reg": {
          "hide_name": 0,
          "type": "FDCE",
          "parameters": {
            "INIT": "0"
          },
          "attributes": {
            "hdlname": "CD new_clk_reg",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:58.5-63.21"
          },
          "connections": {
            "C": [ 8 ],
            "CE": [ 5 ],
            "CLR": [ 9 ],
            "D": [ 11 ],
            "Q": [ 10 ]
          }
        },
        "VCC": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:97.7-98.24"
          },
          "connections": {
            "P": [ 12 ]
          }
        },
        "VCC_1": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:99.7-100.19"
          },
          "connections": {
            "P": [ 13 ]
          }
        },
        "a_i_1": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:103.5-105.23"
          },
          "connections": {
            "I0": [ 14 ],
            "O": [ 15 ]
          }
        },
        "a_reg": {
          "hide_name": 0,
          "type": "FDCE",
          "parameters": {
            "INIT": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:108.5-113.15"
          },
          "connections": {
            "C": [ 8 ],
            "CE": [ 12 ],
            "CLR": [ 9 ],
            "D": [ 15 ],
            "Q": [ 14 ]
          }
        },
        "b_i_1": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:116.5-118.23"
          },
          "connections": {
            "I0": [ 16 ],
            "O": [ 17 ]
          }
        },
        "b_reg": {
          "hide_name": 0,
          "type": "FDCE",
          "parameters": {
            "INIT": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:121.5-126.15"
          },
          "connections": {
            "C": [ 10 ],
            "CE": [ 12 ],
            "CLR": [ 9 ],
            "D": [ 17 ],
            "Q": [ 16 ]
          }
        },
        "clk_IBUF_BUFG_inst": {
          "hide_name": 0,
          "type": "BUFGCE",
          "parameters": {
            "CE_TYPE": "ASYNC",
            "SIM_DEVICE": "ULTRASCALE_PLUS",
            "STARTUP_SYNC": "FALSE"
          },
          "attributes": {
            "XILINX_LEGACY_PRIM": "BUFG",
            "XILINX_TRANSFORM_PINMAP": "VCC:CE",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:133.5-136.27"
          },
          "connections": {
            "CE": [ 13 ],
            "I": [ 18 ],
            "O": [ 8 ]
          }
        },
        "clk_IBUF_inst.IBUFCTRL_INST": {
          "hide_name": 0,
          "type": "IBUFCTRL",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:34.13-35.13"
          },
          "connections": {
            "I": [ 19 ],
            "O": [ 18 ]
          }
        },
        "clk_IBUF_inst.INBUF_INST": {
          "hide_name": 0,
          "type": "INBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:32.10-33.14"
          },
          "connections": {
            "O": [ 19 ],
            "PAD": [ 2 ]
          }
        },
        "q_OBUF_inst": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:140.8-142.15"
          },
          "connections": {
            "I": [ 20 ],
            "O": [ 4 ]
          }
        },
        "q_OBUF_inst_i_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:145.5-148.20"
          },
          "connections": {
            "I0": [ 14 ],
            "I1": [ 16 ],
            "O": [ 20 ]
          }
        },
        "reset_IBUF_inst.IBUFCTRL_INST": {
          "hide_name": 0,
          "type": "IBUFCTRL",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:34.13-35.13"
          },
          "connections": {
            "I": [ 21 ],
            "O": [ 9 ]
          }
        },
        "reset_IBUF_inst.INBUF_INST": {
          "hide_name": 0,
          "type": "INBUF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:32.10-33.14"
          },
          "connections": {
            "O": [ 21 ],
            "PAD": [ 3 ]
          }
        }
      },
      "netnames": {
        "<const1>": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:78.8-78.17"
          }
        },
        "CD.<const1>": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "CD <const1>",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:25.8-25.17"
          }
        },
        "CD.clk_IBUF_BUFG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "CD clk_IBUF_BUFG",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:22.9-22.22"
          }
        },
        "CD.count": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "CD count",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:27.8-27.13"
          }
        },
        "CD.new_clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "CD new_clk",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:21.10-21.17"
          }
        },
        "CD.new_clk_i_1_n_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "CD new_clk_i_1_n_0",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:29.8-29.23"
          }
        },
        "CD.p_0_in": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "CD p_0_in",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:30.8-30.14"
          }
        },
        "CD.reset_IBUF": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "CD reset_IBUF",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:23.9-23.19"
          }
        },
        "VCC_2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:79.8-79.13"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:80.8-80.9"
          }
        },
        "a_i_1_n_0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:81.8-81.17"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:82.8-82.9"
          }
        },
        "b_i_1_n_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:83.8-83.17"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:74.9-74.12"
          }
        },
        "clk_IBUF": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:85.8-85.16"
          }
        },
        "clk_IBUF_BUFG": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "MAX_PROG_DELAY": "0 ",
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:86.35-86.48"
          }
        },
        "clk_IBUF_inst.A": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:31.9-31.10"
          }
        },
        "clk_IBUF_inst.I": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.29-29.30"
          }
        },
        "clk_IBUF_inst.O": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:137.8-139.22|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.20-29.21"
          }
        },
        "new_clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:87.8-87.15"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:76.10-76.11"
          }
        },
        "q_OBUF": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:89.8-89.14"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:75.9-75.14"
          }
        },
        "reset_IBUF": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:91.8-91.18"
          }
        },
        "reset_IBUF_inst.A": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:31.9-31.10"
          }
        },
        "reset_IBUF_inst.I": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.29-29.30"
          }
        },
        "reset_IBUF_inst.O": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "./simple-designs/internal_clock_generation/outputs_vivado_xilinx_ultrascale/netlist.v:149.8-151.24|/home/canaknesil/Documents/repos/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_ultrascale.v:29.20-29.21"
          }
        }
      }
    }
  }
}
