<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln545_fu_217_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:545" VARIABLE="icmp_ln545" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_223_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:545" VARIABLE="j_4" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln549_fu_229_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:549" VARIABLE="or_ln549" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln574_fu_282_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:574" VARIABLE="select_ln574" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln574_1_fu_299_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:574" VARIABLE="select_ln574_1" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln574_2_fu_306_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:574" VARIABLE="select_ln574_2" MODULE="AXIvideo2MultiPixStream_Pipeline_loop_width" LOOP="loop_width" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cond_fu_246_p2" SOURCE="" VARIABLE="cond" MODULE="AXIvideo2MultiPixStream" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln541_fu_273_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:541" VARIABLE="icmp_ln541" MODULE="AXIvideo2MultiPixStream" LOOP="loop_height" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_278_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:541" VARIABLE="i_4" MODULE="AXIvideo2MultiPixStream" LOOP="loop_height" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln136_fu_359_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136" VARIABLE="icmp_ln136" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_fu_369_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:148" VARIABLE="icmp_ln148" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln148_1_fu_375_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:148" VARIABLE="icmp_ln148_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln148_fu_381_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:148" VARIABLE="or_ln148" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln149_fu_387_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" VARIABLE="icmp_ln149" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln149_1_fu_393_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" VARIABLE="icmp_ln149_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln149_fu_399_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:149" VARIABLE="and_ln149" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_fu_405_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="or_ln150" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln150_fu_411_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="xor_ln150" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln150_fu_417_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="and_ln150" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_1_fu_423_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="or_ln150_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln150_2_fu_429_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="or_ln150_2" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef11_fu_501_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef11" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef12_fu_506_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef12" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef13_fu_460_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef13" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef21_fu_511_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef21" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef22_fu_516_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef22" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef23_fu_465_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef23" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef31_fu_521_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef31" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef32_fu_526_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef32" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="coef33_fu_470_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="coef33" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="max_val_fu_666_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="max_val" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="min_val_fu_671_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="min_val" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln150_11_fu_531_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="select_ln150_11" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln150_12_fu_544_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="select_ln150_12" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln150_13_fu_557_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:150" VARIABLE="select_ln150_13" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U92" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="mul_ln192" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_16s_28_1_1_U93" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="mul_ln192_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U98" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="mul_ln192_2" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U98" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="sext_ln192_3" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_4_fu_690_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="add_ln192_4" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_694_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="add_ln192" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U98" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="add_ln192_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_3_fu_858_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="add_ln192_3" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_2_fu_714_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:192" VARIABLE="add_ln192_2" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U94" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="mul_ln194" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_16s_28_1_1_U95" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="mul_ln194_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U99" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="mul_ln194_2" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U99" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="sext_ln194_3" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_4_fu_736_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="add_ln194_4" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_740_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="add_ln194" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U99" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="add_ln194_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_3_fu_862_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="add_ln194_3" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_2_fu_760_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:194" VARIABLE="add_ln194_2" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U96" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="mul_ln196" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_12ns_16s_28_1_1_U97" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="mul_ln196_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U100" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="mul_ln196_2" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sext" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U100" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="sext_ln196_3" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_4_fu_782_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="add_ln196_4" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_786_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="add_ln196" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_16s_26s_29_4_1_U100" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="add_ln196_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_3_fu_866_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="add_ln196_3" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_2_fu_806_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:196" VARIABLE="add_ln196_2" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln198_fu_822_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198" VARIABLE="icmp_ln198" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln198_1_fu_828_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198" VARIABLE="icmp_ln198_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln198_fu_880_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198" VARIABLE="select_ln198" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln198_1_fu_886_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:198" VARIABLE="select_ln198_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln199_fu_834_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199" VARIABLE="icmp_ln199" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln199_1_fu_840_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199" VARIABLE="icmp_ln199_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_fu_846_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200" VARIABLE="icmp_ln200" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln200_1_fu_852_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200" VARIABLE="icmp_ln200_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln200_fu_912_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200" VARIABLE="select_ln200" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln200_1_fu_918_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:200" VARIABLE="select_ln200_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln199_fu_924_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199" VARIABLE="select_ln199" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln199_1_fu_930_p3" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:199" VARIABLE="select_ln199_1" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="x_3_fu_435_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:136" VARIABLE="x_3" MODULE="v_csc_core_Pipeline_VITIS_LOOP_136_2" LOOP="VITIS_LOOP_136_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_393_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" VARIABLE="add_ln134" MODULE="v_csc_core" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_403_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" VARIABLE="add_ln134_1" MODULE="v_csc_core" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln134_fu_417_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" VARIABLE="icmp_ln134" MODULE="v_csc_core" LOOP="VITIS_LOOP_134_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp17_not_fu_426_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" VARIABLE="cmp17_not" MODULE="v_csc_core" LOOP="VITIS_LOOP_134_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp20_not_fu_432_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" VARIABLE="cmp20_not" MODULE="v_csc_core" LOOP="VITIS_LOOP_134_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="y_3_fu_438_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:134" VARIABLE="y_3" MODULE="v_csc_core" LOOP="VITIS_LOOP_134_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln664_fu_216_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664" VARIABLE="icmp_ln664" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2" LOOP="VITIS_LOOP_664_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_222_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:664" VARIABLE="j_2" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2" LOOP="VITIS_LOOP_664_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="axi_last_fu_228_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:677" VARIABLE="axi_last" MODULE="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_664_2" LOOP="VITIS_LOOP_664_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_162_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:623" VARIABLE="sub" MODULE="MultiPixStream2AXIvideo" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln662_fu_171_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662" VARIABLE="icmp_ln662" MODULE="MultiPixStream2AXIvideo" LOOP="VITIS_LOOP_662_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_176_p2" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662" VARIABLE="i_2" MODULE="MultiPixStream2AXIvideo" LOOP="VITIS_LOOP_662_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_InVideoFormat_channel_U" SOURCE=":0" VARIABLE="HwReg_InVideoFormat_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="8 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_OutVideoFormat_channel_U" SOURCE=":0" VARIABLE="HwReg_OutVideoFormat_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="8 4 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ColStart_channel_U" SOURCE=":0" VARIABLE="HwReg_ColStart_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ColEnd_channel_U" SOURCE=":0" VARIABLE="HwReg_ColEnd_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_RowStart_channel_U" SOURCE=":0" VARIABLE="HwReg_RowStart_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_RowEnd_channel_U" SOURCE=":0" VARIABLE="HwReg_RowEnd_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K11_channel_U" SOURCE=":0" VARIABLE="HwReg_K11_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K12_channel_U" SOURCE=":0" VARIABLE="HwReg_K12_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K13_channel_U" SOURCE=":0" VARIABLE="HwReg_K13_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K21_channel_U" SOURCE=":0" VARIABLE="HwReg_K21_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K22_channel_U" SOURCE=":0" VARIABLE="HwReg_K22_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K23_channel_U" SOURCE=":0" VARIABLE="HwReg_K23_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K31_channel_U" SOURCE=":0" VARIABLE="HwReg_K31_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K32_channel_U" SOURCE=":0" VARIABLE="HwReg_K32_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K33_channel_U" SOURCE=":0" VARIABLE="HwReg_K33_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ROffset_channel_U" SOURCE=":0" VARIABLE="HwReg_ROffset_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="14 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_GOffset_channel_U" SOURCE=":0" VARIABLE="HwReg_GOffset_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="14 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_BOffset_channel_U" SOURCE=":0" VARIABLE="HwReg_BOffset_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="14 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClampMin_channel_U" SOURCE=":0" VARIABLE="HwReg_ClampMin_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="12 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClipMax_channel_U" SOURCE=":0" VARIABLE="HwReg_ClipMax_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="12 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K11_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K11_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K12_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K12_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K13_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K13_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K21_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K21_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K22_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K22_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K23_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K23_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K31_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K31_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K32_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K32_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_K33_2_channel_U" SOURCE=":0" VARIABLE="HwReg_K33_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="16 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ROffset_2_channel_U" SOURCE=":0" VARIABLE="HwReg_ROffset_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="14 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_GOffset_2_channel_U" SOURCE=":0" VARIABLE="HwReg_GOffset_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="14 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_BOffset_2_channel_U" SOURCE=":0" VARIABLE="HwReg_BOffset_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="14 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClampMin_2_channel_U" SOURCE=":0" VARIABLE="HwReg_ClampMin_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="12 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_ClipMax_2_channel_U" SOURCE=":0" VARIABLE="HwReg_ClipMax_2_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="12 3 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c12_channel_U" SOURCE=":0" VARIABLE="HwReg_width_c12_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="12 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c14_channel_U" SOURCE=":0" VARIABLE="HwReg_height_c14_channel" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="task level" STORAGESIZE="12 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_in_U" SOURCE=":0" VARIABLE="stream_in" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="36 16 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c11_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" VARIABLE="HwReg_width_c11" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="12 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c13_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" VARIABLE="HwReg_height_c13" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="12 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="stream_csc_U" SOURCE=":0" VARIABLE="stream_csc" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="stream" STORAGESIZE="36 16 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" VARIABLE="HwReg_width_c" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="12 2 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c_U" SOURCE="C:/Vulcan/Design_Tool/Board_Demo/VC707/hdmi_output/hdmi_output.runs/bd_d92b_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438" VARIABLE="HwReg_height_c" MODULE="v_csc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="scalar prop" STORAGESIZE="12 2 1"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_s_axi_U" SOURCE="" VARIABLE="" MODULE="v_csc" LOOP="" BUNDLEDNAME="CTRL" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
</BindInfo>
