Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 18:24:22 2020
| Host         : DESKTOP-OS30GQN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DDS_timing_summary_routed.rpt -pb DDS_timing_summary_routed.pb -rpx DDS_timing_summary_routed.rpx -warn_on_violation
| Design       : DDS
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: da_data0_reg[9]_P/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.158     -479.988                     44                  650        0.113        0.000                      0                  650        0.538        0.000                       0                   398  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0        {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz_0        {0.000 9.948}        19.896          50.260          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          
sys_clk_pin                 {0.000 4.000}        8.000           125.000         
video_pll_m0/inst/clk_in1   {0.000 4.000}        8.000           125.000         
  clk_out1_video_pll        {0.000 6.733}        13.467          74.256          
    rgb2dvi_0/U0/SerialClk  {0.000 1.347}        2.693           371.280         
  clk_out2_video_pll        {0.000 1.347}        2.693           371.280         
  clkfbout_video_pll        {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            192.476        0.000                      0                   81        0.132        0.000                      0                   81       13.360        0.000                       0                    68  
  clk_out2_clk_wiz_0                                                                                                                                                         17.741        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                         37.845        0.000                       0                     3  
sys_clk_pin                     -17.642     -403.464                     39                  512        0.113        0.000                      0                  512        3.500        0.000                       0                   298  
video_pll_m0/inst/clk_in1                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_video_pll              9.577        0.000                      0                    9        0.122        0.000                      0                    9        6.233        0.000                       0                    12  
    rgb2dvi_0/U0/SerialClk                                                                                                                                                    1.026        0.000                       0                     8  
  clk_out2_video_pll                                                                                                                                                          0.538        0.000                       0                     2  
  clkfbout_video_pll                                                                                                                                                         44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0      -19.158      -76.370                      4                    4        1.150        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             -0.154       -0.154                      1                   48        0.811        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.476ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 1.618ns (22.335%)  route 5.626ns (77.665%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 201.538 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 r  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 r  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 r  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 r  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 r  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 r  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.718     6.986    smg/cnt[0]_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.327     7.313 r  smg/cnt[31]_i_2/O
                         net (fo=34, routed)          1.520     8.833    smg/cnt[31]_i_2_n_0
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.124     8.957 r  smg/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     8.957    smg/cnt[31]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  smg/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.538   201.538    smg/CLK
    SLICE_X3Y94          FDCE                                         r  smg/cnt_reg[31]/C
                         clock pessimism              0.141   201.679    
                         clock uncertainty           -0.276   201.403    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.031   201.434    smg/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        201.434    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                192.476    

Slack (MET) :             192.492ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 1.646ns (22.634%)  route 5.626ns (77.366%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.538ns = ( 201.538 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 r  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 r  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 r  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 r  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 r  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 r  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.718     6.986    smg/cnt[0]_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.327     7.313 r  smg/cnt[31]_i_2/O
                         net (fo=34, routed)          1.520     8.833    smg/cnt[31]_i_2_n_0
    SLICE_X3Y94          LUT2 (Prop_lut2_I0_O)        0.152     8.985 r  smg/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.985    smg/cnt[7]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  smg/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.538   201.538    smg/CLK
    SLICE_X3Y94          FDCE                                         r  smg/cnt_reg[7]/C
                         clock pessimism              0.141   201.679    
                         clock uncertainty           -0.276   201.403    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.075   201.478    smg/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        201.478    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                192.492    

Slack (MET) :             192.596ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.742ns (25.294%)  route 5.145ns (74.706%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 201.536 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 f  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 f  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 f  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 f  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 f  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.630     6.898    smg/cnt[0]_i_2_n_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.225 r  smg/sclk_i_4/O
                         net (fo=3, routed)           0.181     7.406    smg/sclk_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  smg/cnt_s[7]_i_5/O
                         net (fo=1, routed)           0.433     7.964    smg/cnt_s[7]_i_5_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     8.088 r  smg/cnt_s[7]_i_1/O
                         net (fo=8, routed)           0.512     8.600    smg/cnt_s[7]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.536   201.536    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[0]/C
                         clock pessimism              0.141   201.677    
                         clock uncertainty           -0.276   201.401    
    SLICE_X5Y90          FDCE (Setup_fdce_C_CE)      -0.205   201.196    smg/cnt_s_reg[0]
  -------------------------------------------------------------------
                         required time                        201.196    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                192.596    

Slack (MET) :             192.596ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.742ns (25.294%)  route 5.145ns (74.706%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 201.536 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 f  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 f  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 f  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 f  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 f  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.630     6.898    smg/cnt[0]_i_2_n_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.225 r  smg/sclk_i_4/O
                         net (fo=3, routed)           0.181     7.406    smg/sclk_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  smg/cnt_s[7]_i_5/O
                         net (fo=1, routed)           0.433     7.964    smg/cnt_s[7]_i_5_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     8.088 r  smg/cnt_s[7]_i_1/O
                         net (fo=8, routed)           0.512     8.600    smg/cnt_s[7]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.536   201.536    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[5]/C
                         clock pessimism              0.141   201.677    
                         clock uncertainty           -0.276   201.401    
    SLICE_X5Y90          FDCE (Setup_fdce_C_CE)      -0.205   201.196    smg/cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                        201.196    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                192.596    

Slack (MET) :             192.596ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.742ns (25.294%)  route 5.145ns (74.706%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 201.536 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 f  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 f  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 f  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 f  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 f  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.630     6.898    smg/cnt[0]_i_2_n_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.225 r  smg/sclk_i_4/O
                         net (fo=3, routed)           0.181     7.406    smg/sclk_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  smg/cnt_s[7]_i_5/O
                         net (fo=1, routed)           0.433     7.964    smg/cnt_s[7]_i_5_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     8.088 r  smg/cnt_s[7]_i_1/O
                         net (fo=8, routed)           0.512     8.600    smg/cnt_s[7]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.536   201.536    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[6]/C
                         clock pessimism              0.141   201.677    
                         clock uncertainty           -0.276   201.401    
    SLICE_X5Y90          FDCE (Setup_fdce_C_CE)      -0.205   201.196    smg/cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                        201.196    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                192.596    

Slack (MET) :             192.596ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.742ns (25.294%)  route 5.145ns (74.706%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 201.536 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 f  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 f  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 f  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 f  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 f  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.630     6.898    smg/cnt[0]_i_2_n_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.225 r  smg/sclk_i_4/O
                         net (fo=3, routed)           0.181     7.406    smg/sclk_i_4_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     7.530 r  smg/cnt_s[7]_i_5/O
                         net (fo=1, routed)           0.433     7.964    smg/cnt_s[7]_i_5_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I4_O)        0.124     8.088 r  smg/cnt_s[7]_i_1/O
                         net (fo=8, routed)           0.512     8.600    smg/cnt_s[7]_i_1_n_0
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.536   201.536    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[7]/C
                         clock pessimism              0.141   201.677    
                         clock uncertainty           -0.276   201.401    
    SLICE_X5Y90          FDCE (Setup_fdce_C_CE)      -0.205   201.196    smg/cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                        201.196    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                192.596    

Slack (MET) :             192.637ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 1.742ns (24.605%)  route 5.338ns (75.395%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 201.536 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 f  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 f  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 f  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 f  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 f  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.630     6.898    smg/cnt[0]_i_2_n_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.225 r  smg/sclk_i_4/O
                         net (fo=3, routed)           0.467     7.692    smg/sclk_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  smg/cnt_s[7]_i_7/O
                         net (fo=8, routed)           0.853     8.669    smg/cnt_s[7]_i_7_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.793 r  smg/cnt_s[5]_i_1/O
                         net (fo=1, routed)           0.000     8.793    smg/p_1_in[5]
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.536   201.536    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[5]/C
                         clock pessimism              0.141   201.677    
                         clock uncertainty           -0.276   201.401    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.029   201.430    smg/cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                        201.430    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                192.637    

Slack (MET) :             192.640ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.079ns  (logic 1.742ns (24.608%)  route 5.337ns (75.392%))
  Logic Levels:           8  (LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 201.536 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 f  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 f  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 f  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 f  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 f  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 f  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.630     6.898    smg/cnt[0]_i_2_n_0
    SLICE_X2Y90          LUT2 (Prop_lut2_I0_O)        0.327     7.225 r  smg/sclk_i_4/O
                         net (fo=3, routed)           0.467     7.692    smg/sclk_i_4_n_0
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.124     7.816 r  smg/cnt_s[7]_i_7/O
                         net (fo=8, routed)           0.852     8.668    smg/cnt_s[7]_i_7_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I2_O)        0.124     8.792 r  smg/cnt_s[6]_i_1/O
                         net (fo=1, routed)           0.000     8.792    smg/p_1_in[6]
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.536   201.536    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[6]/C
                         clock pessimism              0.141   201.677    
                         clock uncertainty           -0.276   201.401    
    SLICE_X5Y90          FDCE (Setup_fdce_C_D)        0.031   201.432    smg/cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                        201.432    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                192.640    

Slack (MET) :             192.748ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 1.618ns (23.344%)  route 5.313ns (76.656%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 201.534 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 r  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 r  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 r  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 r  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 r  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 r  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.718     6.986    smg/cnt[0]_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.327     7.313 r  smg/cnt[31]_i_2/O
                         net (fo=34, routed)          1.207     8.520    smg/cnt[31]_i_2_n_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.124     8.644 r  smg/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     8.644    smg/cnt[19]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  smg/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.534   201.534    smg/CLK
    SLICE_X1Y95          FDCE                                         r  smg/cnt_reg[19]/C
                         clock pessimism              0.104   201.638    
                         clock uncertainty           -0.276   201.362    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.031   201.393    smg/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        201.393    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                192.748    

Slack (MET) :             192.751ns  (required time - arrival time)
  Source:                 smg/cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 1.618ns (23.361%)  route 5.308ns (76.639%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 201.534 - 200.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.663     1.663    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.713     1.713    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.518     2.231 r  smg/cnt_reg[26]/Q
                         net (fo=2, routed)           1.024     3.255    smg/cnt[26]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124     3.379 r  smg/dio_i_8/O
                         net (fo=1, routed)           0.263     3.642    smg/dio_i_8_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     3.766 r  smg/dio_i_7/O
                         net (fo=1, routed)           0.650     4.417    smg/dio_i_7_n_0
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.541 r  smg/dio_i_4/O
                         net (fo=1, routed)           0.799     5.340    smg/dio_i_4_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.464 r  smg/dio_i_3/O
                         net (fo=3, routed)           0.651     6.115    smg/dio_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.153     6.268 r  smg/cnt[0]_i_2/O
                         net (fo=6, routed)           0.718     6.986    smg/cnt[0]_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.327     7.313 r  smg/cnt[31]_i_2/O
                         net (fo=34, routed)          1.202     8.515    smg/cnt[31]_i_2_n_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.124     8.639 r  smg/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     8.639    smg/cnt[17]_i_1_n_0
    SLICE_X1Y95          FDCE                                         r  smg/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.534   201.534    smg/CLK
    SLICE_X1Y95          FDCE                                         r  smg/cnt_reg[17]/C
                         clock pessimism              0.104   201.638    
                         clock uncertainty           -0.276   201.362    
    SLICE_X1Y95          FDCE (Setup_fdce_C_D)        0.029   201.391    smg/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        201.391    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                192.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 smg/cnt_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  smg/cnt_s_reg[0]/Q
                         net (fo=1, routed)           0.080     0.801    smg/cnt_s_reg_n_0_[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.846 r  smg/cnt_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.846    smg/p_1_in[1]
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[1]/C
                         clock pessimism             -0.256     0.593    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.121     0.714    smg/cnt_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 smg/cnt_s_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.164     0.744 r  smg/cnt_s_reg[4]/Q
                         net (fo=1, routed)           0.051     0.795    smg/cnt_s_reg_n_0_[4]
    SLICE_X5Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  smg/cnt_s[5]_i_1/O
                         net (fo=1, routed)           0.000     0.840    smg/p_1_in[5]
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[5]/C
                         clock pessimism             -0.256     0.593    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.091     0.684    smg/cnt_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 smg/cnt_s2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X5Y91          FDCE                                         r  smg/cnt_s2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     0.721 r  smg/cnt_s2_reg[2]/Q
                         net (fo=1, routed)           0.110     0.831    smg/cnt_s2[2]
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.876 r  smg/cnt_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.876    smg/p_1_in[2]
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[2]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.120     0.716    smg/cnt_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 smg/cnt_s2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.226ns (66.583%)  route 0.113ns (33.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X5Y91          FDCE                                         r  smg/cnt_s2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.128     0.708 r  smg/cnt_s2_reg[6]/Q
                         net (fo=1, routed)           0.113     0.821    smg/cnt_s2[6]
    SLICE_X5Y90          LUT6 (Prop_lut6_I3_O)        0.098     0.919 r  smg/cnt_s[6]_i_1/O
                         net (fo=1, routed)           0.000     0.919    smg/p_1_in[6]
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[6]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.092     0.688    smg/cnt_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 smg/addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.327%)  route 0.162ns (43.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.579     0.579    smg/CLK
    SLICE_X4Y89          FDCE                                         r  smg/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.164     0.743 r  smg/addr_reg[3]/Q
                         net (fo=1, routed)           0.162     0.905    smg/addr[3]
    SLICE_X4Y90          LUT6 (Prop_lut6_I4_O)        0.045     0.950 r  smg/cnt_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.950    smg/p_1_in[3]
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[3]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.121     0.717    smg/cnt_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 smg/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.810%)  route 0.134ns (37.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X3Y92          FDCE                                         r  smg/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.128     0.708 r  smg/cnt_reg[1]/Q
                         net (fo=9, routed)           0.134     0.842    smg/cnt[1]
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.099     0.941 r  smg/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.941    smg/cnt[0]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  smg/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X3Y91          FDCE                                         r  smg/cnt_reg[0]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.091     0.687    smg/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 smg/cnt_s2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.319%)  route 0.143ns (38.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X5Y91          FDCE                                         r  smg/cnt_s2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.128     0.708 r  smg/cnt_s2_reg[7]/Q
                         net (fo=1, routed)           0.143     0.850    smg/cnt_s2[7]
    SLICE_X5Y90          LUT6 (Prop_lut6_I3_O)        0.098     0.948 r  smg/cnt_s[7]_i_2/O
                         net (fo=1, routed)           0.000     0.948    smg/p_1_in[7]
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X5Y90          FDCE                                         r  smg/cnt_s_reg[7]/C
                         clock pessimism             -0.253     0.596    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.092     0.688    smg/cnt_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 smg/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/cnt_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.304%)  route 0.198ns (48.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.164     0.744 r  smg/cnt_s_reg[3]/Q
                         net (fo=1, routed)           0.198     0.942    smg/cnt_s_reg_n_0_[3]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.987 r  smg/cnt_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.987    smg/p_1_in[4]
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X4Y90          FDCE                                         r  smg/cnt_s_reg[4]/C
                         clock pessimism             -0.269     0.580    
    SLICE_X4Y90          FDCE (Hold_fdce_C_D)         0.121     0.701    smg/cnt_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 smg/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/sclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.068%)  route 0.218ns (53.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X3Y91          FDCE                                         r  smg/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     0.721 f  smg/cnt_reg[0]/Q
                         net (fo=13, routed)          0.218     0.938    smg/cnt[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.983 r  smg/sclk_i_1/O
                         net (fo=1, routed)           0.000     0.983    smg/sclk_n
    SLICE_X3Y91          FDCE                                         r  smg/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X3Y91          FDCE                                         r  smg/sclk_reg/C
                         clock pessimism             -0.269     0.580    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092     0.672    smg/sclk_reg
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 smg/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            smg/dio_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.246ns (58.336%)  route 0.176ns (41.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.542     0.542    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.580     0.580    smg/CLK
    SLICE_X4Y91          FDCE                                         r  smg/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.148     0.728 r  smg/cnt_reg[4]/Q
                         net (fo=8, routed)           0.176     0.903    smg/cnt[4]
    SLICE_X3Y90          LUT6 (Prop_lut6_I1_O)        0.098     1.001 r  smg/dio_i_1/O
                         net (fo=1, routed)           0.000     1.001    smg/dio_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  smg/dio_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849     0.849    smg/CLK
    SLICE_X3Y90          FDCE                                         r  smg/dio_reg/C
                         clock pessimism             -0.253     0.596    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.091     0.687    smg/dio_reg
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y18   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y91      smg/cnt_s2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y91      smg/cnt_s2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y91      smg/cnt_s2_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y91      smg/cnt_s2_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y91      smg/cnt_s2_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y90      smg/cnt_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y90      smg/cnt_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y90      smg/cnt_s_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      smg/cnt_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      smg/cnt_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      smg/cnt_s_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      smg/cnt_s_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      smg/dio_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y90      smg/rclk_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y91      smg/cnt_s2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y91      smg/cnt_s2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y91      smg/cnt_s2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y91      smg/cnt_s2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y91      smg/cnt_s2_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      smg/cnt_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      smg/cnt_s_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 9.948 }
Period(ns):         19.896
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         19.896      17.741     BUFGCTRL_X0Y17   instance_name/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         19.896      18.647     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       19.896      193.464    MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           39  Failing Endpoints,  Worst Slack      -17.642ns,  Total Violation     -403.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -17.642ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.504ns  (logic 12.714ns (49.852%)  route 12.790ns (50.148%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.735 r  da_data00_reg[8]_C_i_16/O[1]
                         net (fo=1, routed)           1.226    27.961    da_data00_reg[8]_C_i_16_n_6
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.306    28.267 r  da_data00[6]_C_i_23/O
                         net (fo=1, routed)           0.645    28.912    da_data00[6]_C_i_23_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.124    29.036 r  da_data00[6]_C_i_9/O
                         net (fo=1, routed)           0.667    29.703    da_data00[6]_C_i_9_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.827 r  da_data00[6]_C_i_3/O
                         net (fo=1, routed)           0.348    30.175    da_data00[6]_C_i_3_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    30.299 r  da_data00[6]_C_i_1/O
                         net (fo=2, routed)           0.574    30.873    p_2_in[6]
    SLICE_X36Y69         FDCE                                         r  da_data00_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.551    12.942    da_clk_IBUF_BUFG
    SLICE_X36Y69         FDCE                                         r  da_data00_reg[6]_C/C
                         clock pessimism              0.391    13.333    
                         clock uncertainty           -0.035    13.298    
    SLICE_X36Y69         FDCE (Setup_fdce_C_D)       -0.067    13.231    da_data00_reg[6]_C
  -------------------------------------------------------------------
                         required time                         13.231    
                         arrival time                         -30.873    
  -------------------------------------------------------------------
                         slack                                -17.642    

Slack (VIOLATED) :        -17.466ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.374ns  (logic 12.742ns (50.217%)  route 12.632ns (49.783%))
  Logic Levels:           28  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.529 r  da_data00_reg[8]_C_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.529    da_data00_reg[8]_C_i_16_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.768 r  da_data00_reg[9]_C_i_12/O[2]
                         net (fo=1, routed)           1.447    28.215    da_data00_reg[9]_C_i_12_n_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.301    28.516 r  da_data00[11]_C_i_35/O
                         net (fo=1, routed)           0.264    28.781    da_data00[11]_C_i_35_n_0
    SLICE_X29Y82         LUT5 (Prop_lut5_I0_O)        0.124    28.905 r  da_data00[11]_C_i_13/O
                         net (fo=1, routed)           0.149    29.053    da_data00[11]_C_i_13_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I5_O)        0.124    29.177 f  da_data00[11]_C_i_4/O
                         net (fo=1, routed)           1.110    30.287    da_data00[11]_C_i_4_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    30.411 r  da_data00[11]_C_i_1/O
                         net (fo=2, routed)           0.332    30.744    p_2_in[11]
    SLICE_X42Y91         FDPE                                         r  da_data00_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.562    12.953    da_clk_IBUF_BUFG
    SLICE_X42Y91         FDPE                                         r  da_data00_reg[11]_P/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X42Y91         FDPE (Setup_fdpe_C_D)       -0.031    13.278    da_data00_reg[11]_P
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                         -30.744    
  -------------------------------------------------------------------
                         slack                                -17.466    

Slack (VIOLATED) :        -17.447ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.308ns  (logic 12.714ns (50.236%)  route 12.594ns (49.764%))
  Logic Levels:           27  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.735 r  da_data00_reg[8]_C_i_16/O[1]
                         net (fo=1, routed)           1.226    27.961    da_data00_reg[8]_C_i_16_n_6
    SLICE_X36Y71         LUT6 (Prop_lut6_I0_O)        0.306    28.267 r  da_data00[6]_C_i_23/O
                         net (fo=1, routed)           0.645    28.912    da_data00[6]_C_i_23_n_0
    SLICE_X36Y78         LUT5 (Prop_lut5_I1_O)        0.124    29.036 r  da_data00[6]_C_i_9/O
                         net (fo=1, routed)           0.667    29.703    da_data00[6]_C_i_9_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.827 r  da_data00[6]_C_i_3/O
                         net (fo=1, routed)           0.348    30.175    da_data00[6]_C_i_3_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I5_O)        0.124    30.299 r  da_data00[6]_C_i_1/O
                         net (fo=2, routed)           0.379    30.678    p_2_in[6]
    SLICE_X37Y69         FDPE                                         r  da_data00_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.551    12.942    da_clk_IBUF_BUFG
    SLICE_X37Y69         FDPE                                         r  da_data00_reg[6]_P/C
                         clock pessimism              0.391    13.333    
                         clock uncertainty           -0.035    13.298    
    SLICE_X37Y69         FDPE (Setup_fdpe_C_D)       -0.067    13.231    da_data00_reg[6]_P
  -------------------------------------------------------------------
                         required time                         13.231    
                         arrival time                         -30.678    
  -------------------------------------------------------------------
                         slack                                -17.447    

Slack (VIOLATED) :        -17.427ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.325ns  (logic 12.831ns (50.665%)  route 12.494ns (49.335%))
  Logic Levels:           28  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.529 r  da_data00_reg[8]_C_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.529    da_data00_reg[8]_C_i_16_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.852 r  da_data00_reg[9]_C_i_12/O[1]
                         net (fo=1, routed)           1.369    28.221    da_data00_reg[9]_C_i_12_n_6
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.306    28.527 r  da_data00[10]_C_i_16/O
                         net (fo=1, routed)           0.430    28.957    da_data00[10]_C_i_16_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124    29.081 r  da_data00[10]_C_i_8/O
                         net (fo=1, routed)           0.630    29.711    da_data00[10]_C_i_8_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124    29.835 f  da_data00[10]_C_i_3/O
                         net (fo=1, routed)           0.403    30.238    da_data00[10]_C_i_3_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.124    30.362 r  da_data00[10]_C_i_1/O
                         net (fo=2, routed)           0.333    30.695    p_2_in[10]
    SLICE_X43Y89         FDPE                                         r  da_data00_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.561    12.952    da_clk_IBUF_BUFG
    SLICE_X43Y89         FDPE                                         r  da_data00_reg[10]_P/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X43Y89         FDPE (Setup_fdpe_C_D)       -0.040    13.268    da_data00_reg[10]_P
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -30.695    
  -------------------------------------------------------------------
                         slack                                -17.427    

Slack (VIOLATED) :        -17.026ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        25.041ns  (logic 12.742ns (50.884%)  route 12.299ns (49.116%))
  Logic Levels:           28  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.529 r  da_data00_reg[8]_C_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.529    da_data00_reg[8]_C_i_16_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.768 r  da_data00_reg[9]_C_i_12/O[2]
                         net (fo=1, routed)           1.447    28.215    da_data00_reg[9]_C_i_12_n_5
    SLICE_X29Y82         LUT6 (Prop_lut6_I0_O)        0.301    28.516 r  da_data00[11]_C_i_35/O
                         net (fo=1, routed)           0.264    28.781    da_data00[11]_C_i_35_n_0
    SLICE_X29Y82         LUT5 (Prop_lut5_I0_O)        0.124    28.905 r  da_data00[11]_C_i_13/O
                         net (fo=1, routed)           0.149    29.053    da_data00[11]_C_i_13_n_0
    SLICE_X29Y82         LUT6 (Prop_lut6_I5_O)        0.124    29.177 f  da_data00[11]_C_i_4/O
                         net (fo=1, routed)           1.110    30.287    da_data00[11]_C_i_4_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I4_O)        0.124    30.411 r  da_data00[11]_C_i_1/O
                         net (fo=2, routed)           0.000    30.411    p_2_in[11]
    SLICE_X42Y90         FDCE                                         r  da_data00_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.561    12.952    da_clk_IBUF_BUFG
    SLICE_X42Y90         FDCE                                         r  da_data00_reg[11]_C/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X42Y90         FDCE (Setup_fdce_C_D)        0.077    13.385    da_data00_reg[11]_C
  -------------------------------------------------------------------
                         required time                         13.385    
                         arrival time                         -30.411    
  -------------------------------------------------------------------
                         slack                                -17.026    

Slack (VIOLATED) :        -17.025ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[10]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.992ns  (logic 12.831ns (51.341%)  route 12.161ns (48.659%))
  Logic Levels:           28  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.529 r  da_data00_reg[8]_C_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.529    da_data00_reg[8]_C_i_16_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.852 r  da_data00_reg[9]_C_i_12/O[1]
                         net (fo=1, routed)           1.369    28.221    da_data00_reg[9]_C_i_12_n_6
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.306    28.527 r  da_data00[10]_C_i_16/O
                         net (fo=1, routed)           0.430    28.957    da_data00[10]_C_i_16_n_0
    SLICE_X36Y81         LUT5 (Prop_lut5_I1_O)        0.124    29.081 r  da_data00[10]_C_i_8/O
                         net (fo=1, routed)           0.630    29.711    da_data00[10]_C_i_8_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I5_O)        0.124    29.835 f  da_data00[10]_C_i_3/O
                         net (fo=1, routed)           0.403    30.238    da_data00[10]_C_i_3_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.124    30.362 r  da_data00[10]_C_i_1/O
                         net (fo=2, routed)           0.000    30.362    p_2_in[10]
    SLICE_X41Y89         FDCE                                         r  da_data00_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.561    12.952    da_clk_IBUF_BUFG
    SLICE_X41Y89         FDCE                                         r  da_data00_reg[10]_C/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X41Y89         FDCE (Setup_fdce_C_D)        0.029    13.337    da_data00_reg[10]_C
  -------------------------------------------------------------------
                         required time                         13.337    
                         arrival time                         -30.362    
  -------------------------------------------------------------------
                         slack                                -17.025    

Slack (VIOLATED) :        -16.875ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.784ns  (logic 12.501ns (50.440%)  route 12.283ns (49.560%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.651 r  da_data00_reg[8]_C_i_16/O[2]
                         net (fo=1, routed)           0.959    27.610    da_data00_reg[8]_C_i_16_n_5
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.301    27.911 r  da_data00[7]_C_i_12/O
                         net (fo=1, routed)           0.264    28.175    da_data00[7]_C_i_12_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I1_O)        0.124    28.299 r  da_data00[7]_C_i_5/O
                         net (fo=1, routed)           1.201    29.500    da_data00[7]_C_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    29.624 r  da_data00[7]_C_i_1/O
                         net (fo=2, routed)           0.530    30.154    p_2_in[7]
    SLICE_X42Y94         FDCE                                         r  da_data00_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.563    12.954    da_clk_IBUF_BUFG
    SLICE_X42Y94         FDCE                                         r  da_data00_reg[7]_C/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y94         FDCE (Setup_fdce_C_D)       -0.031    13.279    da_data00_reg[7]_C
  -------------------------------------------------------------------
                         required time                         13.279    
                         arrival time                         -30.154    
  -------------------------------------------------------------------
                         slack                                -16.875    

Slack (VIOLATED) :        -16.836ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.657ns  (logic 12.457ns (50.521%)  route 12.200ns (49.479%))
  Logic Levels:           24  (CARRY4=10 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.206    10.910    da_data0[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    14.751 r  da_data002/P[4]
                         net (fo=17, routed)          1.363    16.114    da_data002_n_101
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.154    16.268 r  da_data00[2]_C_i_155/O
                         net (fo=2, routed)           0.690    16.957    da_data00[2]_C_i_155_n_0
    SLICE_X26Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.284 r  da_data00[2]_C_i_159/O
                         net (fo=1, routed)           0.000    17.284    da_data00[2]_C_i_159_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.685 r  da_data00_reg[2]_C_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.685    da_data00_reg[2]_C_i_110_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.998 r  da_data00_reg[2]_C_i_82/O[3]
                         net (fo=2, routed)           0.878    18.876    da_data00_reg[2]_C_i_82_n_4
    SLICE_X25Y57         LUT3 (Prop_lut3_I0_O)        0.331    19.207 r  da_data00[2]_C_i_54/O
                         net (fo=2, routed)           0.810    20.018    da_data00[2]_C_i_54_n_0
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.332    20.350 r  da_data00[2]_C_i_58/O
                         net (fo=1, routed)           0.000    20.350    da_data00[2]_C_i_58_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.882 r  da_data00_reg[2]_C_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.882    da_data00_reg[2]_C_i_43_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.195 r  da_data00_reg[7]_C_i_115/O[3]
                         net (fo=6, routed)           0.725    21.919    da_data00_reg[7]_C_i_115_n_4
    SLICE_X23Y57         LUT2 (Prop_lut2_I0_O)        0.306    22.225 r  da_data00[9]_C_i_424/O
                         net (fo=1, routed)           0.000    22.225    da_data00[9]_C_i_424_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.757 r  da_data00_reg[9]_C_i_254/CO[3]
                         net (fo=1, routed)           0.000    22.757    da_data00_reg[9]_C_i_254_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.979 r  da_data00_reg[9]_C_i_136/O[0]
                         net (fo=3, routed)           0.623    23.602    da_data00_reg[9]_C_i_136_n_7
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.299    23.901 r  da_data00[9]_C_i_252/O
                         net (fo=1, routed)           0.000    23.901    da_data00[9]_C_i_252_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.451 r  da_data00_reg[9]_C_i_129/CO[3]
                         net (fo=1, routed)           0.000    24.451    da_data00_reg[9]_C_i_129_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.679 r  da_data00_reg[9]_C_i_59/CO[2]
                         net (fo=16, routed)          0.884    25.564    da_data00_reg[9]_C_i_59_n_1
    SLICE_X25Y63         LUT5 (Prop_lut5_I3_O)        0.313    25.877 r  da_data00[7]_C_i_69/O
                         net (fo=1, routed)           0.000    25.877    da_data00[7]_C_i_69_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.427 r  da_data00_reg[7]_C_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.427    da_data00_reg[7]_C_i_27_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.761 r  da_data00_reg[9]_C_i_14/O[1]
                         net (fo=1, routed)           1.305    28.065    da_data00_reg[9]_C_i_14_n_6
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.303    28.368 r  da_data00[9]_C_i_7/O
                         net (fo=1, routed)           0.387    28.755    da_data00[9]_C_i_7_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.124    28.879 f  da_data00[9]_C_i_3/O
                         net (fo=1, routed)           0.520    29.399    da_data00[9]_C_i_3_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I2_O)        0.124    29.523 r  da_data00[9]_C_i_1/O
                         net (fo=2, routed)           0.504    30.027    p_2_in[9]
    SLICE_X37Y73         FDCE                                         r  da_data00_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.547    12.938    da_clk_IBUF_BUFG
    SLICE_X37Y73         FDCE                                         r  da_data00_reg[9]_C/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X37Y73         FDCE (Setup_fdce_C_D)       -0.103    13.191    da_data00_reg[9]_C
  -------------------------------------------------------------------
                         required time                         13.191    
                         arrival time                         -30.027    
  -------------------------------------------------------------------
                         slack                                -16.836    

Slack (VIOLATED) :        -16.772ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.645ns  (logic 12.501ns (50.724%)  route 12.144ns (49.276%))
  Logic Levels:           26  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.063    10.768    da_data0[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[0])
                                                      3.841    14.609 r  da_data002__1/P[0]
                         net (fo=13, routed)          1.269    15.878    da_data002__1_n_105
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.153    16.031 r  da_data00[4]_C_i_201/O
                         net (fo=2, routed)           0.708    16.739    da_data00[4]_C_i_201_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I3_O)        0.331    17.070 r  da_data00[4]_C_i_204/O
                         net (fo=1, routed)           0.000    17.070    da_data00[4]_C_i_204_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.446 r  da_data00_reg[4]_C_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.446    da_data00_reg[4]_C_i_169_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.563 r  da_data00_reg[4]_C_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.563    da_data00_reg[4]_C_i_113_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.878 r  da_data00_reg[4]_C_i_85/O[3]
                         net (fo=2, routed)           0.813    18.691    da_data00_reg[4]_C_i_85_n_4
    SLICE_X31Y59         LUT3 (Prop_lut3_I0_O)        0.332    19.023 r  da_data00[4]_C_i_56/O
                         net (fo=2, routed)           0.587    19.610    da_data00[4]_C_i_56_n_0
    SLICE_X31Y60         LUT4 (Prop_lut4_I3_O)        0.332    19.942 r  da_data00[4]_C_i_60/O
                         net (fo=1, routed)           0.000    19.942    da_data00[4]_C_i_60_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.474 r  da_data00_reg[4]_C_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.474    da_data00_reg[4]_C_i_46_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.808 r  da_data00_reg[8]_C_i_103/O[1]
                         net (fo=5, routed)           0.617    21.425    da_data00_reg[8]_C_i_103_n_6
    SLICE_X29Y61         LUT2 (Prop_lut2_I0_O)        0.303    21.728 r  da_data00[9]_C_i_521/O
                         net (fo=1, routed)           0.000    21.728    da_data00[9]_C_i_521_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.126 r  da_data00_reg[9]_C_i_344/CO[3]
                         net (fo=1, routed)           0.000    22.126    da_data00_reg[9]_C_i_344_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.240 r  da_data00_reg[9]_C_i_216/CO[3]
                         net (fo=1, routed)           0.000    22.240    da_data00_reg[9]_C_i_216_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.462 r  da_data00_reg[9]_C_i_94/O[0]
                         net (fo=3, routed)           0.962    23.425    da_data00_reg[9]_C_i_94_n_7
    SLICE_X29Y59         LUT4 (Prop_lut4_I2_O)        0.299    23.724 r  da_data00[9]_C_i_214/O
                         net (fo=1, routed)           0.000    23.724    da_data00[9]_C_i_214_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.274 r  da_data00_reg[9]_C_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.274    da_data00_reg[9]_C_i_87_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.502 r  da_data00_reg[9]_C_i_49/CO[2]
                         net (fo=16, routed)          0.512    25.014    da_data00_reg[9]_C_i_49_n_1
    SLICE_X32Y60         LUT5 (Prop_lut5_I1_O)        0.313    25.327 r  da_data00[4]_C_i_23/O
                         net (fo=2, routed)           0.490    25.817    da_data00[4]_C_i_23_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.412 r  da_data00_reg[4]_C_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.412    da_data00_reg[4]_C_i_11_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.651 r  da_data00_reg[8]_C_i_16/O[2]
                         net (fo=1, routed)           0.959    27.610    da_data00_reg[8]_C_i_16_n_5
    SLICE_X35Y73         LUT6 (Prop_lut6_I0_O)        0.301    27.911 r  da_data00[7]_C_i_12/O
                         net (fo=1, routed)           0.264    28.175    da_data00[7]_C_i_12_n_0
    SLICE_X35Y73         LUT5 (Prop_lut5_I1_O)        0.124    28.299 r  da_data00[7]_C_i_5/O
                         net (fo=1, routed)           1.201    29.500    da_data00[7]_C_i_5_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.124    29.624 r  da_data00[7]_C_i_1/O
                         net (fo=2, routed)           0.391    30.015    p_2_in[7]
    SLICE_X43Y93         FDPE                                         r  da_data00_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.563    12.954    da_clk_IBUF_BUFG
    SLICE_X43Y93         FDPE                                         r  da_data00_reg[7]_P/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X43Y93         FDPE (Setup_fdpe_C_D)       -0.067    13.243    da_data00_reg[7]_P
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                         -30.015    
  -------------------------------------------------------------------
                         slack                                -16.772    

Slack (VIOLATED) :        -16.692ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.589ns  (logic 12.457ns (50.661%)  route 12.132ns (49.339%))
  Logic Levels:           24  (CARRY4=10 DSP48E1=1 LDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=3, routed)           1.086     7.338    da_data1[2]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.124     7.462 r  da_data0_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.519     7.981    da_data0_reg[2]_LDC_i_2_n_0
    SLICE_X32Y62         LDCE (SetClr_ldce_CLR_Q)     0.898     8.879 f  da_data0_reg[2]_LDC/Q
                         net (fo=75, routed)          0.701     9.580    da_data0_reg[2]_LDC_n_0
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     9.704 r  da_data002_i_10/O
                         net (fo=55, routed)          1.206    10.910    da_data0[2]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841    14.751 r  da_data002/P[4]
                         net (fo=17, routed)          1.363    16.114    da_data002_n_101
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.154    16.268 r  da_data00[2]_C_i_155/O
                         net (fo=2, routed)           0.690    16.957    da_data00[2]_C_i_155_n_0
    SLICE_X26Y55         LUT4 (Prop_lut4_I3_O)        0.327    17.284 r  da_data00[2]_C_i_159/O
                         net (fo=1, routed)           0.000    17.284    da_data00[2]_C_i_159_n_0
    SLICE_X26Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.685 r  da_data00_reg[2]_C_i_110/CO[3]
                         net (fo=1, routed)           0.000    17.685    da_data00_reg[2]_C_i_110_n_0
    SLICE_X26Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.998 r  da_data00_reg[2]_C_i_82/O[3]
                         net (fo=2, routed)           0.878    18.876    da_data00_reg[2]_C_i_82_n_4
    SLICE_X25Y57         LUT3 (Prop_lut3_I0_O)        0.331    19.207 r  da_data00[2]_C_i_54/O
                         net (fo=2, routed)           0.810    20.018    da_data00[2]_C_i_54_n_0
    SLICE_X25Y58         LUT4 (Prop_lut4_I3_O)        0.332    20.350 r  da_data00[2]_C_i_58/O
                         net (fo=1, routed)           0.000    20.350    da_data00[2]_C_i_58_n_0
    SLICE_X25Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.882 r  da_data00_reg[2]_C_i_43/CO[3]
                         net (fo=1, routed)           0.000    20.882    da_data00_reg[2]_C_i_43_n_0
    SLICE_X25Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.195 r  da_data00_reg[7]_C_i_115/O[3]
                         net (fo=6, routed)           0.725    21.919    da_data00_reg[7]_C_i_115_n_4
    SLICE_X23Y57         LUT2 (Prop_lut2_I0_O)        0.306    22.225 r  da_data00[9]_C_i_424/O
                         net (fo=1, routed)           0.000    22.225    da_data00[9]_C_i_424_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.757 r  da_data00_reg[9]_C_i_254/CO[3]
                         net (fo=1, routed)           0.000    22.757    da_data00_reg[9]_C_i_254_n_0
    SLICE_X23Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.979 r  da_data00_reg[9]_C_i_136/O[0]
                         net (fo=3, routed)           0.623    23.602    da_data00_reg[9]_C_i_136_n_7
    SLICE_X22Y57         LUT4 (Prop_lut4_I2_O)        0.299    23.901 r  da_data00[9]_C_i_252/O
                         net (fo=1, routed)           0.000    23.901    da_data00[9]_C_i_252_n_0
    SLICE_X22Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.451 r  da_data00_reg[9]_C_i_129/CO[3]
                         net (fo=1, routed)           0.000    24.451    da_data00_reg[9]_C_i_129_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.679 r  da_data00_reg[9]_C_i_59/CO[2]
                         net (fo=16, routed)          0.884    25.564    da_data00_reg[9]_C_i_59_n_1
    SLICE_X25Y63         LUT5 (Prop_lut5_I3_O)        0.313    25.877 r  da_data00[7]_C_i_69/O
                         net (fo=1, routed)           0.000    25.877    da_data00[7]_C_i_69_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.427 r  da_data00_reg[7]_C_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.427    da_data00_reg[7]_C_i_27_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.761 r  da_data00_reg[9]_C_i_14/O[1]
                         net (fo=1, routed)           1.305    28.065    da_data00_reg[9]_C_i_14_n_6
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.303    28.368 r  da_data00[9]_C_i_7/O
                         net (fo=1, routed)           0.387    28.755    da_data00[9]_C_i_7_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I2_O)        0.124    28.879 f  da_data00[9]_C_i_3/O
                         net (fo=1, routed)           0.520    29.399    da_data00[9]_C_i_3_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I2_O)        0.124    29.523 r  da_data00[9]_C_i_1/O
                         net (fo=2, routed)           0.436    29.959    p_2_in[9]
    SLICE_X38Y73         FDPE                                         r  da_data00_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.547    12.938    da_clk_IBUF_BUFG
    SLICE_X38Y73         FDPE                                         r  da_data00_reg[9]_P/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X38Y73         FDPE (Setup_fdpe_C_D)       -0.027    13.267    da_data00_reg[9]_P
  -------------------------------------------------------------------
                         required time                         13.267    
                         arrival time                         -29.959    
  -------------------------------------------------------------------
                         slack                                -16.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 f_cnt_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.268%)  route 0.437ns (72.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y65         FDCE                                         r  f_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y65         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[29]/Q
                         net (fo=9, routed)           0.437     2.068    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.956    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 f_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.268%)  route 0.437ns (72.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y63         FDCE                                         r  f_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[21]/Q
                         net (fo=9, routed)           0.437     2.068    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.956    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 f_cnt_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.268%)  route 0.437ns (72.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y65         FDCE                                         r  f_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y65         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[29]/Q
                         net (fo=9, routed)           0.437     2.068    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.956    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 f_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.268%)  route 0.437ns (72.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y63         FDCE                                         r  f_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y63         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[21]/Q
                         net (fo=9, routed)           0.437     2.068    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.956    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 f_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.883%)  route 0.446ns (73.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y64         FDCE                                         r  f_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[25]/Q
                         net (fo=9, routed)           0.446     2.077    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.956    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 f_cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.164ns (26.883%)  route 0.446ns (73.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y64         FDCE                                         r  f_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y64         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[25]/Q
                         net (fo=9, routed)           0.446     2.077    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.956    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 f_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.245%)  route 0.461ns (73.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y65         FDCE                                         r  f_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y65         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[30]/Q
                         net (fo=9, routed)           0.461     2.092    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.956    Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 f_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.245%)  route 0.461ns (73.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     1.467    da_clk_IBUF_BUFG
    SLICE_X16Y65         FDCE                                         r  f_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y65         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  f_cnt_reg[30]/Q
                         net (fo=9, routed)           0.461     2.092    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.865     2.024    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.252     1.773    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.956    Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 da_data00_reg[9]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.574     1.486    da_clk_IBUF_BUFG
    SLICE_X38Y73         FDPE                                         r  da_data00_reg[9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDPE (Prop_fdpe_C_Q)         0.164     1.650 r  da_data00_reg[9]_P/Q
                         net (fo=1, routed)           0.051     1.701    da_data00_reg[9]_P_n_0
    SLICE_X39Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.746 r  da_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.746    da_data00[9]
    SLICE_X39Y73         FDRE                                         r  da_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.841     2.000    da_clk_IBUF_BUFG
    SLICE_X39Y73         FDRE                                         r  da_data_reg[9]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.091     1.590    da_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 da_data00_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.578     1.490    da_clk_IBUF_BUFG
    SLICE_X40Y71         FDCE                                         r  da_data00_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  da_data00_reg[3]_C/Q
                         net (fo=1, routed)           0.086     1.717    da_data00_reg[3]_C_n_0
    SLICE_X41Y71         LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  da_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.762    da_data00[3]
    SLICE_X41Y71         FDRE                                         r  da_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.846     2.005    da_clk_IBUF_BUFG
    SLICE_X41Y71         FDRE                                         r  da_data_reg[3]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X41Y71         FDRE (Hold_fdre_C_D)         0.091     1.594    da_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { da_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y20  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y20  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y24  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y24  Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7   Square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y25  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y25  Triangle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X42Y55  da_data00_reg[5]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y55  da_data00_reg[5]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X42Y94  da_data00_reg[7]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y93  da_data00_reg[7]_P/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y53  da_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y53  da_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y94  da_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X41Y53  da_data00_reg[2]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y54  da_data00_reg[2]_P/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X34Y55  da_data00_reg[4]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X42Y55  da_data00_reg[5]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y55  da_data00_reg[5]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y69  da_data00_reg[6]_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X36Y69  da_data00_reg[6]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X37Y69  da_data00_reg[6]_P/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X37Y69  da_data00_reg[6]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X42Y94  da_data00_reg[7]_C/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y63  amplitude_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y63  amplitude_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y63  amplitude_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  video_pll_m0/inst/clk_in1
  To Clock:  video_pll_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_pll_m0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_pll_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        9.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.419ns (15.899%)  route 2.216ns (84.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 15.002 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.216     4.380    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.532    15.002    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.104    15.106    
                         clock uncertainty           -0.125    14.981    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.957    rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.718ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.419ns (16.798%)  route 2.075ns (83.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 15.002 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.075     4.239    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.532    15.002    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.104    15.106    
                         clock uncertainty           -0.125    14.981    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.957    rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  9.718    

Slack (MET) :             9.759ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.419ns (16.981%)  route 2.049ns (83.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 15.016 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.049     4.213    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.546    15.016    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.104    15.120    
                         clock uncertainty           -0.125    14.995    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.971    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                          -4.213    
  -------------------------------------------------------------------
                         slack                                  9.759    

Slack (MET) :             9.900ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.419ns (18.008%)  route 1.908ns (81.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 15.016 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.908     4.072    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.546    15.016    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.104    15.120    
                         clock uncertainty           -0.125    14.995    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.971    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  9.900    

Slack (MET) :             9.956ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.419ns (18.473%)  route 1.849ns (81.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 15.014 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.849     4.013    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.544    15.014    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.104    15.118    
                         clock uncertainty           -0.125    14.993    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.969    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  9.956    

Slack (MET) :             10.049ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.419ns (19.255%)  route 1.757ns (80.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 15.015 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.757     3.921    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.545    15.015    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.104    15.119    
                         clock uncertainty           -0.125    14.994    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.970    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                 10.049    

Slack (MET) :             10.193ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.419ns (20.616%)  route 1.613ns (79.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 15.015 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.613     3.777    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.545    15.015    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.104    15.119    
                         clock uncertainty           -0.125    14.994    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.970    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.970    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                 10.193    

Slack (MET) :             10.236ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.419ns (21.070%)  route 1.570ns (78.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 15.014 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.419     2.164 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.570     3.734    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.544    15.014    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.104    15.118    
                         clock uncertainty           -0.125    14.993    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.969    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -3.734    
  -------------------------------------------------------------------
                         slack                                 10.236    

Slack (MET) :             12.639ns  (required time - arrival time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.467ns  (clk_out1_video_pll rise@13.467ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 15.035 - 13.467 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.680     1.680    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.742     1.745    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.456     2.201 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.190     2.391    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.467    13.467 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.467 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.490    14.957    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.780 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.379    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.470 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          1.565    15.035    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.167    15.202    
                         clock uncertainty           -0.125    15.077    
    SLICE_X43Y92         FDPE (Setup_fdpe_C_D)       -0.047    15.030    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                 12.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.732 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.788    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.859     0.861    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.591    
    SLICE_X43Y92         FDPE (Hold_fdpe_C_D)         0.075     0.666    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.868%)  route 0.679ns (84.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.679     1.397    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.853     0.855    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.234     0.621    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.126    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.128ns (15.641%)  route 0.690ns (84.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.690     1.409    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.854     0.856    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.234     0.622    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.127    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.128ns (14.316%)  route 0.766ns (85.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.766     1.485    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.854     0.856    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.234     0.622    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.127    rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.128ns (13.926%)  route 0.791ns (86.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.791     1.510    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.853     0.855    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.234     0.621    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.126    rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.128ns (13.351%)  route 0.831ns (86.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.831     1.549    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.855     0.857    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.234     0.623    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.128    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.128ns (12.629%)  route 0.886ns (87.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.886     1.604    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.855     0.857    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.234     0.623    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.128    rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.128ns (12.292%)  route 0.913ns (87.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.913     1.632    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.845     0.847    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.234     0.613    
    OLOGIC_X0Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.118    rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Destination:            rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.733ns period=13.467ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.128ns (11.685%)  route 0.967ns (88.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     0.548    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.589     0.591    rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y92         FDPE                                         r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.719 r  rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.967     1.686    rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.814     0.814    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=10, routed)          0.845     0.847    rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.234     0.613    
    OLOGIC_X0Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     1.118    rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.568    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 6.733 }
Period(ns):         13.467
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.467      11.312     BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y74     rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y73     rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y92     rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y91     rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y98     rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y97     rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y96     rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.467      11.800     OLOGIC_X0Y95     rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.467      12.218     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.467      199.893    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.733       6.233      SLICE_X43Y92     rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi_0/U0/SerialClk
  To Clock:  rgb2dvi_0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi_0/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { rgb2dvi_0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y74  rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y73  rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y92  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y91  rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y98  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y97  rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y96  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.693       1.026      OLOGIC_X0Y95  rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.693
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.693       0.538      BUFGCTRL_X0Y1    video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.693       1.444      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.693       210.667    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y2    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            4  Failing Endpoints,  Worst Slack      -19.158ns,  Total Violation      -76.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.158ns  (required time - arrival time)
  Source:                 frequency_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@192.000ns)
  Data Path Delay:        22.752ns  (logic 9.871ns (43.386%)  route 12.881ns (56.614%))
  Logic Levels:           29  (CARRY4=15 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -3.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 201.488 - 200.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 197.316 - 192.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    192.000   192.000 r  
    L16                                               0.000   192.000 r  da_clk (IN)
                         net (fo=0)                   0.000   192.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491   193.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076   195.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   195.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.648   197.316    da_clk_IBUF_BUFG
    SLICE_X19Y80         FDRE                                         r  frequency_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_fdre_C_Q)         0.456   197.772 r  frequency_reg[4]/Q
                         net (fo=166, routed)         1.378   199.150    frequency_reg_n_0_[4]
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.152   199.302 r  time_n[3]_i_788/O
                         net (fo=4, routed)           0.845   200.147    time_n[3]_i_788_n_0
    SLICE_X15Y85         LUT4 (Prop_lut4_I3_O)        0.332   200.479 r  time_n[2]_i_685/O
                         net (fo=1, routed)           0.000   200.479    time_n[2]_i_685_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.877 r  time_n_reg[2]_i_595/CO[3]
                         net (fo=1, routed)           0.000   200.877    time_n_reg[2]_i_595_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   200.991 r  time_n_reg[2]_i_490/CO[3]
                         net (fo=1, routed)           0.000   200.991    time_n_reg[2]_i_490_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   201.325 r  time_n_reg[2]_i_379/O[1]
                         net (fo=3, routed)           1.105   202.430    time_n_reg[2]_i_379_n_6
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.303   202.733 r  time_n[2]_i_384/O
                         net (fo=2, routed)           0.434   203.167    time_n[2]_i_384_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I4_O)        0.124   203.291 r  time_n[2]_i_270/O
                         net (fo=2, routed)           0.711   204.002    time_n[2]_i_270_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   204.528 r  time_n_reg[2]_i_206/CO[3]
                         net (fo=1, routed)           0.000   204.528    time_n_reg[2]_i_206_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   204.750 r  time_n_reg[2]_i_144/O[0]
                         net (fo=11, routed)          1.092   205.842    time_n_reg[2]_i_144_n_7
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.329   206.171 r  time_n[2]_i_148/O
                         net (fo=2, routed)           0.580   206.751    time_n[2]_i_148_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588   207.339 r  time_n_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   207.339    time_n_reg[2]_i_85_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   207.562 r  time_n_reg[2]_i_215/O[0]
                         net (fo=1, routed)           0.596   208.158    time_n_reg[2]_i_215_n_7
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.299   208.457 r  time_n[2]_i_145/O
                         net (fo=1, routed)           0.000   208.457    time_n[2]_i_145_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   208.858 r  time_n_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000   208.858    time_n_reg[2]_i_84_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   209.080 r  time_n_reg[2]_i_89/O[0]
                         net (fo=1, routed)           0.581   209.660    time_n_reg[2]_i_89_n_7
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.299   209.959 r  time_n[2]_i_48/O
                         net (fo=1, routed)           0.000   209.959    time_n[2]_i_48_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   210.186 r  time_n_reg[2]_i_22/O[1]
                         net (fo=14, routed)          0.639   210.825    time_n_reg[2]_i_22_n_6
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877   211.702 r  time_n_reg[2]_i_20/CO[2]
                         net (fo=55, routed)          0.761   212.463    time_n_reg[2]_i_20_n_1
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.310   212.773 r  time_n[3]_i_292/O
                         net (fo=2, routed)           0.789   213.562    time_n[3]_i_292_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124   213.686 r  time_n[3]_i_296/O
                         net (fo=1, routed)           0.000   213.686    time_n[3]_i_296_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   214.266 r  time_n_reg[3]_i_191/O[2]
                         net (fo=3, routed)           0.738   215.005    time_n_reg[3]_i_191_n_5
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.302   215.307 r  time_n[3]_i_192/O
                         net (fo=1, routed)           0.000   215.307    time_n[3]_i_192_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   215.708 r  time_n_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000   215.708    time_n_reg[3]_i_99_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   216.042 r  time_n_reg[3]_i_40/O[1]
                         net (fo=3, routed)           0.449   216.491    time_n_reg[3]_i_40_n_6
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.303   216.794 r  time_n[3]_i_109/O
                         net (fo=1, routed)           0.331   217.124    time_n[3]_i_109_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533   217.657 r  time_n_reg[3]_i_42/CO[2]
                         net (fo=4, routed)           0.573   218.230    smg/time_n[0]_i_4_0[0]
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.310   218.540 r  smg/time_n[2]_i_10/O
                         net (fo=1, routed)           0.422   218.962    smg/time_n[2]_i_10_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I0_O)        0.124   219.086 r  smg/time_n[2]_i_4/O
                         net (fo=1, routed)           0.858   219.944    smg/time_n[2]_i_4_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.124   220.068 r  smg/time_n[2]_i_1/O
                         net (fo=1, routed)           0.000   220.068    smg/time_n[2]
    SLICE_X7Y86          FDCE                                         r  smg/time_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.488   201.488    smg/CLK
    SLICE_X7Y86          FDCE                                         r  smg/time_n_reg[2]/C
                         clock pessimism              0.000   201.488    
                         clock uncertainty           -0.610   200.878    
    SLICE_X7Y86          FDCE (Setup_fdce_C_D)        0.032   200.910    smg/time_n_reg[2]
  -------------------------------------------------------------------
                         required time                        200.910    
                         arrival time                        -220.068    
  -------------------------------------------------------------------
                         slack                                -19.158    

Slack (VIOLATED) :        -19.155ns  (required time - arrival time)
  Source:                 frequency_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@192.000ns)
  Data Path Delay:        22.795ns  (logic 10.889ns (47.770%)  route 11.906ns (52.230%))
  Logic Levels:           36  (CARRY4=20 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 201.494 - 200.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 197.321 - 192.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    192.000   192.000 r  
    L16                                               0.000   192.000 r  da_clk (IN)
                         net (fo=0)                   0.000   192.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491   193.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076   195.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   195.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.653   197.321    da_clk_IBUF_BUFG
    SLICE_X19Y84         FDRE                                         r  frequency_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y84         FDRE (Prop_fdre_C_Q)         0.456   197.777 f  frequency_reg[9]/Q
                         net (fo=174, routed)         1.249   199.026    data2[1]
    SLICE_X17Y78         LUT3 (Prop_lut3_I1_O)        0.124   199.150 r  time_n[3]_i_892/O
                         net (fo=2, routed)           0.490   199.640    time_n[3]_i_892_n_0
    SLICE_X16Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   200.044 r  time_n_reg[2]_i_813/CO[3]
                         net (fo=1, routed)           0.000   200.044    time_n_reg[2]_i_813_n_0
    SLICE_X16Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   200.161 r  time_n_reg[2]_i_740/CO[3]
                         net (fo=1, routed)           0.000   200.161    time_n_reg[2]_i_740_n_0
    SLICE_X16Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   200.476 r  time_n_reg[2]_i_664/O[3]
                         net (fo=4, routed)           0.741   201.217    time_n_reg[2]_i_664_n_4
    SLICE_X18Y87         LUT6 (Prop_lut6_I5_O)        0.307   201.524 r  time_n[2]_i_568/O
                         net (fo=2, routed)           1.118   202.642    time_n[2]_i_568_n_0
    SLICE_X14Y85         LUT6 (Prop_lut6_I0_O)        0.124   202.766 r  time_n[2]_i_572/O
                         net (fo=1, routed)           0.000   202.766    time_n[2]_i_572_n_0
    SLICE_X14Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   203.167 r  time_n_reg[2]_i_456/CO[3]
                         net (fo=1, routed)           0.000   203.167    time_n_reg[2]_i_456_n_0
    SLICE_X14Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   203.281 r  time_n_reg[2]_i_354/CO[3]
                         net (fo=1, routed)           0.000   203.281    time_n_reg[2]_i_354_n_0
    SLICE_X14Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   203.395 r  time_n_reg[2]_i_257/CO[3]
                         net (fo=1, routed)           0.000   203.395    time_n_reg[2]_i_257_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   203.509 r  time_n_reg[2]_i_201/CO[3]
                         net (fo=1, routed)           0.000   203.509    time_n_reg[2]_i_201_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   203.843 f  time_n_reg[2]_i_326/O[1]
                         net (fo=12, routed)          1.087   204.930    time_n_reg[2]_i_326_n_6
    SLICE_X13Y86         LUT3 (Prop_lut3_I2_O)        0.331   205.261 r  time_n[2]_i_334/O
                         net (fo=2, routed)           0.860   206.121    time_n[2]_i_334_n_0
    SLICE_X13Y86         LUT4 (Prop_lut4_I0_O)        0.332   206.453 r  time_n[2]_i_338/O
                         net (fo=1, routed)           0.000   206.453    time_n[2]_i_338_n_0
    SLICE_X13Y86         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   206.851 r  time_n_reg[2]_i_248/CO[3]
                         net (fo=1, routed)           0.000   206.851    time_n_reg[2]_i_248_n_0
    SLICE_X13Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   207.073 r  time_n_reg[2]_i_247/O[0]
                         net (fo=2, routed)           0.682   207.754    time_n_reg[2]_i_247_n_7
    SLICE_X8Y86          LUT2 (Prop_lut2_I0_O)        0.299   208.053 r  time_n[2]_i_251/O
                         net (fo=1, routed)           0.000   208.053    time_n[2]_i_251_n_0
    SLICE_X8Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   208.586 r  time_n_reg[2]_i_196/CO[3]
                         net (fo=1, routed)           0.000   208.586    time_n_reg[2]_i_196_n_0
    SLICE_X8Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   208.909 r  time_n_reg[2]_i_139/O[1]
                         net (fo=1, routed)           0.596   209.506    time_n_reg[2]_i_139_n_6
    SLICE_X10Y87         LUT2 (Prop_lut2_I1_O)        0.306   209.812 r  time_n[2]_i_77/O
                         net (fo=1, routed)           0.000   209.812    time_n[2]_i_77_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   210.345 r  time_n_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   210.345    time_n_reg[2]_i_37_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   210.564 f  time_n_reg[2]_i_138/O[0]
                         net (fo=1, routed)           0.669   211.232    time_n_reg[2]_i_138_n_7
    SLICE_X9Y85          LUT1 (Prop_lut1_I0_O)        0.295   211.527 r  time_n[2]_i_74/O
                         net (fo=1, routed)           0.000   211.527    time_n[2]_i_74_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491   212.018 r  time_n_reg[2]_i_36/CO[1]
                         net (fo=63, routed)          0.656   212.675    smg/time_n[3]_i_330[0]
    SLICE_X6Y86          LUT3 (Prop_lut3_I1_O)        0.329   213.004 r  smg/time_n[0]_i_16/O
                         net (fo=18, routed)          0.509   213.513    cntd10[20]
    SLICE_X7Y86          LUT6 (Prop_lut6_I3_O)        0.124   213.637 r  time_n[3]_i_311/O
                         net (fo=3, routed)           0.456   214.093    time_n[3]_i_311_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124   214.217 r  time_n[3]_i_314/O
                         net (fo=1, routed)           0.000   214.217    time_n[3]_i_314_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   214.618 r  time_n_reg[3]_i_208/CO[3]
                         net (fo=1, routed)           0.000   214.618    time_n_reg[3]_i_208_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   214.840 r  time_n_reg[3]_i_213/O[0]
                         net (fo=3, routed)           0.627   215.467    time_n_reg[3]_i_213_n_7
    SLICE_X6Y84          LUT5 (Prop_lut5_I4_O)        0.299   215.766 r  time_n[3]_i_209/O
                         net (fo=1, routed)           0.000   215.766    time_n[3]_i_209_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   216.142 r  time_n_reg[3]_i_114/CO[3]
                         net (fo=1, routed)           0.000   216.142    time_n_reg[3]_i_114_n_0
    SLICE_X6Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   216.361 r  time_n_reg[3]_i_44/O[0]
                         net (fo=3, routed)           0.335   216.695    time_n_reg[3]_i_44_n_7
    SLICE_X9Y86          LUT4 (Prop_lut4_I0_O)        0.295   216.990 r  time_n[3]_i_119/O
                         net (fo=1, routed)           0.472   217.462    time_n[3]_i_119_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456   217.918 r  time_n_reg[3]_i_46/CO[1]
                         net (fo=4, routed)           0.909   218.828    smg/time_n[0]_i_5_2[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.332   219.160 r  smg/time_n[1]_i_10/O
                         net (fo=1, routed)           0.000   219.160    smg/cntd1[1]
    SLICE_X10Y96         MUXF7 (Prop_muxf7_I0_O)      0.209   219.369 r  smg/time_n_reg[1]_i_5/O
                         net (fo=1, routed)           0.450   219.819    smg/time_n_reg[1]_i_5_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.297   220.116 r  smg/time_n[1]_i_1/O
                         net (fo=1, routed)           0.000   220.116    smg/time_n[1]
    SLICE_X10Y94         FDCE                                         r  smg/time_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.494   201.494    smg/CLK
    SLICE_X10Y94         FDCE                                         r  smg/time_n_reg[1]/C
                         clock pessimism              0.000   201.494    
                         clock uncertainty           -0.610   200.884    
    SLICE_X10Y94         FDCE (Setup_fdce_C_D)        0.077   200.961    smg/time_n_reg[1]
  -------------------------------------------------------------------
                         required time                        200.961    
                         arrival time                        -220.116    
  -------------------------------------------------------------------
                         slack                                -19.155    

Slack (VIOLATED) :        -19.099ns  (required time - arrival time)
  Source:                 frequency_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@192.000ns)
  Data Path Delay:        22.743ns  (logic 9.871ns (43.402%)  route 12.872ns (56.598%))
  Logic Levels:           29  (CARRY4=15 LUT2=2 LUT3=3 LUT4=2 LUT5=5 LUT6=2)
  Clock Path Skew:        -3.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 201.494 - 200.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 197.316 - 192.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    192.000   192.000 r  
    L16                                               0.000   192.000 r  da_clk (IN)
                         net (fo=0)                   0.000   192.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491   193.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076   195.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   195.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.648   197.316    da_clk_IBUF_BUFG
    SLICE_X19Y80         FDRE                                         r  frequency_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_fdre_C_Q)         0.456   197.772 r  frequency_reg[4]/Q
                         net (fo=166, routed)         1.378   199.150    frequency_reg_n_0_[4]
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.152   199.302 r  time_n[3]_i_788/O
                         net (fo=4, routed)           0.845   200.147    time_n[3]_i_788_n_0
    SLICE_X15Y85         LUT4 (Prop_lut4_I3_O)        0.332   200.479 r  time_n[2]_i_685/O
                         net (fo=1, routed)           0.000   200.479    time_n[2]_i_685_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.877 r  time_n_reg[2]_i_595/CO[3]
                         net (fo=1, routed)           0.000   200.877    time_n_reg[2]_i_595_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   200.991 r  time_n_reg[2]_i_490/CO[3]
                         net (fo=1, routed)           0.000   200.991    time_n_reg[2]_i_490_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   201.325 r  time_n_reg[2]_i_379/O[1]
                         net (fo=3, routed)           1.105   202.430    time_n_reg[2]_i_379_n_6
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.303   202.733 r  time_n[2]_i_384/O
                         net (fo=2, routed)           0.434   203.167    time_n[2]_i_384_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I4_O)        0.124   203.291 r  time_n[2]_i_270/O
                         net (fo=2, routed)           0.711   204.002    time_n[2]_i_270_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   204.528 r  time_n_reg[2]_i_206/CO[3]
                         net (fo=1, routed)           0.000   204.528    time_n_reg[2]_i_206_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   204.750 r  time_n_reg[2]_i_144/O[0]
                         net (fo=11, routed)          1.092   205.842    time_n_reg[2]_i_144_n_7
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.329   206.171 r  time_n[2]_i_148/O
                         net (fo=2, routed)           0.580   206.751    time_n[2]_i_148_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588   207.339 r  time_n_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   207.339    time_n_reg[2]_i_85_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   207.562 r  time_n_reg[2]_i_215/O[0]
                         net (fo=1, routed)           0.596   208.158    time_n_reg[2]_i_215_n_7
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.299   208.457 r  time_n[2]_i_145/O
                         net (fo=1, routed)           0.000   208.457    time_n[2]_i_145_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   208.858 r  time_n_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000   208.858    time_n_reg[2]_i_84_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   209.080 r  time_n_reg[2]_i_89/O[0]
                         net (fo=1, routed)           0.581   209.660    time_n_reg[2]_i_89_n_7
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.299   209.959 r  time_n[2]_i_48/O
                         net (fo=1, routed)           0.000   209.959    time_n[2]_i_48_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   210.186 r  time_n_reg[2]_i_22/O[1]
                         net (fo=14, routed)          0.639   210.825    time_n_reg[2]_i_22_n_6
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877   211.702 r  time_n_reg[2]_i_20/CO[2]
                         net (fo=55, routed)          0.761   212.463    time_n_reg[2]_i_20_n_1
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.310   212.773 r  time_n[3]_i_292/O
                         net (fo=2, routed)           0.789   213.562    time_n[3]_i_292_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124   213.686 r  time_n[3]_i_296/O
                         net (fo=1, routed)           0.000   213.686    time_n[3]_i_296_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   214.266 r  time_n_reg[3]_i_191/O[2]
                         net (fo=3, routed)           0.738   215.005    time_n_reg[3]_i_191_n_5
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.302   215.307 r  time_n[3]_i_192/O
                         net (fo=1, routed)           0.000   215.307    time_n[3]_i_192_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   215.708 r  time_n_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000   215.708    time_n_reg[3]_i_99_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   216.042 r  time_n_reg[3]_i_40/O[1]
                         net (fo=3, routed)           0.449   216.491    time_n_reg[3]_i_40_n_6
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.303   216.794 r  time_n[3]_i_109/O
                         net (fo=1, routed)           0.331   217.124    time_n[3]_i_109_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533   217.657 f  time_n_reg[3]_i_42/CO[2]
                         net (fo=4, routed)           0.764   218.422    smg/time_n[0]_i_4_0[0]
    SLICE_X9Y88          LUT5 (Prop_lut5_I0_O)        0.310   218.732 r  smg/time_n[0]_i_11/O
                         net (fo=1, routed)           0.671   219.403    smg/time_n[0]_i_11_n_0
    SLICE_X12Y94         LUT5 (Prop_lut5_I1_O)        0.124   219.527 r  smg/time_n[0]_i_4/O
                         net (fo=1, routed)           0.409   219.936    smg/time_n[0]_i_4_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I3_O)        0.124   220.060 r  smg/time_n[0]_i_1/O
                         net (fo=1, routed)           0.000   220.060    smg/time_n[0]
    SLICE_X10Y95         FDCE                                         r  smg/time_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.494   201.494    smg/CLK
    SLICE_X10Y95         FDCE                                         r  smg/time_n_reg[0]/C
                         clock pessimism              0.000   201.494    
                         clock uncertainty           -0.610   200.884    
    SLICE_X10Y95         FDCE (Setup_fdce_C_D)        0.077   200.961    smg/time_n_reg[0]
  -------------------------------------------------------------------
                         required time                        200.961    
                         arrival time                        -220.060    
  -------------------------------------------------------------------
                         slack                                -19.099    

Slack (VIOLATED) :        -18.958ns  (required time - arrival time)
  Source:                 frequency_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - sys_clk_pin rise@192.000ns)
  Data Path Delay:        22.545ns  (logic 10.134ns (44.949%)  route 12.411ns (55.051%))
  Logic Levels:           29  (CARRY4=15 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -3.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 201.483 - 200.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 197.316 - 192.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    192.000   192.000 r  
    L16                                               0.000   192.000 r  da_clk (IN)
                         net (fo=0)                   0.000   192.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491   193.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076   195.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   195.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.648   197.316    da_clk_IBUF_BUFG
    SLICE_X19Y80         FDRE                                         r  frequency_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_fdre_C_Q)         0.456   197.772 r  frequency_reg[4]/Q
                         net (fo=166, routed)         1.378   199.150    frequency_reg_n_0_[4]
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.152   199.302 r  time_n[3]_i_788/O
                         net (fo=4, routed)           0.845   200.147    time_n[3]_i_788_n_0
    SLICE_X15Y85         LUT4 (Prop_lut4_I3_O)        0.332   200.479 r  time_n[2]_i_685/O
                         net (fo=1, routed)           0.000   200.479    time_n[2]_i_685_n_0
    SLICE_X15Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   200.877 r  time_n_reg[2]_i_595/CO[3]
                         net (fo=1, routed)           0.000   200.877    time_n_reg[2]_i_595_n_0
    SLICE_X15Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   200.991 r  time_n_reg[2]_i_490/CO[3]
                         net (fo=1, routed)           0.000   200.991    time_n_reg[2]_i_490_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   201.325 r  time_n_reg[2]_i_379/O[1]
                         net (fo=3, routed)           1.105   202.430    time_n_reg[2]_i_379_n_6
    SLICE_X12Y79         LUT3 (Prop_lut3_I1_O)        0.303   202.733 r  time_n[2]_i_384/O
                         net (fo=2, routed)           0.434   203.167    time_n[2]_i_384_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I4_O)        0.124   203.291 r  time_n[2]_i_270/O
                         net (fo=2, routed)           0.711   204.002    time_n[2]_i_270_n_0
    SLICE_X15Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   204.528 r  time_n_reg[2]_i_206/CO[3]
                         net (fo=1, routed)           0.000   204.528    time_n_reg[2]_i_206_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   204.750 r  time_n_reg[2]_i_144/O[0]
                         net (fo=11, routed)          1.092   205.842    time_n_reg[2]_i_144_n_7
    SLICE_X13Y81         LUT3 (Prop_lut3_I0_O)        0.329   206.171 r  time_n[2]_i_148/O
                         net (fo=2, routed)           0.580   206.751    time_n[2]_i_148_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588   207.339 r  time_n_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000   207.339    time_n_reg[2]_i_85_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   207.562 r  time_n_reg[2]_i_215/O[0]
                         net (fo=1, routed)           0.596   208.158    time_n_reg[2]_i_215_n_7
    SLICE_X13Y79         LUT2 (Prop_lut2_I1_O)        0.299   208.457 r  time_n[2]_i_145/O
                         net (fo=1, routed)           0.000   208.457    time_n[2]_i_145_n_0
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   208.858 r  time_n_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000   208.858    time_n_reg[2]_i_84_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   209.080 r  time_n_reg[2]_i_89/O[0]
                         net (fo=1, routed)           0.581   209.660    time_n_reg[2]_i_89_n_7
    SLICE_X9Y80          LUT2 (Prop_lut2_I1_O)        0.299   209.959 r  time_n[2]_i_48/O
                         net (fo=1, routed)           0.000   209.959    time_n[2]_i_48_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   210.186 r  time_n_reg[2]_i_22/O[1]
                         net (fo=14, routed)          0.639   210.825    time_n_reg[2]_i_22_n_6
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.877   211.702 r  time_n_reg[2]_i_20/CO[2]
                         net (fo=55, routed)          0.761   212.463    time_n_reg[2]_i_20_n_1
    SLICE_X3Y81          LUT5 (Prop_lut5_I3_O)        0.310   212.773 r  time_n[3]_i_292/O
                         net (fo=2, routed)           0.789   213.562    time_n[3]_i_292_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I0_O)        0.124   213.686 r  time_n[3]_i_296/O
                         net (fo=1, routed)           0.000   213.686    time_n[3]_i_296_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   214.266 r  time_n_reg[3]_i_191/O[2]
                         net (fo=3, routed)           0.738   215.005    time_n_reg[3]_i_191_n_5
    SLICE_X5Y79          LUT5 (Prop_lut5_I0_O)        0.302   215.307 r  time_n[3]_i_192/O
                         net (fo=1, routed)           0.000   215.307    time_n[3]_i_192_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   215.708 r  time_n_reg[3]_i_99/CO[3]
                         net (fo=1, routed)           0.000   215.708    time_n_reg[3]_i_99_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   216.042 r  time_n_reg[3]_i_40/O[1]
                         net (fo=3, routed)           0.449   216.491    time_n_reg[3]_i_40_n_6
    SLICE_X5Y83          LUT4 (Prop_lut4_I0_O)        0.303   216.794 r  time_n[3]_i_109/O
                         net (fo=1, routed)           0.331   217.124    time_n[3]_i_109_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533   217.657 r  time_n_reg[3]_i_42/CO[2]
                         net (fo=4, routed)           0.765   218.423    smg/time_n[0]_i_4_0[0]
    SLICE_X8Y79          LUT6 (Prop_lut6_I3_O)        0.310   218.733 r  smg/time_n[3]_i_15/O
                         net (fo=1, routed)           0.000   218.733    smg/cntm2[3]
    SLICE_X8Y79          MUXF7 (Prop_muxf7_I1_O)      0.214   218.947 r  smg/time_n_reg[3]_i_4/O
                         net (fo=1, routed)           0.618   219.565    smg/time_n_reg[3]_i_4_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I3_O)        0.297   219.862 r  smg/time_n[3]_i_1/O
                         net (fo=1, routed)           0.000   219.862    smg/time_n[3]
    SLICE_X11Y79         FDCE                                         r  smg/time_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.474   201.474    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164   198.310 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.909    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   200.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          1.483   201.483    smg/CLK
    SLICE_X11Y79         FDCE                                         r  smg/time_n_reg[3]/C
                         clock pessimism              0.000   201.483    
                         clock uncertainty           -0.610   200.873    
    SLICE_X11Y79         FDCE (Setup_fdce_C_D)        0.031   200.904    smg/time_n_reg[3]
  -------------------------------------------------------------------
                         required time                        200.904    
                         arrival time                        -219.862    
  -------------------------------------------------------------------
                         slack                                -18.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 frequency_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.231ns (18.519%)  route 1.016ns (81.481%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     1.464    da_clk_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  frequency_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  frequency_reg[31]/Q
                         net (fo=94, routed)          0.793     2.398    smg/Q[31]
    SLICE_X10Y95         LUT6 (Prop_lut6_I2_O)        0.045     2.443 r  smg/time_n[0]_i_2/O
                         net (fo=1, routed)           0.223     2.666    smg/time_n[0]_i_2_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.045     2.711 r  smg/time_n[0]_i_1/O
                         net (fo=1, routed)           0.000     2.711    smg/time_n[0]
    SLICE_X10Y95         FDCE                                         r  smg/time_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.831     0.831    smg/CLK
    SLICE_X10Y95         FDCE                                         r  smg/time_n_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.610     1.441    
    SLICE_X10Y95         FDCE (Hold_fdce_C_D)         0.120     1.561    smg/time_n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 frequency_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.451ns (28.382%)  route 1.138ns (71.618%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     1.464    da_clk_IBUF_BUFG
    SLICE_X17Y81         FDRE                                         r  frequency_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  frequency_reg[3]/Q
                         net (fo=171, routed)         0.434     2.039    frequency_reg_n_0_[3]
    SLICE_X12Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.084 r  time_n[3]_i_72/O
                         net (fo=1, routed)           0.000     2.084    time_n[3]_i_72_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.148 r  time_n_reg[3]_i_33/O[3]
                         net (fo=8, routed)           0.218     2.367    smg/time_n[0]_i_9_0[2]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.111     2.478 f  smg/time_n[2]_i_8/O
                         net (fo=1, routed)           0.343     2.820    smg/time_n[2]_i_8_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.045     2.865 r  smg/time_n[2]_i_3/O
                         net (fo=1, routed)           0.143     3.008    smg/time_n[2]_i_3_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.045     3.053 r  smg/time_n[2]_i_1/O
                         net (fo=1, routed)           0.000     3.053    smg/time_n[2]
    SLICE_X7Y86          FDCE                                         r  smg/time_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.826     0.826    smg/CLK
    SLICE_X7Y86          FDCE                                         r  smg/time_n_reg[2]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.610     1.436    
    SLICE_X7Y86          FDCE (Hold_fdce_C_D)         0.092     1.528    smg/time_n_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 frequency_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.276ns (16.844%)  route 1.363ns (83.156%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     1.464    da_clk_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  frequency_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  frequency_reg[31]/Q
                         net (fo=94, routed)          0.778     2.383    smg/Q[31]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.045     2.428 r  smg/time_n[3]_i_7/O
                         net (fo=1, routed)           0.054     2.482    smg/time_n[3]_i_7_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.527 r  smg/time_n[3]_i_2/O
                         net (fo=1, routed)           0.531     3.057    smg/time_n[3]_i_2_n_0
    SLICE_X11Y79         LUT6 (Prop_lut6_I0_O)        0.045     3.102 r  smg/time_n[3]_i_1/O
                         net (fo=1, routed)           0.000     3.102    smg/time_n[3]
    SLICE_X11Y79         FDCE                                         r  smg/time_n_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.820     0.820    smg/CLK
    SLICE_X11Y79         FDCE                                         r  smg/time_n_reg[3]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.610     1.430    
    SLICE_X11Y79         FDCE (Hold_fdce_C_D)         0.092     1.522    smg/time_n_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.650ns  (arrival time - required time)
  Source:                 frequency_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            smg/time_n_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.276ns (15.803%)  route 1.470ns (84.197%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.610ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.548ns
    Phase Error              (PE):    0.333ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     1.464    da_clk_IBUF_BUFG
    SLICE_X21Y85         FDRE                                         r  frequency_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  frequency_reg[31]/Q
                         net (fo=94, routed)          0.965     2.570    smg/Q[31]
    SLICE_X10Y99         LUT4 (Prop_lut4_I1_O)        0.045     2.615 r  smg/time_n[1]_i_6/O
                         net (fo=1, routed)           0.108     2.723    smg/time_n[1]_i_6_n_0
    SLICE_X10Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.768 r  smg/time_n[1]_i_2/O
                         net (fo=1, routed)           0.397     3.165    smg/time_n[1]_i_2_n_0
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.045     3.210 r  smg/time_n[1]_i_1/O
                         net (fo=1, routed)           0.000     3.210    smg/time_n[1]
    SLICE_X10Y94         FDCE                                         r  smg/time_n_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.809     0.809    instance_name/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=66, routed)          0.831     0.831    smg/CLK
    SLICE_X10Y94         FDCE                                         r  smg/time_n_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.610     1.441    
    SLICE_X10Y94         FDCE (Hold_fdce_C_D)         0.120     1.561    smg/time_n_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  1.650    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.154ns,  Total Violation       -0.154ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.165ns (28.952%)  route 5.313ns (71.048%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.048     7.299    da_data1[0]
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.423 r  da_data0_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.542     7.965    da_data0_reg[0]_LDC_i_2_n_0
    SLICE_X26Y61         LDCE (SetClr_ldce_CLR_Q)     0.885     8.850 f  da_data0_reg[0]_LDC/Q
                         net (fo=46, routed)          0.897     9.747    da_data0_reg[0]_LDC_n_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124     9.871 r  da_data002_i_12/O
                         net (fo=136, routed)         2.160    12.031    da_data002_i_12_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I1_O)        0.150    12.181 f  da_data00_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.667    12.848    da_data00_reg[0]_LDC_i_2_n_0
    SLICE_X39Y90         FDCE                                         f  da_data00_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.560    12.951    da_clk_IBUF_BUFG
    SLICE_X39Y90         FDCE                                         r  da_data00_reg[0]_C/C
                         clock pessimism              0.391    13.342    
                         clock uncertainty           -0.035    13.307    
    SLICE_X39Y90         FDCE (Recov_fdce_C_CLR)     -0.613    12.694    da_data00_reg[0]_C
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                 -0.154    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 2.139ns (29.625%)  route 5.081ns (70.375%))
  Logic Levels:           4  (LDCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           1.048     7.299    da_data1[0]
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.423 r  da_data0_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.542     7.965    da_data0_reg[0]_LDC_i_2_n_0
    SLICE_X26Y61         LDCE (SetClr_ldce_CLR_Q)     0.885     8.850 f  da_data0_reg[0]_LDC/Q
                         net (fo=46, routed)          0.897     9.747    da_data0_reg[0]_LDC_n_0
    SLICE_X30Y63         LUT3 (Prop_lut3_I1_O)        0.124     9.871 f  da_data002_i_12/O
                         net (fo=136, routed)         1.883    11.754    da_data002_i_12_n_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124    11.878 f  da_data00_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.712    12.590    da_data00_reg[0]_LDC_i_1_n_0
    SLICE_X40Y89         FDPE                                         f  da_data00_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.561    12.952    da_clk_IBUF_BUFG
    SLICE_X40Y89         FDPE                                         r  da_data00_reg[0]_P/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X40Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    12.949    da_data00_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[10]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 2.015ns (28.331%)  route 5.097ns (71.669%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.700     5.369    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.251 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=3, routed)           0.660     6.910    da_data1[10]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.034 r  da_data0_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.485     7.520    da_data0_reg[10]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.885     8.405 f  da_data0_reg[10]_LDC/Q
                         net (fo=42, routed)          3.016    11.421    da_data0_reg[10]_LDC_n_0
    SLICE_X43Y90         LUT4 (Prop_lut4_I2_O)        0.124    11.545 f  da_data00_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.936    12.481    da_data00_reg[10]_LDC_i_1_n_0
    SLICE_X43Y89         FDPE                                         f  da_data00_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.561    12.952    da_clk_IBUF_BUFG
    SLICE_X43Y89         FDPE                                         r  da_data00_reg[10]_P/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X43Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    12.949    da_data00_reg[10]_P
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 2.028ns (30.189%)  route 4.690ns (69.811%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 12.942 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=3, routed)           1.103     7.355    da_data1[3]
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.479 r  da_data0_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.494     7.973    da_data0_reg[3]_LDC_i_2_n_0
    SLICE_X28Y63         LDCE (SetClr_ldce_CLR_Q)     0.898     8.871 f  da_data0_reg[3]_LDC/Q
                         net (fo=79, routed)          2.388    11.259    da_data0_reg[3]_LDC_n_0
    SLICE_X43Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.383 f  da_data00_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.705    12.088    da_data00_reg[3]_LDC_i_1_n_0
    SLICE_X43Y71         FDPE                                         f  da_data00_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.551    12.942    da_clk_IBUF_BUFG
    SLICE_X43Y71         FDPE                                         r  da_data00_reg[3]_P/C
                         clock pessimism              0.391    13.333    
                         clock uncertainty           -0.035    13.298    
    SLICE_X43Y71         FDPE (Recov_fdpe_C_PRE)     -0.359    12.939    da_data00_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -12.088    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 2.211ns (33.936%)  route 4.304ns (66.064%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.700     5.369    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.251 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.783     7.034    da_data1[7]
    SLICE_X27Y58         LUT2 (Prop_lut2_I1_O)        0.118     7.152 r  da_data0_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.648     7.800    da_data0_reg[7]_LDC_i_2_n_0
    SLICE_X26Y58         LDCE (SetClr_ldce_CLR_Q)     1.087     8.887 f  da_data0_reg[7]_LDC/Q
                         net (fo=39, routed)          2.513    11.400    da_data0_reg[7]_LDC_n_0
    SLICE_X43Y94         LUT4 (Prop_lut4_I2_O)        0.124    11.524 f  da_data00_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.360    11.884    da_data00_reg[7]_LDC_i_1_n_0
    SLICE_X43Y93         FDPE                                         f  da_data00_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.563    12.954    da_clk_IBUF_BUFG
    SLICE_X43Y93         FDPE                                         r  da_data00_reg[7]_P/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X43Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    12.951    da_data00_reg[7]_P
  -------------------------------------------------------------------
                         required time                         12.951    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[10]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.438ns  (logic 2.015ns (31.297%)  route 4.423ns (68.703%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.700     5.369    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     6.251 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=3, routed)           0.660     6.910    da_data1[10]
    SLICE_X29Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.034 r  da_data0_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.485     7.520    da_data0_reg[10]_LDC_i_2_n_0
    SLICE_X29Y57         LDCE (SetClr_ldce_CLR_Q)     0.885     8.405 f  da_data0_reg[10]_LDC/Q
                         net (fo=42, routed)          2.454    10.859    da_data0_reg[10]_LDC_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I2_O)        0.124    10.983 f  da_data00_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.824    11.807    da_data00_reg[10]_LDC_i_2_n_0
    SLICE_X41Y89         FDCE                                         f  da_data00_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.561    12.952    da_clk_IBUF_BUFG
    SLICE_X41Y89         FDCE                                         r  da_data00_reg[10]_C/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X41Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.903    da_data00_reg[10]_C
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 2.211ns (34.406%)  route 4.215ns (65.594%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.700     5.369    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.882     6.251 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.783     7.034    da_data1[7]
    SLICE_X27Y58         LUT2 (Prop_lut2_I1_O)        0.118     7.152 r  da_data0_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.648     7.800    da_data0_reg[7]_LDC_i_2_n_0
    SLICE_X26Y58         LDCE (SetClr_ldce_CLR_Q)     1.087     8.887 f  da_data0_reg[7]_LDC/Q
                         net (fo=39, routed)          2.035    10.922    da_data0_reg[7]_LDC_n_0
    SLICE_X43Y94         LUT4 (Prop_lut4_I2_O)        0.124    11.046 f  da_data00_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.749    11.795    da_data00_reg[7]_LDC_i_2_n_0
    SLICE_X42Y94         FDCE                                         f  da_data00_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.563    12.954    da_clk_IBUF_BUFG
    SLICE_X42Y94         FDCE                                         r  da_data00_reg[7]_C/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y94         FDCE (Recov_fdce_C_CLR)     -0.319    12.991    da_data00_reg[7]_C
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[9]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.191ns  (logic 2.028ns (32.755%)  route 4.163ns (67.245%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.700     5.369    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.251 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           0.852     7.102    da_data1[9]
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.226 r  da_data0_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.627     7.853    da_data0_reg[9]_LDC_i_2_n_0
    SLICE_X32Y57         LDCE (SetClr_ldce_CLR_Q)     0.898     8.751 f  da_data0_reg[9]_LDC/Q
                         net (fo=66, routed)          2.098    10.849    da_data0_reg[9]_LDC_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124    10.973 f  da_data00_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.587    11.560    da_data00_reg[9]_LDC_i_1_n_0
    SLICE_X38Y73         FDPE                                         f  da_data00_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.547    12.938    da_clk_IBUF_BUFG
    SLICE_X38Y73         FDPE                                         r  da_data00_reg[9]_P/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X38Y73         FDPE (Recov_fdpe_C_PRE)     -0.361    12.933    da_data00_reg[9]_P
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[9]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.142ns  (logic 2.028ns (33.016%)  route 4.114ns (66.984%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.700     5.369    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     6.251 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=3, routed)           0.852     7.102    da_data1[9]
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.226 r  da_data0_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.627     7.853    da_data0_reg[9]_LDC_i_2_n_0
    SLICE_X32Y57         LDCE (SetClr_ldce_CLR_Q)     0.898     8.751 f  da_data0_reg[9]_LDC/Q
                         net (fo=66, routed)          2.096    10.847    da_data0_reg[9]_LDC_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I2_O)        0.124    10.971 f  da_data00_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.540    11.511    da_data00_reg[9]_LDC_i_2_n_0
    SLICE_X37Y73         FDCE                                         f  da_data00_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.547    12.938    da_clk_IBUF_BUFG
    SLICE_X37Y73         FDCE                                         r  da_data00_reg[9]_C/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X37Y73         FDCE (Recov_fdce_C_CLR)     -0.405    12.889    da_data00_reg[9]_C
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -11.511    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[1]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 2.015ns (32.962%)  route 4.098ns (67.038%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.701     5.370    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     6.252 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=3, routed)           1.054     7.306    da_data1[1]
    SLICE_X27Y62         LUT2 (Prop_lut2_I1_O)        0.124     7.430 r  da_data0_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.400     7.830    da_data0_reg[1]_LDC_i_2_n_0
    SLICE_X27Y62         LDCE (SetClr_ldce_CLR_Q)     0.885     8.715 f  da_data0_reg[1]_LDC/Q
                         net (fo=79, routed)          2.109    10.825    da_data0_reg[1]_LDC_n_0
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.124    10.949 f  da_data00_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.534    11.483    da_data00_reg[1]_LDC_i_1_n_0
    SLICE_X41Y58         FDPE                                         f  da_data00_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  da_clk (IN)
                         net (fo=0)                   0.000     8.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.562    12.953    da_clk_IBUF_BUFG
    SLICE_X41Y58         FDPE                                         r  da_data00_reg[1]_P/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X41Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    12.950    da_data00_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.950    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  1.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 da_data0_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[4]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.367%)  route 0.577ns (75.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.551     1.463    da_clk_IBUF_BUFG
    SLICE_X29Y69         FDCE                                         r  da_data0_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141     1.604 r  da_data0_reg[4]_C/Q
                         net (fo=43, routed)          0.447     2.050    da_data0_reg[4]_C_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.045     2.095 f  da_data00_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.131     2.226    da_data00_reg[4]_LDC_i_2_n_0
    SLICE_X35Y55         FDCE                                         f  da_data00_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.829     1.988    da_clk_IBUF_BUFG
    SLICE_X35Y55         FDCE                                         r  da_data00_reg[4]_C/C
                         clock pessimism             -0.481     1.507    
    SLICE_X35Y55         FDCE (Remov_fdce_C_CLR)     -0.092     1.415    da_data00_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 da_data0_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.243%)  route 0.650ns (77.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     1.471    da_clk_IBUF_BUFG
    SLICE_X33Y56         FDCE                                         r  da_data0_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  da_data0_reg[5]_C/Q
                         net (fo=51, routed)          0.453     2.065    da_data0_reg[5]_C_n_0
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.045     2.110 f  da_data00_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.197     2.307    da_data00_reg[5]_LDC_i_2_n_0
    SLICE_X42Y55         FDCE                                         f  da_data00_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.858     2.017    da_clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  da_data00_reg[5]_C/C
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.469    da_data00_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 da_data0_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.445%)  route 0.646ns (75.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.559     1.471    da_clk_IBUF_BUFG
    SLICE_X32Y54         FDPE                                         r  da_data0_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  da_data0_reg[5]_P/Q
                         net (fo=50, routed)          0.445     2.079    da_data0_reg[5]_P_n_0
    SLICE_X43Y54         LUT4 (Prop_lut4_I3_O)        0.045     2.124 f  da_data00_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.201     2.326    da_data00_reg[5]_LDC_i_1_n_0
    SLICE_X43Y55         FDPE                                         f  da_data00_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.858     2.017    da_clk_IBUF_BUFG
    SLICE_X43Y55         FDPE                                         r  da_data00_reg[5]_P/C
                         clock pessimism             -0.481     1.536    
    SLICE_X43Y55         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    da_data00_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data0_reg[7]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.252ns (33.407%)  route 0.502ns (66.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.594     1.506    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.710 r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=3, routed)           0.287     1.997    da_data1[7]
    SLICE_X27Y58         LUT2 (Prop_lut2_I1_O)        0.048     2.045 f  da_data0_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.215     2.260    da_data0_reg[7]_LDC_i_2_n_0
    SLICE_X30Y63         FDCE                                         f  da_data0_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.823     1.982    da_clk_IBUF_BUFG
    SLICE_X30Y63         FDCE                                         r  da_data0_reg[7]_C/C
                         clock pessimism             -0.481     1.501    
    SLICE_X30Y63         FDCE (Remov_fdce_C_CLR)     -0.129     1.372    da_data0_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data0_reg[5]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.249ns (29.834%)  route 0.586ns (70.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.594     1.506    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.710 f  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=3, routed)           0.397     2.107    da_data1[5]
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.045     2.152 f  da_data0_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.189     2.341    da_data0_reg[5]_LDC_i_1_n_0
    SLICE_X32Y54         FDPE                                         f  da_data0_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.828     1.987    da_clk_IBUF_BUFG
    SLICE_X32Y54         FDPE                                         r  da_data0_reg[5]_P/C
                         clock pessimism             -0.481     1.506    
    SLICE_X32Y54         FDPE (Remov_fdpe_C_PRE)     -0.071     1.435    da_data0_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 da_data0_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[8]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.209ns (22.870%)  route 0.705ns (77.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     1.465    da_clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  da_data0_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  da_data0_reg[8]_C/Q
                         net (fo=35, routed)          0.455     2.084    da_data0_reg[8]_C_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I1_O)        0.045     2.129 f  da_data00_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.250     2.379    da_data00_reg[8]_LDC_i_1_n_0
    SLICE_X42Y64         FDPE                                         f  da_data00_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.853     2.012    da_clk_IBUF_BUFG
    SLICE_X42Y64         FDPE                                         r  da_data00_reg[8]_P/C
                         clock pessimism             -0.481     1.531    
    SLICE_X42Y64         FDPE (Remov_fdpe_C_PRE)     -0.071     1.460    da_data00_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 da_data0_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[4]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.827%)  route 0.707ns (79.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.551     1.463    da_clk_IBUF_BUFG
    SLICE_X29Y69         FDCE                                         r  da_data0_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDCE (Prop_fdce_C_Q)         0.141     1.604 f  da_data0_reg[4]_C/Q
                         net (fo=43, routed)          0.448     2.051    da_data0_reg[4]_C_n_0
    SLICE_X33Y55         LUT4 (Prop_lut4_I1_O)        0.045     2.096 f  da_data00_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.260     2.356    da_data00_reg[4]_LDC_i_1_n_0
    SLICE_X34Y55         FDPE                                         f  da_data00_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.829     1.988    da_clk_IBUF_BUFG
    SLICE_X34Y55         FDPE                                         r  da_data00_reg[4]_P/C
                         clock pessimism             -0.481     1.507    
    SLICE_X34Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.436    da_data00_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 da_data0_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.458%)  route 0.723ns (79.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550     1.462    da_clk_IBUF_BUFG
    SLICE_X29Y70         FDCE                                         r  da_data0_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  da_data0_reg[3]_C/Q
                         net (fo=80, routed)          0.591     2.193    da_data0_reg[3]_C_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.045     2.238 f  da_data00_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.133     2.371    da_data00_reg[3]_LDC_i_2_n_0
    SLICE_X40Y71         FDCE                                         f  da_data00_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.846     2.005    da_clk_IBUF_BUFG
    SLICE_X40Y71         FDCE                                         r  da_data00_reg[3]_C/C
                         clock pessimism             -0.481     1.524    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092     1.432    da_data00_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 da_data0_reg[8]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data00_reg[8]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.209ns (22.689%)  route 0.712ns (77.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     1.465    da_clk_IBUF_BUFG
    SLICE_X32Y67         FDCE                                         r  da_data0_reg[8]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  da_data0_reg[8]_C/Q
                         net (fo=35, routed)          0.539     2.168    da_data0_reg[8]_C_n_0
    SLICE_X42Y64         LUT4 (Prop_lut4_I1_O)        0.045     2.213 f  da_data00_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.173     2.386    da_data00_reg[8]_LDC_i_2_n_0
    SLICE_X41Y64         FDCE                                         f  da_data00_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.853     2.012    da_clk_IBUF_BUFG
    SLICE_X41Y64         FDCE                                         r  da_data00_reg[8]_C/C
                         clock pessimism             -0.481     1.531    
    SLICE_X41Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    da_data00_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_data0_reg[0]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.249ns (29.600%)  route 0.592ns (70.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.595     1.507    Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.711 r  Sin/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=3, routed)           0.408     2.119    da_data1[0]
    SLICE_X26Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.164 f  da_data0_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.348    da_data0_reg[0]_LDC_i_2_n_0
    SLICE_X27Y61         FDCE                                         f  da_data0_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  da_clk (IN)
                         net (fo=0)                   0.000     0.000    da_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  da_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    da_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  da_clk_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.826     1.985    da_clk_IBUF_BUFG
    SLICE_X27Y61         FDCE                                         r  da_data0_reg[0]_C/C
                         clock pessimism             -0.500     1.485    
    SLICE_X27Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.393    da_data0_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.956    





