
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.36
 Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k wb_dma_defines.vh dma_wrapper_top.v wb_dma_ch_arb.v wb_dma_ch_pri_enc.v wb_dma_ch_sel.v wb_dma_de.v wb_dma_inc30r.v wb_dma_pri_enc_sub.v wb_dma_rf.v wb_dma_wb_if.v wb_dma_wb_mast.v wb_dma_wb_slv.v wb_dma_ch_rf.v wb_dma_top.v

yosys> verific -vlog2k wb_dma_defines.vh dma_wrapper_top.v wb_dma_ch_arb.v wb_dma_ch_pri_enc.v wb_dma_ch_sel.v wb_dma_de.v wb_dma_inc30r.v wb_dma_pri_enc_sub.v wb_dma_rf.v wb_dma_wb_if.v wb_dma_wb_mast.v wb_dma_wb_slv.v wb_dma_ch_rf.v wb_dma_top.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr22_SW_Release, released at Thu Apr 28 20:08:21 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_defines.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_wrapper_top.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_arb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_pri_enc.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_sel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_de.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_inc30r.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_pri_enc_sub.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_if.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_mast.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_wb_slv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_ch_rf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wb_dma_top.v'

yosys> synth_rs -top dma_wrapper_top -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.52

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top dma_wrapper_top

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] dma_wrapper_top.v:2: compiling module 'dma_wrapper_top'
VERIFIC-INFO [VERI-1018] wb_dma_top.v:92: compiling module 'wb_dma_top'
VERIFIC-WARNING [VERI-1209] wb_dma_top.v:346: expression size 32 truncated to fit in target size 1
VERIFIC-INFO [VERI-1018] wb_dma_rf.v:92: compiling module 'wb_dma_rf'
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:337: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:338: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:340: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:341: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:347: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:349: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:365: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:366: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:367: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:370: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:373: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:375: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:376: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:377: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:379: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:380: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:381: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:385: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:386: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:389: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:391: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:393: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:395: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:397: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:398: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:399: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:401: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:402: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:403: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:404: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:408: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:410: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:411: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:413: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:416: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:417: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:419: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:420: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:421: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:424: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:425: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:426: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:429: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:430: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:433: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:434: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:435: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:438: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:439: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:440: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:443: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:446: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:447: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:449: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:452: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:453: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:455: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:456: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:460: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:462: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:463: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:466: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:471: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:472: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:474: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:475: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:481: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:483: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:484: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:487: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:490: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:492: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:496: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:498: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:501: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:502: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:505: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:507: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:508: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:510: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:511: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:514: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:516: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:517: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:519: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:520: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:523: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:525: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:526: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:528: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:529: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:532: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:534: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:535: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:537: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:538: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:541: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:543: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:544: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:546: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:547: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:550: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:551: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:553: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:555: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:556: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:557: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:559: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:560: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:561: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:562: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:563: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:564: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:565: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:566: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:568: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:569: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:570: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:571: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:572: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:573: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:574: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:575: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:577: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:578: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:579: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:580: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:581: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:582: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:583: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:584: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:586: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:587: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:588: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:589: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:590: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:591: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:592: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:593: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:595: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:596: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:597: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:598: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:599: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:600: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:601: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:602: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:604: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:605: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:606: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:607: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:608: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:609: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:610: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:611: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:613: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:614: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:615: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:616: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:617: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:618: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:619: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:620: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_rf.v:336: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:639: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:641: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:646: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:648: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:651: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:653: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:665: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_rf.v:668: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:310: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:313: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:314: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:324: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:326: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:343: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:345: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:358: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:372: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:374: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:382: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:384: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:392: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:394: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:406: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:409: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:422: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:427: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:436: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:444: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:446: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:448: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:457: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:478: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:480: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:489: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:493: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_rf.v:90: compiling module 'wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:264: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:276: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:284: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:293: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:306: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:320: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:331: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:335: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:339: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:356: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:362: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:378: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:388: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:469: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:499: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_rf.v:516: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_sel.v:93: compiling module 'wb_dma_ch_sel'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:407: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:442: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:445: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:451: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:458: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:461: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:467: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:470: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:473: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:476: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:479: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:482: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:485: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:488: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:491: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:494: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:497: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:500: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:503: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:506: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:509: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:512: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:515: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:518: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:521: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:524: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:527: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:530: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:533: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:536: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:539: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:542: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:545: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:548: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:552: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_sel.v:554: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:564: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:599: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:640: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:681: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:722: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:763: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:804: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:845: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:886: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-1173] wb_dma_ch_sel.v:927: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_ch_pri_enc.v:93: compiling module 'wb_dma_ch_pri_enc'
VERIFIC-INFO [VERI-1018] wb_dma_pri_enc_sub.v:78: compiling module 'wb_dma_pri_enc_sub'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:342: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:344: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:350: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:352: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:354: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:355: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:361: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:363: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_pri_enc.v:369: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_ch_arb.v:88: compiling module 'wb_dma_ch_arb'
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:149: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_ch_arb.v:150: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_ch_arb.v:163: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_de.v:84: compiling module 'wb_dma_de'
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:259: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:263: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:265: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_inc30r.v:73: compiling module 'wb_dma_inc30r'
VERIFIC-WARNING [VERI-2371] wb_dma_inc30r.v:85: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1209] wb_dma_inc30r.v:88: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:305: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:307: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:346: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:348: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:353: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:357: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:359: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:364: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:368: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:371: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:383: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:390: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:400: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:412: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:415: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:418: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:428: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:431: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:437: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:454: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:464: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_de.v:465: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] wb_dma_de.v:487: synthesis - simulation differences may occur when using full_case directive
VERIFIC-INFO [VERI-1018] wb_dma_wb_if.v:77: compiling module 'wb_dma_wb_if'
VERIFIC-INFO [VERI-1018] wb_dma_wb_mast.v:73: compiling module 'wb_dma_wb_mast'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:148: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:151: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:154: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:157: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_mast.v:160: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] wb_dma_wb_slv.v:83: compiling module 'wb_dma_wb_slv'
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:161: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:164: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:167: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:170: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] wb_dma_wb_slv.v:173: delay control is not supported for synthesis
Importing module dma_wrapper_top.
Importing module wb_dma_top.
Importing module wb_dma_ch_sel.
Importing module wb_dma_ch_arb.
Importing module wb_dma_ch_pri_enc.
Importing module wb_dma_de.
Importing module wb_dma_inc30r.
Importing module wb_dma_pri_enc_sub.
Importing module wb_dma_rf.
Importing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Importing module wb_dma_wb_if.
Importing module wb_dma_wb_mast.
Importing module wb_dma_wb_slv.

3.3.1. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Used module:     \wb_dma_top
Used module:         \wb_dma_wb_if
Used module:             \wb_dma_wb_slv
Used module:             \wb_dma_wb_mast
Used module:         \wb_dma_de
Used module:             \wb_dma_inc30r
Used module:         \wb_dma_ch_sel
Used module:             \wb_dma_ch_arb
Used module:             \wb_dma_ch_pri_enc
Used module:                 \wb_dma_pri_enc_sub
Used module:         \wb_dma_rf
Used module:             \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)

3.3.2. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Used module:     \wb_dma_top
Used module:         \wb_dma_wb_if
Used module:             \wb_dma_wb_slv
Used module:             \wb_dma_wb_mast
Used module:         \wb_dma_de
Used module:             \wb_dma_inc30r
Used module:         \wb_dma_ch_sel
Used module:             \wb_dma_ch_arb
Used module:             \wb_dma_ch_pri_enc
Used module:                 \wb_dma_pri_enc_sub
Used module:         \wb_dma_rf
Used module:             \wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Used module:             \wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module wb_dma_wb_slv.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_mast.
<suppressed ~1 debug messages>
Optimizing module wb_dma_wb_if.
Optimizing module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~25 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
<suppressed ~28 debug messages>
Optimizing module wb_dma_rf.
<suppressed ~6 debug messages>
Optimizing module wb_dma_pri_enc_sub.
<suppressed ~7 debug messages>
Optimizing module wb_dma_inc30r.
Optimizing module wb_dma_de.
<suppressed ~8 debug messages>
Optimizing module wb_dma_ch_pri_enc.
<suppressed ~7 debug messages>
Optimizing module wb_dma_ch_arb.
<suppressed ~2 debug messages>
Optimizing module wb_dma_ch_sel.
<suppressed ~40 debug messages>
Optimizing module wb_dma_top.
<suppressed ~1 debug messages>
Optimizing module dma_wrapper_top.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module wb_dma_wb_slv.
Deleting now unused module wb_dma_wb_mast.
Deleting now unused module wb_dma_wb_if.
Deleting now unused module wb_dma_ch_rf(HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b11000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b10000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0111,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0110,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01011,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0101,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01001,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01000,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b0100,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b010,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_ch_rf(CH_NO=5'b01,CH_EN=1'b0,HAVE_ARS=1'b0,HAVE_ED=1'b0,HAVE_CBUF=1'b0).
Deleting now unused module wb_dma_rf.
Deleting now unused module wb_dma_pri_enc_sub.
Deleting now unused module wb_dma_inc30r.
Deleting now unused module wb_dma_de.
Deleting now unused module wb_dma_ch_pri_enc.
Deleting now unused module wb_dma_ch_arb.
Deleting now unused module wb_dma_ch_sel.
Deleting now unused module wb_dma_top.
<suppressed ~81 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~1787 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 6776 unused cells and 44462 unused wires.
<suppressed ~8567 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module dma_wrapper_top...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~134 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_6$wb_dma_rf.v:327$23848: { \dma_top.u0.u0.ch_stop \dma_top.u0.u0.ch_rl }
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_304$wb_dma_rf.v:668$23880: \dma_top.u0.int_srcb [30:0]
    New input vector for $reduce_or cell $flatten\dma_top.\u0.$verific$reduce_or_300$wb_dma_rf.v:665$23877: \dma_top.u0.int_srca [30:0]
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_354$wb_dma_de.v:623$23474: { $flatten\dma_top.\u2.$verific$n1630$23046 $flatten\dma_top.\u2.$verific$n1631$23047 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_356$wb_dma_de.v:623$23476: { $flatten\dma_top.\u2.$verific$n1630$23046 $flatten\dma_top.\u2.$verific$n1631$23047 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_360$wb_dma_de.v:623$23480: { $flatten\dma_top.\u2.$verific$n1658$23057 $flatten\dma_top.\u2.$verific$n1635$23051 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_362$wb_dma_de.v:623$23482: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1636$23052 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_364$wb_dma_de.v:623$23484: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1637$23053 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_366$wb_dma_de.v:623$23486: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1633$23049 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_370$wb_dma_de.v:623$23490: { $flatten\dma_top.\u2.$verific$n1632$23048 $flatten\dma_top.\u2.$verific$n1667$23062 $flatten\dma_top.\u2.$verific$n1668$23063 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$Select_375$wb_dma_de.v:623$23495: { $flatten\dma_top.\u2.$verific$n1634$23050 $flatten\dma_top.\u2.$verific$n1635$23051 }
    New ctrl vector for $pmux cell $flatten\dma_top.\u2.$verific$select_371$wb_dma_de.v:623$23491: { $flatten\dma_top.\u2.$verific$n1634$23050 $flatten\dma_top.\u2.$verific$n1635$23051 $flatten\dma_top.\u2.$verific$n1636$23052 $flatten\dma_top.\u2.$verific$n1637$23053 }
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 24 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\dma_top.\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40599 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u1.$verific$slv_dout_reg$wb_dma_wb_slv.v:170$41360 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$41344 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.\u1.$verific$out_r_reg$wb_dma_inc30r.v:85$23512 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.\u0.$verific$out_r_reg$wb_dma_inc30r.v:85$23512 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$23334 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u2.$verific$state_reg$wb_dma_de.v:465$23437 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$mast1_adr_reg$wb_dma_de.v:431$23393 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$23391 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$23322 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.\u2.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19546 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19554 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19558 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19577 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40570 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:284$40545 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40561 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40580 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40574 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40600 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_s_reg$wb_dma_ch_rf.v:494$40638 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:481$40633 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_s_reg$wb_dma_ch_rf.v:462$40623 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:449$40617 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.$verific$wb_rf_dout_reg$wb_dma_rf.v:622$23852 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23872 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23870 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40577 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23866 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($aldff) from module dma_wrapper_top.
Changing const-value async load to async reset on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($aldff) from module dma_wrapper_top.
Removing never-active async load on $flatten\dma_top.\u0.\u0.$verific$ch_txsz_s_reg$wb_dma_ch_rf.v:429$40607 ($aldff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 5 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 6 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 7 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 8 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 9 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 10 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 11 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 12 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 13 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 14 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 15 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 16 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 17 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 18 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 19 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 20 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 21 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 22 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 23 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 24 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 25 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 26 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 27 on $flatten\dma_top.\u0.\u0.$verific$pointer_r_reg$wb_dma_ch_rf.v:293$40547 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$ch_eol_reg$wb_dma_ch_rf.v:284$40545 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 5 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 6 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 7 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 8 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 9 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 10 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 11 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 12 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 13 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 14 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 15 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 16 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 17 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 18 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 19 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 20 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 21 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 22 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 23 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 24 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 25 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 26 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 27 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 28 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 29 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 30 on $flatten\dma_top.\u1.$verific$ack_o_reg$wb_dma_ch_sel.v:548$19571 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u0.\u0.$verific$ch_rl_reg$wb_dma_ch_rf.v:258$40542 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 0 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.\u0.$verific$pri_out0_reg$wb_dma_ch_pri_enc.v:369$22907 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 0 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 1 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 2 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.
Setting constant 1-bit at position 3 on $flatten\dma_top.\u3.\u0.$verific$mast_be_reg$wb_dma_wb_mast.v:151$41297 ($dff) from module dma_wrapper_top.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 8 unused cells and 124 unused wires.
<suppressed ~123 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~6 debug messages>

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~143 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 1 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1043 unused cells and 1085 unused wires.
<suppressed ~1088 debug messages>

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.11.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

yosys> opt_reduce

3.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.11.23. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~108 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\dma_top.\u4.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($dff) from module dma_wrapper_top (D = \wb1s_data_i, Q = \dma_top.u4.u0.mast_dout).
Adding EN signal on $flatten\dma_top.\u3.\u0.$verific$mast_dout_reg$wb_dma_wb_mast.v:148$41295 ($dff) from module dma_wrapper_top (D = \wb0s_data_i, Q = \dma_top.u3.u0.mast_dout).
Adding EN signal on $flatten\dma_top.\u2.$verific$tsz_cnt_reg$wb_dma_de.v:359$23334 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n629$23084, Q = \dma_top.u2.tsz_cnt).
Adding EN signal on $flatten\dma_top.\u2.$verific$state_reg$wb_dma_de.v:465$23437 ($adff) from module dma_wrapper_top (D = \dma_top.u2.next_state, Q = \dma_top.u2.state).
Adding EN signal on $flatten\dma_top.\u2.$verific$chunk_cnt_reg$wb_dma_de.v:348$23322 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n548$23079, Q = \dma_top.u2.chunk_cnt).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [1:0], Q = \dma_top.u2.adr1_cnt [1:0]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [2], Q = \dma_top.u2.adr1_cnt [2]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [3], Q = \dma_top.u2.adr1_cnt [3]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [4], Q = \dma_top.u2.adr1_cnt [4]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [5], Q = \dma_top.u2.adr1_cnt [5]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [6], Q = \dma_top.u2.adr1_cnt [6]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [7], Q = \dma_top.u2.adr1_cnt [7]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [8], Q = \dma_top.u2.adr1_cnt [8]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [9], Q = \dma_top.u2.adr1_cnt [9]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [10], Q = \dma_top.u2.adr1_cnt [10]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [11], Q = \dma_top.u2.adr1_cnt [11]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [12], Q = \dma_top.u2.adr1_cnt [12]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [13], Q = \dma_top.u2.adr1_cnt [13]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [14], Q = \dma_top.u2.adr1_cnt [14]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [15], Q = \dma_top.u2.adr1_cnt [15]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [16], Q = \dma_top.u2.adr1_cnt [16]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [17], Q = \dma_top.u2.adr1_cnt [17]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [18], Q = \dma_top.u2.adr1_cnt [18]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [19], Q = \dma_top.u2.adr1_cnt [19]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [20], Q = \dma_top.u2.adr1_cnt [20]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [21], Q = \dma_top.u2.adr1_cnt [21]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [22], Q = \dma_top.u2.adr1_cnt [22]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [23], Q = \dma_top.u2.adr1_cnt [23]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [24], Q = \dma_top.u2.adr1_cnt [24]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [25], Q = \dma_top.u2.adr1_cnt [25]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [26], Q = \dma_top.u2.adr1_cnt [26]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [27], Q = \dma_top.u2.adr1_cnt [27]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [28], Q = \dma_top.u2.adr1_cnt [28]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr1_cnt_reg$wb_dma_de.v:307$23224 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n354$23074 [29], Q = \dma_top.u2.adr1_cnt [29]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [1:0], Q = \dma_top.u2.adr0_cnt [1:0]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [2], Q = \dma_top.u2.adr0_cnt [2]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [3], Q = \dma_top.u2.adr0_cnt [3]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [4], Q = \dma_top.u2.adr0_cnt [4]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [5], Q = \dma_top.u2.adr0_cnt [5]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [6], Q = \dma_top.u2.adr0_cnt [6]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [7], Q = \dma_top.u2.adr0_cnt [7]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [8], Q = \dma_top.u2.adr0_cnt [8]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [9], Q = \dma_top.u2.adr0_cnt [9]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [10], Q = \dma_top.u2.adr0_cnt [10]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [11], Q = \dma_top.u2.adr0_cnt [11]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [12], Q = \dma_top.u2.adr0_cnt [12]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [13], Q = \dma_top.u2.adr0_cnt [13]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [14], Q = \dma_top.u2.adr0_cnt [14]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [15], Q = \dma_top.u2.adr0_cnt [15]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [16], Q = \dma_top.u2.adr0_cnt [16]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [17], Q = \dma_top.u2.adr0_cnt [17]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [18], Q = \dma_top.u2.adr0_cnt [18]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [19], Q = \dma_top.u2.adr0_cnt [19]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [20], Q = \dma_top.u2.adr0_cnt [20]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [21], Q = \dma_top.u2.adr0_cnt [21]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [22], Q = \dma_top.u2.adr0_cnt [22]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [23], Q = \dma_top.u2.adr0_cnt [23]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [24], Q = \dma_top.u2.adr0_cnt [24]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [25], Q = \dma_top.u2.adr0_cnt [25]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [26], Q = \dma_top.u2.adr0_cnt [26]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [27], Q = \dma_top.u2.adr0_cnt [27]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [28], Q = \dma_top.u2.adr0_cnt [28]).
Adding EN signal on $flatten\dma_top.\u2.$verific$adr0_cnt_reg$wb_dma_de.v:265$23128 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n107$23070 [29], Q = \dma_top.u2.adr0_cnt [29]).
Adding EN signal on $flatten\dma_top.\u1.$verific$ch_sel_r_reg$wb_dma_ch_sel.v:554$19577 ($adff) from module dma_wrapper_top (D = \dma_top.u1.u1.state, Q = \dma_top.u1.ch_sel_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$rest_en_reg$wb_dma_ch_rf.v:358$40577 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [16], Q = \dma_top.u0.u0.rest_en).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n653$40416, Q = \dma_top.u0.u0.int_src_r [2]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n671$40420, Q = \dma_top.u0.u0.int_src_r [0]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$int_src_r_reg$wb_dma_ch_rf.v:375$40553 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n662$40418, Q = \dma_top.u0.u0.int_src_r [1]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_tot_sz_r_reg$wb_dma_ch_rf.v:413$40599 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n791$40449, Q = \dma_top.u0.u0.ch_tot_sz_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_sz_inf_reg$wb_dma_ch_rf.v:437$40610 ($dff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [15], Q = \dma_top.u0.u0.ch_sz_inf).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_err_reg$wb_dma_ch_rf.v:346$40570 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n599$40412, Q = \dma_top.u0.u0.ch_err).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_done_reg$wb_dma_ch_rf.v:327$40561 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n581$40406, Q = \dma_top.u0.u0.ch_done).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [8:5], Q = \dma_top.u0.u0.ch_csr_r [8:5]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n553$40435 [4:1], Q = \dma_top.u0.u0.ch_csr_r [4:1]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r_reg$wb_dma_ch_rf.v:316$40555 ($adff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n553$40435 [0], Q = \dma_top.u0.u0.ch_csr_r [0]).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r3_reg$wb_dma_ch_rf.v:364$40580 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [19:17], Q = \dma_top.u0.u0.ch_csr_r3).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_csr_r2_reg$wb_dma_ch_rf.v:352$40574 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [15:13], Q = \dma_top.u0.u0.ch_csr_r2).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_chk_sz_r_reg$wb_dma_ch_rf.v:413$40600 ($dff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [26:16], Q = \dma_top.u0.u0.ch_chk_sz_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_adr1_r_reg$wb_dma_ch_rf.v:481$40633 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n1619$40471, Q = \dma_top.u0.u0.ch_adr1_r).
Adding EN signal on $flatten\dma_top.\u0.\u0.$verific$ch_adr0_r_reg$wb_dma_ch_rf.v:449$40617 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u0.\u0.$verific$n1124$40460, Q = \dma_top.u0.u0.ch_adr0_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$int_maskb_r_reg$wb_dma_rf.v:653$23872 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [30:0], Q = \dma_top.u0.int_maskb_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$int_maska_r_reg$wb_dma_rf.v:648$23870 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [30:0], Q = \dma_top.u0.int_maska_r).
Adding EN signal on $flatten\dma_top.\u0.$verific$csr_r_reg$wb_dma_rf.v:641$23866 ($adff) from module dma_wrapper_top (D = \dma_top.u3.u1.slv_dout [7:0], Q = \dma_top.u0.csr_r).
Setting constant 0-bit at position 0 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $flatten\dma_top.\u1.\u1.$verific$state_reg$wb_dma_ch_arb.v:150$21411 ($adff) from module dma_wrapper_top.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1037 unused cells and 1038 unused wires.
<suppressed ~1041 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~70 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$41795 ($adffe) from module dma_wrapper_top.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~11 debug messages>

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 8 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 112 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~62 debug messages>

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.13.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

yosys> opt_reduce

3.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.13.37. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from port B of cell dma_wrapper_top.$auto$opt_dff.cc:195:make_patterns_logic$41389 ($ne).
Removed top 22 bits (of 32) from FF cell dma_wrapper_top.$flatten\dma_top.\u3.\u1.$verific$slv_adr_reg$wb_dma_wb_slv.v:161$41344 ($dff).
Removed top 15 bits (of 16) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
Removed top 15 bits (of 16) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
Removed top 8 bits (of 9) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318 ($sub).
Removed top 11 bits (of 12) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330 ($sub).
Removed top 10 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$not_equal_214$wb_dma_de.v:404$23375 ($ne).
Removed top 28 bits (of 32) from mux cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$mux_231$wb_dma_de.v:427$23387 ($mux).
Removed top 10 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_340$wb_dma_de.v:489$23460 ($eq).
Removed top 9 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_342$wb_dma_de.v:506$23462 ($eq).
Removed top 8 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_343$wb_dma_de.v:518$23463 ($eq).
Removed top 7 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_344$wb_dma_de.v:534$23464 ($eq).
Removed top 1 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_345$wb_dma_de.v:549$23465 ($eq).
Removed top 6 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_346$wb_dma_de.v:559$23466 ($eq).
Removed top 5 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_347$wb_dma_de.v:574$23467 ($eq).
Removed top 4 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_348$wb_dma_de.v:589$23468 ($eq).
Removed top 3 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_349$wb_dma_de.v:603$23469 ($eq).
Removed top 2 bits (of 11) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.$verific$equal_350$wb_dma_de.v:616$23470 ($eq).
Removed top 13 bits (of 14) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
Removed top 13 bits (of 14) from port B of cell dma_wrapper_top.$flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19543 ($not).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$req_r_reg$wb_dma_ch_sel.v:407$19546 ($dff).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_227$wb_dma_ch_sel.v:442$19552 ($and).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$ndr_r_reg$wb_dma_ch_sel.v:442$19554 ($dff).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19555 ($not).
Removed top 30 bits (of 31) from port A of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from FF cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$ndnr_reg$wb_dma_ch_sel.v:445$19558 ($dff).
Removed top 7 bits (of 8) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$equal_268$wb_dma_rf.v:633$23856 ($eq).
Removed top 6 bits (of 8) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$equal_271$wb_dma_rf.v:634$23859 ($eq).
Removed top 7 bits (of 8) from FF cell dma_wrapper_top.$auto$ff.cc:262:slice$41834 ($adffe).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$and_295$wb_dma_rf.v:660$23873 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.$verific$and_297$wb_dma_rf.v:661$23875 ($and).
Removed top 4 bits (of 9) from mux cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$mux_130$wb_dma_ch_rf.v:315$40554 ($mux).
Removed top 1 bits (of 3) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_30$wb_dma_ch_rf.v:235$40501 ($eq).
Removed top 2 bits (of 3) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_25$wb_dma_ch_rf.v:234$40498 ($eq).
Removed top 4 bits (of 5) from port B of cell dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$equal_13$wb_dma_ch_rf.v:232$40490 ($eq).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_98$wb_dma_ch_sel.v:407$19544 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port B of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$and_232$wb_dma_ch_sel.v:445$19556 ($and).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_97$wb_dma_ch_sel.v:407$19543 ($not).
Removed top 30 bits (of 31) from port Y of cell dma_wrapper_top.$flatten\dma_top.\u1.$verific$inv_231$wb_dma_ch_sel.v:445$19555 ($not).
Removed top 4 bits (of 9) from wire dma_wrapper_top.$flatten\dma_top.\u0.\u0.$verific$n553$40435.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n10155$19500.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n130$19233.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n352$19235.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n481$19238.
Removed top 30 bits (of 31) from wire dma_wrapper_top.$flatten\dma_top.\u1.$verific$n98$19232.
Removed top 9 bits (of 12) from wire dma_wrapper_top.$flatten\dma_top.\u2.$verific$n629$23084.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 20 unused cells and 37 unused wires.
<suppressed ~21 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dma_wrapper_top:
  creating $macc model for $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318 ($sub).
  creating $macc model for $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330 ($sub).
  creating $macc model for $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510 ($add).
  creating $macc model for $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513 ($add).
  creating $alu model for $macc $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513.
  creating $alu model for $macc $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510.
  creating $alu model for $macc $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513.
  creating $alu model for $macc $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510.
  creating $alu model for $macc $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330.
  creating $alu model for $macc $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318.
  creating $alu cell for $flatten\dma_top.\u2.$verific$sub_144$wb_dma_de.v:348$23318: $auto$alumacc.cc:485:replace_alu$41956
  creating $alu cell for $flatten\dma_top.\u2.$verific$sub_159$wb_dma_de.v:359$23330: $auto$alumacc.cc:485:replace_alu$41959
  creating $alu cell for $flatten\dma_top.\u2.\u0.$verific$add_4$wb_dma_inc30r.v:85$23510: $auto$alumacc.cc:485:replace_alu$41962
  creating $alu cell for $flatten\dma_top.\u2.\u0.$verific$add_7$wb_dma_inc30r.v:87$23513: $auto$alumacc.cc:485:replace_alu$41965
  creating $alu cell for $flatten\dma_top.\u2.\u1.$verific$add_4$wb_dma_inc30r.v:85$23510: $auto$alumacc.cc:485:replace_alu$41968
  creating $alu cell for $flatten\dma_top.\u2.\u1.$verific$add_7$wb_dma_inc30r.v:87$23513: $auto$alumacc.cc:485:replace_alu$41971
  created 6 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~67 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$41938: { $flatten\dma_top.\u2.$verific$n1638$23054 $flatten\dma_top.\u2.$verific$n1637$23053 $flatten\dma_top.\u2.$verific$n1636$23052 $flatten\dma_top.\u2.$verific$n1635$23051 $flatten\dma_top.\u2.$verific$n1634$23050 $flatten\dma_top.\u2.$verific$n1633$23049 }
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 1 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\dma_top.\u2.$verific$mast0_adr_reg$wb_dma_de.v:428$23391 ($dff) from module dma_wrapper_top (D = $flatten\dma_top.\u2.$verific$n1099$23091 [31:4], Q = \dma_top.u2.mast0_adr [31:4], rval = 28'0000000000000000000000000000).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3478
   Number of wire bits:          50589
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                418
     $adffe                         14
     $alu                            6
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                          116
     $ne                            10
     $not                           29
     $or                            19
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      8
     $sdff                           1


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.21.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.21.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.21.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> memory_share

3.21.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> memory_collect

3.21.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3478
   Number of wire bits:          50589
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                418
     $adffe                         14
     $alu                            6
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                          116
     $ne                            10
     $not                           29
     $or                            19
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      8
     $sdff                           1


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> stat

3.24. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3478
   Number of wire bits:          50589
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                418
     $adffe                         14
     $alu                            6
     $and                           71
     $bmux                           1
     $dff                           39
     $dffe                          67
     $eq                            17
     $logic_not                      7
     $mux                          116
     $ne                            10
     $not                           29
     $or                            19
     $reduce_and                     1
     $reduce_bool                   12
     $reduce_or                      8
     $sdff                           1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$64e452304f8ff441a0619ffd943d5f8c63a16458\_80_rs_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1470 debug messages>

yosys> stat

3.26. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3963
   Number of wire bits:          65141
   Number of public wires:        3254
   Number of public wire bits:   49312
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11328
     $_AND_                        317
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      176
     $_MUX_                       9598
     $_NOT_                        136
     $_OR_                         393
     $_SDFF_PP0_                    28
     $_XOR_                        329
     adder_carry                    28


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~8400 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~996 debug messages>
Removed a total of 332 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$43491 ($_DFF_P_) from module dma_wrapper_top.

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 103 unused cells and 376 unused wires.
<suppressed ~104 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~3 debug messages>

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$52338 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [31], Q = \dma_top.u0.wb_rf_dout [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52337 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [30], Q = \dma_top.u0.wb_rf_dout [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52336 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [29], Q = \dma_top.u0.wb_rf_dout [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52335 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [28], Q = \dma_top.u0.wb_rf_dout [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52334 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [27], Q = \dma_top.u0.wb_rf_dout [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52333 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [26], Q = \dma_top.u0.wb_rf_dout [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52332 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [25], Q = \dma_top.u0.wb_rf_dout [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52331 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [24], Q = \dma_top.u0.wb_rf_dout [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52330 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [23], Q = \dma_top.u0.wb_rf_dout [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52329 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [22], Q = \dma_top.u0.wb_rf_dout [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52328 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [21], Q = \dma_top.u0.wb_rf_dout [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52327 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [20], Q = \dma_top.u0.wb_rf_dout [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52326 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [19], Q = \dma_top.u0.wb_rf_dout [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52325 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [18], Q = \dma_top.u0.wb_rf_dout [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52324 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [17], Q = \dma_top.u0.wb_rf_dout [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52323 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [16], Q = \dma_top.u0.wb_rf_dout [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52322 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [15], Q = \dma_top.u0.wb_rf_dout [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52321 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [14], Q = \dma_top.u0.wb_rf_dout [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52320 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [13], Q = \dma_top.u0.wb_rf_dout [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52319 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [12], Q = \dma_top.u0.wb_rf_dout [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52318 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [11], Q = \dma_top.u0.wb_rf_dout [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52317 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [10], Q = \dma_top.u0.wb_rf_dout [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52316 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [9], Q = \dma_top.u0.wb_rf_dout [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52315 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [8], Q = \dma_top.u0.wb_rf_dout [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52314 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [7], Q = \dma_top.u0.wb_rf_dout [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52313 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [6], Q = \dma_top.u0.wb_rf_dout [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52312 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [5], Q = \dma_top.u0.wb_rf_dout [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52311 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [4], Q = \dma_top.u0.wb_rf_dout [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52310 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [3], Q = \dma_top.u0.wb_rf_dout [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52309 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [2], Q = \dma_top.u0.wb_rf_dout [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52308 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [1], Q = \dma_top.u0.wb_rf_dout [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:262:slice$52307 ($_DFF_P_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$51310 [0], Q = \dma_top.u0.wb_rf_dout [0], rval = 1'0).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 128 unused cells and 36 unused wires.
<suppressed ~129 debug messages>

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.27.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

yosys> opt_dff

3.27.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 63 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.27.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.27.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.27.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.27.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.27.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~539 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$53943 ($_SDFF_PP0_) from module dma_wrapper_top (D = $auto$simplemap.cc:309:simplemap_bmux$50285 [63], Q = \dma_top.u0.wb_rf_dout [31], rval = 1'0).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 1 unused cells and 24 unused wires.
<suppressed ~2 debug messages>

3.28.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~17 debug messages>

yosys> opt_merge

3.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff

3.28.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.28.10. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.30.10. Finished OPT passes. (There is nothing left to do.)

yosys> techmap -map +/techmap.v

3.31. Executing TECHMAP pass (map to technology primitives).

3.31.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.31.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -sat

3.32. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.32.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.32.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$54202
  94 cells in clk=\clk_i, en={ }, arst={ }, srst=$auto$opt_dff.cc:253:combine_resets$53944
  74 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  59 cells in clk=\clk_i, en=\dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  124 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=\dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  123 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  69 cells in clk=\clk_i, en=\dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  11 cells in clk=\clk_i, en=\dma_top.u0.csr_we, arst=\rst_i, srst={ }
  28 cells in clk=\clk_i, en=\dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  170 cells in clk=\clk_i, en={ }, arst={ }, srst=\dma_top.u2.m0_go
  42 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  109 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  77 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  157 cells in clk=\clk_i, en=\dma_top.u2.mast0_drdy, arst={ }, srst={ }
  879 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=\dma_top.u2.mast1_drdy, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41398, arst={ }, srst={ }
  70 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41597, arst={ }, srst={ }
  2 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  15 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }

3.33.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$54202
Extracted 4 gates and 11 wires to a netlist network with 7 inputs and 2 outputs.

3.33.2.1. Executing ABC.

3.33.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $auto$opt_dff.cc:253:combine_resets$53944
Extracted 94 gates and 191 wires to a netlist network with 97 inputs and 32 outputs.

3.33.3.1. Executing ABC.

3.33.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 74 gates and 135 wires to a netlist network with 61 inputs and 29 outputs.

3.33.4.1. Executing ABC.

3.33.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.33.5.1. Executing ABC.

3.33.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.u0.ch_txsz_we
Extracted 59 gates and 95 wires to a netlist network with 36 inputs and 26 outputs.

3.33.6.1. Executing ABC.

3.33.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 124 gates and 221 wires to a netlist network with 96 inputs and 61 outputs.

3.33.7.1. Executing ABC.

3.33.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 67 gates and 106 wires to a netlist network with 38 inputs and 33 outputs.

3.33.8.1. Executing ABC.

3.33.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 123 gates and 219 wires to a netlist network with 95 inputs and 61 outputs.

3.33.9.1. Executing ABC.

3.33.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 69 gates and 108 wires to a netlist network with 39 inputs and 35 outputs.

3.33.10.1. Executing ABC.

3.33.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 11 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.33.11.1. Executing ABC.

3.33.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 28 gates and 53 wires to a netlist network with 23 inputs and 21 outputs.

3.33.12.1. Executing ABC.

3.33.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by \dma_top.u2.m0_go
Extracted 170 gates and 344 wires to a netlist network with 173 inputs and 112 outputs.

3.33.13.1. Executing ABC.

3.33.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 42 gates and 55 wires to a netlist network with 13 inputs and 18 outputs.

3.33.14.1. Executing ABC.

3.33.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 109 gates and 141 wires to a netlist network with 31 inputs and 19 outputs.

3.33.15.1. Executing ABC.

3.33.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 77 gates and 122 wires to a netlist network with 45 inputs and 54 outputs.

3.33.16.1. Executing ABC.

3.33.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u2.mast0_drdy
Extracted 157 gates and 284 wires to a netlist network with 126 inputs and 141 outputs.

3.33.17.1. Executing ABC.

3.33.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 875 gates and 1401 wires to a netlist network with 524 inputs and 343 outputs.

3.33.18.1. Executing ABC.

3.33.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \dma_top.u2.mast1_drdy
Extracted 65 gates and 100 wires to a netlist network with 35 inputs and 65 outputs.

3.33.19.1. Executing ABC.

3.33.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41398
Extracted 58 gates and 95 wires to a netlist network with 37 inputs and 53 outputs.

3.33.20.1. Executing ABC.

3.33.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41597
Extracted 58 gates and 95 wires to a netlist network with 37 inputs and 53 outputs.

3.33.21.1. Executing ABC.

3.33.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55671$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs.

3.33.22.1. Executing ABC.

3.33.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.33.23.1. Executing ABC.

3.33.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 15 gates and 29 wires to a netlist network with 14 inputs and 15 outputs.

3.33.24.1. Executing ABC.

3.33.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 4 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.33.25.1. Executing ABC.

yosys> abc -dff

3.34. Executing ABC pass (technology mapping using ABC).

3.34.1. Summary of detected clock domains:
  5 cells in clk=\clk_i, en=$abc$57155$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  28 cells in clk=\clk_i, en=$abc$54992$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  8 cells in clk=\clk_i, en=$abc$54979$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  111 cells in clk=\clk_i, en=$abc$54755$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$54455$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  46 cells in clk=\clk_i, en=$abc$55261$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  86 cells in clk=\clk_i, en=$abc$56790$dma_top.u2.mast1_drdy, arst={ }, srst={ }
  156 cells in clk=\clk_i, en=$abc$56920$auto$opt_dff.cc:194:make_patterns_logic$41398, arst={ }, srst={ }
  6 cells in clk=\clk_i, en=$abc$55671$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  160 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$55036$dma_top.u2.m0_go
  88 cells in clk=\clk_i, en=$abc$55386$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  5 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$54283$auto$opt_dff.cc:253:combine_resets$54202
  67 cells in clk=\clk_i, en=$abc$54657$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  46 cells in clk=\clk_i, en=$abc$54383$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  22 cells in clk=\clk_i, en=$abc$57162$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  247 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$54288$auto$opt_dff.cc:253:combine_resets$53944
  106 cells in clk=\clk_i, en=$abc$55301$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  111 cells in clk=\clk_i, en=$abc$55671$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  43 cells in clk=\clk_i, en=$abc$54533$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  28 cells in clk=\clk_i, en=$abc$54461$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  66 cells in clk=\clk_i, en=$abc$54878$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  960 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  103 cells in clk=\clk_i, en=$abc$57035$auto$opt_dff.cc:194:make_patterns_logic$41597, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$57186$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }

3.34.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57155$auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 5 gates and 12 wires to a netlist network with 7 inputs and 3 outputs.

3.34.2.1. Executing ABC.

3.34.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54992$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 28 gates and 53 wires to a netlist network with 25 inputs and 21 outputs.

3.34.3.1. Executing ABC.

3.34.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54979$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.34.4.1. Executing ABC.

3.34.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54755$auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 111 gates and 195 wires to a netlist network with 84 inputs and 61 outputs.

3.34.5.1. Executing ABC.

3.34.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54455$auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.34.6.1. Executing ABC.

3.34.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55261$auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 46 gates and 57 wires to a netlist network with 11 inputs and 9 outputs.

3.34.7.1. Executing ABC.

3.34.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56790$dma_top.u2.mast1_drdy
Extracted 86 gates and 143 wires to a netlist network with 57 inputs and 33 outputs.

3.34.8.1. Executing ABC.

3.34.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$56920$auto$opt_dff.cc:194:make_patterns_logic$41398
Extracted 144 gates and 244 wires to a netlist network with 100 inputs and 92 outputs.

3.34.9.1. Executing ABC.

3.34.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55671$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 5 outputs.

3.34.10.1. Executing ABC.

3.34.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$55036$dma_top.u2.m0_go
Extracted 160 gates and 274 wires to a netlist network with 114 inputs and 71 outputs.

3.34.11.1. Executing ABC.

3.34.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55386$auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 88 gates and 129 wires to a netlist network with 41 inputs and 50 outputs.

3.34.12.1. Executing ABC.

3.34.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$54283$auto$opt_dff.cc:253:combine_resets$54202
Extracted 5 gates and 13 wires to a netlist network with 8 inputs and 2 outputs.

3.34.13.1. Executing ABC.

3.34.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54657$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 67 gates and 106 wires to a netlist network with 39 inputs and 34 outputs.

3.34.14.1. Executing ABC.

3.34.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54383$auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 46 gates and 94 wires to a netlist network with 48 inputs and 23 outputs.

3.34.15.1. Executing ABC.

3.34.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57162$auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 22 gates and 44 wires to a netlist network with 22 inputs and 18 outputs.

3.34.16.1. Executing ABC.

3.34.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$54288$auto$opt_dff.cc:253:combine_resets$53944
Extracted 247 gates and 380 wires to a netlist network with 133 inputs and 32 outputs.

3.34.17.1. Executing ABC.

3.34.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55301$auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 106 gates and 132 wires to a netlist network with 26 inputs and 24 outputs.

3.34.18.1. Executing ABC.

3.34.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$55671$dma_top.u2.mast0_drdy
Extracted 111 gates and 195 wires to a netlist network with 84 inputs and 77 outputs.

3.34.19.1. Executing ABC.

3.34.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54533$auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 43 gates and 85 wires to a netlist network with 42 inputs and 35 outputs.

3.34.20.1. Executing ABC.

3.34.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54461$dma_top.u0.u0.ch_txsz_we
Extracted 28 gates and 50 wires to a netlist network with 22 inputs and 20 outputs.

3.34.21.1. Executing ABC.

3.34.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$54878$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 66 gates and 105 wires to a netlist network with 39 inputs and 35 outputs.

3.34.22.1. Executing ABC.

3.34.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 956 gates and 1505 wires to a netlist network with 549 inputs and 355 outputs.

3.34.23.1. Executing ABC.

3.34.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57035$auto$opt_dff.cc:194:make_patterns_logic$41597
Extracted 91 gates and 160 wires to a netlist network with 69 inputs and 77 outputs.

3.34.24.1. Executing ABC.

3.34.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57186$auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.34.25.1. Executing ABC.

yosys> abc -dff

3.35. Executing ABC pass (technology mapping using ABC).

3.35.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en=$abc$57194$abc$57155$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  8 cells in clk=\clk_i, en=$abc$57244$abc$54979$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  8 cells in clk=\clk_i, en=$abc$57379$abc$54455$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  36 cells in clk=\clk_i, en=$abc$57385$abc$55261$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$abc$57427$abc$56790$dma_top.u2.mast1_drdy, arst={ }, srst={ }
  29 cells in clk=\clk_i, en=$abc$57200$abc$54992$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  165 cells in clk=\clk_i, en=$abc$57525$abc$56920$auto$opt_dff.cc:194:make_patterns_logic$41398, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$57695$abc$55671$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  79 cells in clk=\clk_i, en=$abc$57877$abc$55386$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  111 cells in clk=\clk_i, en=$abc$57256$abc$54755$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  6 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$57966$abc$54283$auto$opt_dff.cc:253:combine_resets$54202
  65 cells in clk=\clk_i, en=$abc$57972$abc$54657$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  50 cells in clk=\clk_i, en=$abc$58071$abc$54383$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  21 cells in clk=\clk_i, en=$abc$58128$abc$57162$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  136 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$57703$abc$55036$dma_top.u2.m0_go
  245 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$58155$abc$54288$auto$opt_dff.cc:253:combine_resets$53944
  96 cells in clk=\clk_i, en=$abc$58441$abc$55301$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  184 cells in clk=\clk_i, en=$abc$58532$abc$55671$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  102 cells in clk=\clk_i, en=$abc$58674$abc$54533$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  35 cells in clk=\clk_i, en=$abc$58770$abc$54461$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  71 cells in clk=\clk_i, en=$abc$58820$abc$54878$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  790 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  79 cells in clk=\clk_i, en=$abc$59927$abc$57035$auto$opt_dff.cc:194:make_patterns_logic$41597, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$60068$abc$57186$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }

3.35.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57194$abc$57155$auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 4 gates and 10 wires to a netlist network with 6 inputs and 3 outputs.

3.35.2.1. Executing ABC.

3.35.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57244$abc$54979$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 6 outputs.

3.35.3.1. Executing ABC.

3.35.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57379$abc$54455$auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 7 outputs.

3.35.4.1. Executing ABC.

3.35.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57385$abc$55261$auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 36 gates and 47 wires to a netlist network with 11 inputs and 13 outputs.

3.35.5.1. Executing ABC.

3.35.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57427$abc$56790$dma_top.u2.mast1_drdy
Extracted 108 gates and 178 wires to a netlist network with 70 inputs and 44 outputs.

3.35.6.1. Executing ABC.

3.35.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57200$abc$54992$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 29 gates and 55 wires to a netlist network with 26 inputs and 21 outputs.

3.35.7.1. Executing ABC.

3.35.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57525$abc$56920$auto$opt_dff.cc:194:make_patterns_logic$41398
Extracted 153 gates and 260 wires to a netlist network with 107 inputs and 111 outputs.

3.35.8.1. Executing ABC.

3.35.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57695$abc$55671$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 3 outputs.

3.35.9.1. Executing ABC.

3.35.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57877$abc$55386$auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 79 gates and 120 wires to a netlist network with 41 inputs and 46 outputs.

3.35.10.1. Executing ABC.

3.35.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57256$abc$54755$auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 111 gates and 194 wires to a netlist network with 83 inputs and 62 outputs.

3.35.11.1. Executing ABC.

3.35.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$57966$abc$54283$auto$opt_dff.cc:253:combine_resets$54202
Extracted 6 gates and 14 wires to a netlist network with 8 inputs and 3 outputs.

3.35.12.1. Executing ABC.

3.35.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$57972$abc$54657$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 65 gates and 102 wires to a netlist network with 37 inputs and 33 outputs.

3.35.13.1. Executing ABC.

3.35.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58071$abc$54383$auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 50 gates and 102 wires to a netlist network with 52 inputs and 24 outputs.

3.35.14.1. Executing ABC.

3.35.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58128$abc$57162$auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 21 gates and 42 wires to a netlist network with 21 inputs and 20 outputs.

3.35.15.1. Executing ABC.

3.35.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$57703$abc$55036$dma_top.u2.m0_go
Extracted 136 gates and 242 wires to a netlist network with 106 inputs and 68 outputs.

3.35.16.1. Executing ABC.

3.35.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$58155$abc$54288$auto$opt_dff.cc:253:combine_resets$53944
Extracted 245 gates and 376 wires to a netlist network with 131 inputs and 33 outputs.

3.35.17.1. Executing ABC.

3.35.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58441$abc$55301$auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 96 gates and 117 wires to a netlist network with 21 inputs and 23 outputs.

3.35.18.1. Executing ABC.

3.35.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58532$abc$55671$dma_top.u2.mast0_drdy
Extracted 184 gates and 289 wires to a netlist network with 105 inputs and 124 outputs.

3.35.19.1. Executing ABC.

3.35.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58674$abc$54533$auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 102 gates and 177 wires to a netlist network with 75 inputs and 61 outputs.

3.35.20.1. Executing ABC.

3.35.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58770$abc$54461$dma_top.u0.u0.ch_txsz_we
Extracted 35 gates and 63 wires to a netlist network with 28 inputs and 24 outputs.

3.35.21.1. Executing ABC.

3.35.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$58820$abc$54878$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 71 gates and 112 wires to a netlist network with 41 inputs and 36 outputs.

3.35.22.1. Executing ABC.

3.35.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 786 gates and 1266 wires to a netlist network with 480 inputs and 317 outputs.

3.35.23.1. Executing ABC.

3.35.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$59927$abc$57035$auto$opt_dff.cc:194:make_patterns_logic$41597
Extracted 67 gates and 113 wires to a netlist network with 46 inputs and 57 outputs.

3.35.24.1. Executing ABC.

3.35.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60068$abc$57186$auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.35.25.1. Executing ABC.

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  4 cells in clk=\clk_i, en=$abc$60077$abc$57194$abc$57155$auto$opt_dff.cc:194:make_patterns_logic$41804, arst=\rst_i, srst={ }
  7 cells in clk=\clk_i, en=$abc$60083$abc$57244$abc$54979$dma_top.u0.csr_we, arst=\rst_i, srst={ }
  5 cells in clk=\clk_i, en=$abc$60093$abc$57379$abc$54455$auto$opt_dff.cc:194:make_patterns_logic$41798, arst=\rst_i, srst={ }
  38 cells in clk=\clk_i, en=$abc$60103$abc$57385$abc$55261$auto$opt_dff.cc:194:make_patterns_logic$41395, arst={ }, srst={ }
  124 cells in clk=\clk_i, en=$abc$60145$abc$57427$abc$56790$dma_top.u2.mast1_drdy, arst={ }, srst={ }
  20 cells in clk=\clk_i, en=$abc$60259$abc$57200$abc$54992$dma_top.u0.u0.ch_csr_we, arst=\rst_i, srst={ }
  149 cells in clk=\clk_i, en=$abc$60303$abc$57525$abc$56920$auto$opt_dff.cc:194:make_patterns_logic$41398, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$61876$abc$57695$abc$55671$auto$opt_dff.cc:194:make_patterns_logic$41801, arst=\rst_i, srst={ }
  63 cells in clk=\clk_i, en=$abc$60494$abc$57877$abc$55386$auto$opt_dff.cc:194:make_patterns_logic$41371, arst={ }, srst={ }
  10 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$60701$abc$57966$abc$54283$auto$opt_dff.cc:253:combine_resets$54202
  36 cells in clk=\clk_i, en=$abc$60806$abc$58071$abc$54383$auto$opt_dff.cc:194:make_patterns_logic$41807, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$60862$abc$58128$abc$57162$auto$opt_dff.cc:194:make_patterns_logic$41818, arst=\rst_i, srst={ }
  158 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$60891$abc$57703$abc$55036$dma_top.u2.m0_go
  249 cells in clk=\clk_i, en={ }, arst={ }, srst=$abc$61049$abc$58155$abc$54288$auto$opt_dff.cc:253:combine_resets$53944
  89 cells in clk=\clk_i, en=$abc$61295$abc$58441$abc$55301$auto$opt_dff.cc:219:make_patterns_logic$41392, arst=\rst_i, srst={ }
  185 cells in clk=\clk_i, en=$abc$61381$abc$58532$abc$55671$dma_top.u2.mast0_drdy, arst={ }, srst={ }
  67 cells in clk=\clk_i, en=$abc$61596$abc$58674$abc$54533$auto$opt_dff.cc:194:make_patterns_logic$41827, arst={ }, srst={ }
  45 cells in clk=\clk_i, en=$abc$60709$abc$57972$abc$54657$dma_top.u0.int_maskb_we, arst=\rst_i, srst={ }
  28 cells in clk=\clk_i, en=$abc$61719$abc$58770$abc$54461$dma_top.u0.u0.ch_txsz_we, arst={ }, srst={ }
  93 cells in clk=\clk_i, en=$abc$60577$abc$57256$abc$54755$auto$opt_dff.cc:194:make_patterns_logic$41830, arst={ }, srst={ }
  44 cells in clk=\clk_i, en=$abc$61774$abc$58820$abc$54878$dma_top.u0.int_maska_we, arst=\rst_i, srst={ }
  834 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  85 cells in clk=\clk_i, en=$abc$62713$abc$59927$abc$57035$auto$opt_dff.cc:194:make_patterns_logic$41597, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$62837$abc$60068$abc$57186$auto$opt_dff.cc:194:make_patterns_logic$41814, arst=\rst_i, srst={ }

3.36.2. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60077$abc$57194$abc$57155$auto$opt_dff.cc:194:make_patterns_logic$41804, asynchronously reset by \rst_i
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 3 outputs.

3.36.2.1. Executing ABC.

3.36.3. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60083$abc$57244$abc$54979$dma_top.u0.csr_we, asynchronously reset by \rst_i
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 5 outputs.

3.36.3.1. Executing ABC.

3.36.4. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60093$abc$57379$abc$54455$auto$opt_dff.cc:194:make_patterns_logic$41798, asynchronously reset by \rst_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.36.4.1. Executing ABC.

3.36.5. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60103$abc$57385$abc$55261$auto$opt_dff.cc:194:make_patterns_logic$41395
Extracted 38 gates and 49 wires to a netlist network with 11 inputs and 11 outputs.

3.36.5.1. Executing ABC.

3.36.6. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60145$abc$57427$abc$56790$dma_top.u2.mast1_drdy
Extracted 124 gates and 193 wires to a netlist network with 68 inputs and 61 outputs.

3.36.6.1. Executing ABC.

3.36.7. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60259$abc$57200$abc$54992$dma_top.u0.u0.ch_csr_we, asynchronously reset by \rst_i
Extracted 20 gates and 39 wires to a netlist network with 19 inputs and 19 outputs.

3.36.7.1. Executing ABC.

3.36.8. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60303$abc$57525$abc$56920$auto$opt_dff.cc:194:make_patterns_logic$41398
Extracted 137 gates and 231 wires to a netlist network with 94 inputs and 105 outputs.

3.36.8.1. Executing ABC.

3.36.9. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61876$abc$57695$abc$55671$auto$opt_dff.cc:194:make_patterns_logic$41801, asynchronously reset by \rst_i
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 5 outputs.

3.36.9.1. Executing ABC.

3.36.10. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60494$abc$57877$abc$55386$auto$opt_dff.cc:194:make_patterns_logic$41371
Extracted 63 gates and 93 wires to a netlist network with 30 inputs and 52 outputs.

3.36.10.1. Executing ABC.

3.36.11. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$60701$abc$57966$abc$54283$auto$opt_dff.cc:253:combine_resets$54202
Extracted 10 gates and 21 wires to a netlist network with 10 inputs and 5 outputs.

3.36.11.1. Executing ABC.

3.36.12. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60806$abc$58071$abc$54383$auto$opt_dff.cc:194:make_patterns_logic$41807
Extracted 36 gates and 74 wires to a netlist network with 38 inputs and 25 outputs.

3.36.12.1. Executing ABC.

3.36.13. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60862$abc$58128$abc$57162$auto$opt_dff.cc:194:make_patterns_logic$41818, asynchronously reset by \rst_i
Extracted 17 gates and 33 wires to a netlist network with 16 inputs and 17 outputs.

3.36.13.1. Executing ABC.

3.36.14. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$60891$abc$57703$abc$55036$dma_top.u2.m0_go
Extracted 158 gates and 265 wires to a netlist network with 107 inputs and 67 outputs.

3.36.14.1. Executing ABC.

3.36.15. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, synchronously reset by $abc$61049$abc$58155$abc$54288$auto$opt_dff.cc:253:combine_resets$53944
Extracted 249 gates and 383 wires to a netlist network with 134 inputs and 33 outputs.

3.36.15.1. Executing ABC.

3.36.16. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61295$abc$58441$abc$55301$auto$opt_dff.cc:219:make_patterns_logic$41392, asynchronously reset by \rst_i
Extracted 89 gates and 109 wires to a netlist network with 20 inputs and 28 outputs.

3.36.16.1. Executing ABC.

3.36.17. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61381$abc$58532$abc$55671$dma_top.u2.mast0_drdy
Extracted 185 gates and 311 wires to a netlist network with 125 inputs and 122 outputs.

3.36.17.1. Executing ABC.

3.36.18. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61596$abc$58674$abc$54533$auto$opt_dff.cc:194:make_patterns_logic$41827
Extracted 67 gates and 127 wires to a netlist network with 60 inputs and 46 outputs.

3.36.18.1. Executing ABC.

3.36.19. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60709$abc$57972$abc$54657$dma_top.u0.int_maskb_we, asynchronously reset by \rst_i
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 33 outputs.

3.36.19.1. Executing ABC.

3.36.20. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61719$abc$58770$abc$54461$dma_top.u0.u0.ch_txsz_we
Extracted 28 gates and 51 wires to a netlist network with 23 inputs and 22 outputs.

3.36.20.1. Executing ABC.

3.36.21. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$60577$abc$57256$abc$54755$auto$opt_dff.cc:194:make_patterns_logic$41830
Extracted 93 gates and 175 wires to a netlist network with 82 inputs and 61 outputs.

3.36.21.1. Executing ABC.

3.36.22. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$61774$abc$58820$abc$54878$dma_top.u0.int_maska_we, asynchronously reset by \rst_i
Extracted 44 gates and 82 wires to a netlist network with 38 inputs and 35 outputs.

3.36.22.1. Executing ABC.

3.36.23. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 830 gates and 1373 wires to a netlist network with 542 inputs and 363 outputs.

3.36.23.1. Executing ABC.

3.36.24. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62713$abc$59927$abc$57035$auto$opt_dff.cc:194:make_patterns_logic$41597
Extracted 73 gates and 120 wires to a netlist network with 47 inputs and 61 outputs.

3.36.24.1. Executing ABC.

3.36.25. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$62837$abc$60068$abc$57186$auto$opt_dff.cc:194:make_patterns_logic$41814, asynchronously reset by \rst_i
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.36.25.1. Executing ABC.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.38. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~6 debug messages>

yosys> opt_merge -nomux

3.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~120 debug messages>
Removed a total of 40 cells.

yosys> opt_muxtree

3.38.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.38.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 16432 unused wires.
<suppressed ~410 debug messages>

yosys> opt_expr

3.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.38.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.38.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.38.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.38.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.38.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.38.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.38.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_lckfVc/abc_tmp_1.scr

3.39. Executing ABC pass (technology mapping using ABC).

3.39.1. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Extracted 1804 gates and 2457 wires to a netlist network with 653 inputs and 533 outputs.

3.39.1.1. Executing ABC.
DE:   #PIs = 653  #Luts =   674  Max Lvl =   7  Avg Lvl =   3.28  [   0.34 sec. at Pass 0]
DE:   #PIs = 653  #Luts =   644  Max Lvl =  10  Avg Lvl =   3.68  [   4.07 sec. at Pass 1]
DE:   #PIs = 653  #Luts =   642  Max Lvl =  10  Avg Lvl =   3.49  [   1.40 sec. at Pass 2]
DE:   #PIs = 653  #Luts =   629  Max Lvl =   8  Avg Lvl =   3.26  [   1.76 sec. at Pass 3]
DE:   #PIs = 653  #Luts =   629  Max Lvl =   8  Avg Lvl =   3.26  [   1.92 sec. at Pass 4]
DE:   #PIs = 653  #Luts =   625  Max Lvl =   7  Avg Lvl =   3.11  [   2.46 sec. at Pass 5]
DE:   #PIs = 653  #Luts =   625  Max Lvl =   7  Avg Lvl =   3.11  [   1.42 sec. at Pass 6]
DE:   #PIs = 653  #Luts =   625  Max Lvl =   7  Avg Lvl =   3.11  [   1.94 sec. at Pass 7]
DE:   #PIs = 653  #Luts =   625  Max Lvl =   7  Avg Lvl =   3.11  [   1.46 sec. at Pass 8]
DE:   #PIs = 653  #Luts =   625  Max Lvl =   7  Avg Lvl =   3.11  [   0.75 sec. at Pass 9]

yosys> opt

3.40. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.40.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.40.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2460 unused wires.
<suppressed ~217 debug messages>

yosys> opt_expr

3.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.40.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.40.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.40.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.40.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.40.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.40.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.40.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.41. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.42. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3530
   Number of wire bits:          46728
   Number of public wires:        2629
   Number of public wire bits:   45773
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1172
     $_DFFE_PP0P_                   93
     $_DFFE_PP1P_                    1
     $_DFFE_PP_                    229
     $_DFF_P_                      136
     $_SDFF_PP0_                    60
     $lut                          625
     adder_carry                    28


yosys> shregmap -minlen 8 -maxlen 20

3.43. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.44. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.45. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3590
   Number of wire bits:          46788
   Number of public wires:        2629
   Number of public wire bits:   45773
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1232
     $_DFFE_PP0P_                  322
     $_DFFE_PP1P_                    1
     $_DFF_P_                      196
     $_MUX_                         60
     $lut                          625
     adder_carry                    28


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.46. Executing TECHMAP pass (map to technology primitives).

3.46.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.46.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.46.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1603 debug messages>

yosys> opt_expr -mux_undef

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~11599 debug messages>

yosys> simplemap

3.48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~2070 debug messages>
Removed a total of 690 cells.

yosys> opt_dff -nodffe -nosdff

3.51. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 2 unused cells and 4095 unused wires.
<suppressed ~3 debug messages>

yosys> opt -nodffe -nosdff

3.53. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.53.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.
<suppressed ~119 debug messages>

yosys> opt_merge -nomux

3.53.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.53.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.53.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.53.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.53.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.53.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.53.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.53.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.53.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.53.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.53.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_lckfVc/abc_tmp_2.scr

3.54. Executing ABC pass (technology mapping using ABC).

3.54.1. Extracting gate netlist of module `\dma_wrapper_top' to `<abc-temp-dir>/input.blif'..
Extracted 1836 gates and 2492 wires to a netlist network with 654 inputs and 556 outputs.

3.54.1.1. Executing ABC.
DE:   #PIs = 654  #Luts =   682  Max Lvl =   7  Avg Lvl =   3.36  [   0.31 sec. at Pass 0]
DE:   #PIs = 654  #Luts =   674  Max Lvl =   9  Avg Lvl =   3.67  [   4.68 sec. at Pass 1]
DE:   #PIs = 654  #Luts =   670  Max Lvl =   9  Avg Lvl =   3.64  [   1.08 sec. at Pass 2]
DE:   #PIs = 654  #Luts =   667  Max Lvl =   8  Avg Lvl =   3.44  [   1.59 sec. at Pass 3]
DE:   #PIs = 654  #Luts =   664  Max Lvl =   9  Avg Lvl =   3.60  [   2.10 sec. at Pass 4]
DE:   #PIs = 654  #Luts =   661  Max Lvl =   9  Avg Lvl =   3.45  [   2.09 sec. at Pass 5]
DE:   #PIs = 654  #Luts =   661  Max Lvl =   9  Avg Lvl =   3.45  [   1.55 sec. at Pass 6]
DE:   #PIs = 654  #Luts =   659  Max Lvl =   9  Avg Lvl =   3.45  [   2.04 sec. at Pass 7]
DE:   #PIs = 654  #Luts =   659  Max Lvl =   9  Avg Lvl =   3.45  [   1.68 sec. at Pass 8]
DE:   #PIs = 654  #Luts =   658  Max Lvl =   8  Avg Lvl =   3.33  [   2.53 sec. at Pass 9]
DE:   #PIs = 654  #Luts =   658  Max Lvl =   8  Avg Lvl =   3.33  [   2.09 sec. at Pass 10]
DE:   #PIs = 654  #Luts =   658  Max Lvl =   8  Avg Lvl =   3.33  [   3.38 sec. at Pass 11]
DE:   #PIs = 654  #Luts =   658  Max Lvl =   8  Avg Lvl =   3.33  [   3.21 sec. at Pass 12]
DE:   #PIs = 654  #Luts =   658  Max Lvl =   8  Avg Lvl =   3.33  [   0.85 sec. at Pass 13]

yosys> opt

3.55. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.55.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

yosys> opt_merge -nomux

3.55.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.55.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.55.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2138 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.55.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.55.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.55.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dma_wrapper_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.55.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dma_wrapper_top.
Performed a total of 0 changes.

yosys> opt_merge

3.55.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dma_wrapper_top'.
Removed a total of 0 cells.

yosys> opt_dff

3.55.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..

yosys> opt_expr

3.55.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dma_wrapper_top.

3.55.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.56. Executing HIERARCHY pass (managing design hierarchy).

3.56.1. Analyzing design hierarchy..
Top module:  \dma_wrapper_top

3.56.2. Analyzing design hierarchy..
Top module:  \dma_wrapper_top
Removed 0 unused modules.

yosys> stat

3.57. Printing statistics.

=== dma_wrapper_top ===

   Number of wires:               3563
   Number of wire bits:          46761
   Number of public wires:        2628
   Number of public wire bits:   45772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1205
     $lut                          658
     adder_carry                    28
     dffsre                        519


yosys> opt_clean -purge

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dma_wrapper_top..
Removed 0 unused cells and 2569 unused wires.
<suppressed ~2569 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.59. Executing Verilog backend.

yosys> bmuxmap

3.59.1. Executing BMUXMAP pass.

yosys> demuxmap

3.59.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\dma_wrapper_top'.

Warnings: 421 unique messages, 1111 total
End of script. Logfile hash: 257fe0a177, CPU: user 37.02s system 1.50s, MEM: 134.91 MB peak
Yosys 0.17+76 (git sha1 ba67c2ec9, gcc 9.1.0 -fPIC -Os)
Time spent: 86% 6x abc (223 sec), 3% 37x opt_clean (9 sec), ...
real 141.33
user 227.87
sys 29.28
