platform=xilinx_u280_xdma_201920_3
debug=1
save-temps=1
## The original example uses DDR memory. We can use HBM since U280 supports that.
[connectivity]
nk=vadd:1:vadd_1
sp=vadd_1.in1:HBM[0]
sp=vadd_1.in2:HBM[0]
sp=vadd_1.out:HBM[0]

#[profile]
#data=all:all:all
