
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={2,imm}                                Premise(F2)
	S3= ICache[addr]={2,imm}                                    Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU.IMMUHit                                   Premise(F7)
	S15= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={2,imm}                                     ICache-Search(S17,S3)
	S20= ICache.Out=>IR.In                                      Premise(F9)
	S21= IR.In={2,imm}                                          Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={2,imm}                                   Path(S19,S22)
	S24= ICache.Hit=>CU.ICacheHit                               Premise(F11)
	S25= CU.ICacheHit=ICacheHit(addr)                           Path(S18,S24)
	S26= CtrlASIDIn=0                                           Premise(F12)
	S27= CtrlCP0=0                                              Premise(F13)
	S28= CP0[ASID]=pid                                          CP0-Hold(S0,S27)
	S29= CtrlEPCIn=0                                            Premise(F14)
	S30= CtrlExCodeIn=0                                         Premise(F15)
	S31= CtrlIMMU=0                                             Premise(F16)
	S32= CtrlPC=0                                               Premise(F17)
	S33= CtrlPCInc=1                                            Premise(F18)
	S34= PC[Out]=addr+4                                         PC-Inc(S1,S32,S33)
	S35= PC[CIA]=addr                                           PC-Inc(S1,S32,S33)
	S36= CtrlIAddrReg=0                                         Premise(F19)
	S37= CtrlICache=0                                           Premise(F20)
	S38= ICache[addr]={2,imm}                                   ICache-Hold(S3,S37)
	S39= CtrlIR=1                                               Premise(F21)
	S40= [IR]={2,imm}                                           IR-Write(S21,S39)
	S41= CtrlICacheReg=0                                        Premise(F22)
	S42= CtrlIMem=0                                             Premise(F23)
	S43= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S2,S42)
	S44= CtrlIRMux=0                                            Premise(F24)

ID	S45= CP0.ASID=pid                                           CP0-Read-ASID(S28)
	S46= PC.Out=addr+4                                          PC-Out(S34)
	S47= PC.CIA=addr                                            PC-Out(S35)
	S48= PC.CIA31_28=addr[31:28]                                PC-Out(S35)
	S49= IR.Out={2,imm}                                         IR-Out(S40)
	S50= IR.Out31_26=2                                          IR-Out(S40)
	S51= IR.Out25_0=imm                                         IR-Out(S40)
	S52= IR.Out31_26=>CU.Op                                     Premise(F38)
	S53= CU.Op=2                                                Path(S50,S52)
	S54= PC.CIA31_28=>ADDREXT.PCpart                            Premise(F39)
	S55= ADDREXT.PCpart=addr[31:28]                             Path(S48,S54)
	S56= IR.Out25_0=>ADDREXT.In                                 Premise(F40)
	S57= ADDREXT.In=imm                                         Path(S51,S56)
	S58= ADDREXT.Out={addr[31:28],imm,2'b0}                     ADDREXT-EXT(S55,S57)
	S59= ADDREXT.Out=>PC.In                                     Premise(F41)
	S60= PC.In={addr[31:28],imm,2'b0}                           Path(S58,S59)
	S61= CtrlASIDIn=0                                           Premise(F42)
	S62= CtrlCP0=0                                              Premise(F43)
	S63= CP0[ASID]=pid                                          CP0-Hold(S28,S62)
	S64= CtrlEPCIn=0                                            Premise(F44)
	S65= CtrlExCodeIn=0                                         Premise(F45)
	S66= CtrlIMMU=0                                             Premise(F46)
	S67= CtrlPC=1                                               Premise(F47)
	S68= CtrlPCInc=0                                            Premise(F48)
	S69= PC[CIA]=addr                                           PC-Hold(S35,S68)
	S70= PC[Out]={addr[31:28],imm,2'b0}                         PC-Write(S60,S67,S68)
	S71= CtrlIAddrReg=0                                         Premise(F49)
	S72= CtrlICache=0                                           Premise(F50)
	S73= ICache[addr]={2,imm}                                   ICache-Hold(S38,S72)
	S74= CtrlIR=0                                               Premise(F51)
	S75= [IR]={2,imm}                                           IR-Hold(S40,S74)
	S76= CtrlICacheReg=0                                        Premise(F52)
	S77= CtrlIMem=0                                             Premise(F53)
	S78= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S43,S77)
	S79= CtrlIRMux=0                                            Premise(F54)

EX	S80= CP0.ASID=pid                                           CP0-Read-ASID(S63)
	S81= PC.CIA=addr                                            PC-Out(S69)
	S82= PC.CIA31_28=addr[31:28]                                PC-Out(S69)
	S83= PC.Out={addr[31:28],imm,2'b0}                          PC-Out(S70)
	S84= IR.Out={2,imm}                                         IR-Out(S75)
	S85= IR.Out31_26=2                                          IR-Out(S75)
	S86= IR.Out25_0=imm                                         IR-Out(S75)
	S87= CtrlASIDIn=0                                           Premise(F55)
	S88= CtrlCP0=0                                              Premise(F56)
	S89= CP0[ASID]=pid                                          CP0-Hold(S63,S88)
	S90= CtrlEPCIn=0                                            Premise(F57)
	S91= CtrlExCodeIn=0                                         Premise(F58)
	S92= CtrlIMMU=0                                             Premise(F59)
	S93= CtrlPC=0                                               Premise(F60)
	S94= CtrlPCInc=0                                            Premise(F61)
	S95= PC[CIA]=addr                                           PC-Hold(S69,S94)
	S96= PC[Out]={addr[31:28],imm,2'b0}                         PC-Hold(S70,S93,S94)
	S97= CtrlIAddrReg=0                                         Premise(F62)
	S98= CtrlICache=0                                           Premise(F63)
	S99= ICache[addr]={2,imm}                                   ICache-Hold(S73,S98)
	S100= CtrlIR=0                                              Premise(F64)
	S101= [IR]={2,imm}                                          IR-Hold(S75,S100)
	S102= CtrlICacheReg=0                                       Premise(F65)
	S103= CtrlIMem=0                                            Premise(F66)
	S104= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S78,S103)
	S105= CtrlIRMux=0                                           Premise(F67)

MEM	S106= CP0.ASID=pid                                          CP0-Read-ASID(S89)
	S107= PC.CIA=addr                                           PC-Out(S95)
	S108= PC.CIA31_28=addr[31:28]                               PC-Out(S95)
	S109= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S96)
	S110= IR.Out={2,imm}                                        IR-Out(S101)
	S111= IR.Out31_26=2                                         IR-Out(S101)
	S112= IR.Out25_0=imm                                        IR-Out(S101)
	S113= CtrlASIDIn=0                                          Premise(F68)
	S114= CtrlCP0=0                                             Premise(F69)
	S115= CP0[ASID]=pid                                         CP0-Hold(S89,S114)
	S116= CtrlEPCIn=0                                           Premise(F70)
	S117= CtrlExCodeIn=0                                        Premise(F71)
	S118= CtrlIMMU=0                                            Premise(F72)
	S119= CtrlPC=0                                              Premise(F73)
	S120= CtrlPCInc=0                                           Premise(F74)
	S121= PC[CIA]=addr                                          PC-Hold(S95,S120)
	S122= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S96,S119,S120)
	S123= CtrlIAddrReg=0                                        Premise(F75)
	S124= CtrlICache=0                                          Premise(F76)
	S125= ICache[addr]={2,imm}                                  ICache-Hold(S99,S124)
	S126= CtrlIR=0                                              Premise(F77)
	S127= [IR]={2,imm}                                          IR-Hold(S101,S126)
	S128= CtrlICacheReg=0                                       Premise(F78)
	S129= CtrlIMem=0                                            Premise(F79)
	S130= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S104,S129)
	S131= CtrlIRMux=0                                           Premise(F80)

WB	S132= CP0.ASID=pid                                          CP0-Read-ASID(S115)
	S133= PC.CIA=addr                                           PC-Out(S121)
	S134= PC.CIA31_28=addr[31:28]                               PC-Out(S121)
	S135= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S122)
	S136= IR.Out={2,imm}                                        IR-Out(S127)
	S137= IR.Out31_26=2                                         IR-Out(S127)
	S138= IR.Out25_0=imm                                        IR-Out(S127)
	S139= CtrlASIDIn=0                                          Premise(F107)
	S140= CtrlCP0=0                                             Premise(F108)
	S141= CP0[ASID]=pid                                         CP0-Hold(S115,S140)
	S142= CtrlEPCIn=0                                           Premise(F109)
	S143= CtrlExCodeIn=0                                        Premise(F110)
	S144= CtrlIMMU=0                                            Premise(F111)
	S145= CtrlPC=0                                              Premise(F112)
	S146= CtrlPCInc=0                                           Premise(F113)
	S147= PC[CIA]=addr                                          PC-Hold(S121,S146)
	S148= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S122,S145,S146)
	S149= CtrlIAddrReg=0                                        Premise(F114)
	S150= CtrlICache=0                                          Premise(F115)
	S151= ICache[addr]={2,imm}                                  ICache-Hold(S125,S150)
	S152= CtrlIR=0                                              Premise(F116)
	S153= [IR]={2,imm}                                          IR-Hold(S127,S152)
	S154= CtrlICacheReg=0                                       Premise(F117)
	S155= CtrlIMem=0                                            Premise(F118)
	S156= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S130,S155)
	S157= CtrlIRMux=0                                           Premise(F119)

POST	S141= CP0[ASID]=pid                                         CP0-Hold(S115,S140)
	S147= PC[CIA]=addr                                          PC-Hold(S121,S146)
	S148= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S122,S145,S146)
	S151= ICache[addr]={2,imm}                                  ICache-Hold(S125,S150)
	S153= [IR]={2,imm}                                          IR-Hold(S127,S152)
	S156= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S130,S155)

