Analysis & Synthesis report for ads_bus_system
Tue Dec  2 13:59:40 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Dec  2 13:59:40 2025           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; ads_bus_system                              ;
; Top-level Entity Name              ; demo_bridge_top                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; demo_bridge_top    ; ads_bus_system     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  2 13:59:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart.v
    Info (12023): Found entity 1: uart File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v
    Info (12023): Found entity 1: fifo File: /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v
    Info (12023): Found entity 1: bus_bridge_slave File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v
    Info (12023): Found entity 1: bus_bridge_master File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v
    Info (12023): Found entity 1: demo_bridge_top File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v
    Info (12023): Found entity 1: bus_m2_s3 File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v
    Info (12023): Found entity 1: master_port File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v
    Info (12023): Found entity 1: slave_port File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave.v
    Info (12023): Found entity 1: slave File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v
    Info (12023): Found entity 1: slave_memory_bram File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v
    Info (12023): Found entity 1: arbiter File: /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v
    Info (12023): Found entity 1: addr_decoder File: /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v
    Info (12023): Found entity 1: mux2 File: /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v
    Info (12023): Found entity 1: mux3 File: /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v
    Info (12023): Found entity 1: dec3 File: /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v Line: 15
Info (12127): Elaborating entity "demo_bridge_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at demo_bridge_top.v(197): object "transaction_active" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 197
Warning (10036): Verilog HDL or VHDL warning at demo_bridge_top.v(210): object "m2_dwdata" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 210
Warning (10858): Verilog HDL warning at demo_bridge_top.v(211): object m2_drdata used but never assigned File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at demo_bridge_top.v(212): object "m2_daddr" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 212
Warning (10036): Verilog HDL or VHDL warning at demo_bridge_top.v(213): object "m2_dvalid" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 213
Warning (10858): Verilog HDL warning at demo_bridge_top.v(214): object m2_dready used but never assigned File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at demo_bridge_top.v(215): object "m2_dmode" assigned a value but never read File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 215
Warning (10030): Net "m2_drdata[5..0]" at demo_bridge_top.v(211) has no driver or initial value, using a default initial value '0' File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 211
Warning (10030): Net "m2_dready" at demo_bridge_top.v(214) has no driver or initial value, using a default initial value '0' File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 214
Info (12128): Elaborating entity "master_port" for hierarchy "master_port:master1_port" File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 369
Warning (10230): Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 175
Warning (10230): Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 181
Warning (10230): Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 190
Warning (10230): Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 205
Warning (10230): Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v Line: 231
Info (12128): Elaborating entity "bus_bridge_master" for hierarchy "bus_bridge_master:master2_bridge" File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 426
Info (12128): Elaborating entity "fifo" for hierarchy "bus_bridge_master:master2_bridge|fifo:fifo_queue" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 102
Warning (10230): Verilog HDL assignment warning at fifo.v(31): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v Line: 31
Warning (10230): Verilog HDL assignment warning at fifo.v(35): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/fifo.v Line: 35
Info (12128): Elaborating entity "uart" for hierarchy "bus_bridge_master:master2_bridge|uart:uart_module" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 119
Info (12128): Elaborating entity "uart_tx" for hierarchy "bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 29
Warning (10230): Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 51
Warning (10230): Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 60
Warning (10230): Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 74
Info (12128): Elaborating entity "uart_rx" for hierarchy "bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 40
Warning (10230): Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (5) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 63
Warning (10230): Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 71
Info (12128): Elaborating entity "bus_m2_s3" for hierarchy "bus_m2_s3:bus_inst" File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 489
Info (12128): Elaborating entity "arbiter" for hierarchy "bus_m2_s3:bus_inst|arbiter:bus_arbiter" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 153
Info (10264): Verilog HDL Case Statement information at arbiter.v(130): all case item expressions in this case statement are onehot File: /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v Line: 130
Info (12128): Elaborating entity "addr_decoder" for hierarchy "bus_m2_s3:bus_inst|addr_decoder:decoder" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 186
Warning (10230): Verilog HDL assignment warning at addr_decoder.v(141): truncated value with size 32 to match size of target (4) File: /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v Line: 141
Info (12128): Elaborating entity "dec3" for hierarchy "bus_m2_s3:bus_inst|addr_decoder:decoder|dec3:mvalid_decoder" File: /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v Line: 78
Info (12128): Elaborating entity "mux2" for hierarchy "bus_m2_s3:bus_inst|mux2:wdata_mux" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 198
Info (12128): Elaborating entity "mux2" for hierarchy "bus_m2_s3:bus_inst|mux2:mctrl_mux" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 206
Info (12128): Elaborating entity "mux3" for hierarchy "bus_m2_s3:bus_inst|mux3:rdata_mux" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v Line: 219
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave1_inst" File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 510
Info (12128): Elaborating entity "slave_port" for hierarchy "slave:slave1_inst|slave_port:sp" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 74
Warning (10230): Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 147
Warning (10230): Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 164
Warning (10230): Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 194
Warning (10230): Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 236
Warning (10230): Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 260
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "slave:slave1_inst|slave_memory_bram:sm" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 95
Info (12128): Elaborating entity "slave" for hierarchy "slave:slave2_inst" File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 531
Info (12128): Elaborating entity "slave_port" for hierarchy "slave:slave2_inst|slave_port:sp" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 74
Warning (10230): Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 147
Warning (10230): Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 164
Warning (10230): Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 194
Warning (10230): Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 236
Warning (10230): Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8) File: /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v Line: 260
Info (12128): Elaborating entity "slave_memory_bram" for hierarchy "slave:slave2_inst|slave_memory_bram:sm" File: /home/prabathbk/Serial-System-Bus/rtl/core/slave.v Line: 95
Info (12128): Elaborating entity "bus_bridge_slave" for hierarchy "bus_bridge_slave:slave3_bridge" File: /home/prabathbk/Serial-System-Bus/rtl/demo_bridge_top.v Line: 575
Info (12128): Elaborating entity "uart" for hierarchy "bus_bridge_slave:slave3_bridge|uart:uart_module" File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_slave.v Line: 91
Info (12128): Elaborating entity "uart_tx" for hierarchy "bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 29
Warning (10230): Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 51
Warning (10230): Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (5) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 60
Warning (10230): Verilog HDL assignment warning at uart_tx.v(65): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 65
Warning (10230): Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_tx.v Line: 74
Info (12128): Elaborating entity "uart_rx" for hierarchy "bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver" File: /home/prabathbk/Serial-System-Bus/rtl/core/uart.v Line: 40
Warning (10230): Verilog HDL assignment warning at uart_rx.v(53): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 53
Warning (10230): Verilog HDL assignment warning at uart_rx.v(62): truncated value with size 32 to match size of target (3) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 63
Warning (10230): Verilog HDL assignment warning at uart_rx.v(71): truncated value with size 32 to match size of target (13) File: /home/prabathbk/Serial-System-Bus/rtl/core/uart_rx.v Line: 71
Error (12006): Node instance "addr_convert_module" instantiates undefined entity "addr_convert". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/prabathbk/Serial-System-Bus/rtl/core/bus_bridge_master.v Line: 129
Info (144001): Generated suppressed messages file /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 44 warnings
    Error: Peak virtual memory: 353 megabytes
    Error: Processing ended: Tue Dec  2 13:59:40 2025
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg.


