{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1426744933023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1426744933024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 23:02:12 2015 " "Processing started: Wed Mar 18 23:02:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1426744933024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1426744933024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2COpenCore -c I2COpenCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2COpenCore -c I2COpenCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1426744933024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1426744933876 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../I2C/i2c_clk_divider.v " "Can't analyze file -- file ../I2C/i2c_clk_divider.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1426744933993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744934317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744934330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744934330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744934336 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(203) " "Unrecognized synthesis attribute \"enum_state\" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(203)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1426744934344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744934345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744934345 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1426744934353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/i2c_implementation/i2c open core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744934357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744934357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chicho/documents/github/iot_shield/rtl/i2c_implementation/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/chicho/documents/github/iot_shield/rtl/i2c_implementation/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744934363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744934363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2copencore.v 1 1 " "Found 1 design units, including 1 entities, in source file i2copencore.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2COpenCore " "Found entity 1: I2COpenCore" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744934371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744934371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2COpenCore " "Elaborating entity \"I2COpenCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1426744937052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2COpenCore.v(115) " "Verilog HDL assignment warning at I2COpenCore.v(115): truncated value with size 32 to match size of target (2)" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937058 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2COpenCore.v(126) " "Verilog HDL assignment warning at I2COpenCore.v(126): truncated value with size 32 to match size of target (2)" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937059 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2COpenCore.v(162) " "Verilog HDL assignment warning at I2COpenCore.v(162): truncated value with size 32 to match size of target (7)" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937059 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable I2COpenCore.v(184) " "Verilog HDL Always Construct warning at I2COpenCore.v(184): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 184 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1426744937067 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.data_a 0 I2COpenCore.v(30) " "Net \"high_address.data_a\" at I2COpenCore.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937103 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.waddr_a 0 I2COpenCore.v(30) " "Net \"high_address.waddr_a\" at I2COpenCore.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937103 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.data_a 0 I2COpenCore.v(31) " "Net \"low_address.data_a\" at I2COpenCore.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937103 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.waddr_a 0 I2COpenCore.v(31) " "Net \"low_address.waddr_a\" at I2COpenCore.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937103 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.data_a 0 I2COpenCore.v(32) " "Net \"values.data_a\" at I2COpenCore.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937103 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.waddr_a 0 I2COpenCore.v(32) " "Net \"values.waddr_a\" at I2COpenCore.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937103 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.we_a 0 I2COpenCore.v(30) " "Net \"high_address.we_a\" at I2COpenCore.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937103 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.we_a 0 I2COpenCore.v(31) " "Net \"low_address.we_a\" at I2COpenCore.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937104 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.we_a 0 I2COpenCore.v(32) " "Net \"values.we_a\" at I2COpenCore.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426744937104 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable I2COpenCore.v(202) " "Inferred latch for \"enable\" at I2COpenCore.v(202)" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1426744937107 "|I2COpenCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:d1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:d1\"" {  } { { "I2COpenCore.v" "d1" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426744937414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(13) " "Verilog HDL assignment warning at debouncer.v(13): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/debouncer.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937415 "|I2COpenCore|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(16) " "Verilog HDL assignment warning at debouncer.v(16): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/debouncer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937415 "|I2COpenCore|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(18) " "Verilog HDL assignment warning at debouncer.v(18): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/debouncer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937416 "|I2COpenCore|debouncer:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:i2c_master " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:i2c_master\"" {  } { { "I2COpenCore.v" "i2c_master" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426744937450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "byte_controller" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426744937491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426744937537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(263) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(263): truncated value with size 16 to match size of target (14)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937542 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(264) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(264): truncated value with size 32 to match size of target (14)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426744937542 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(426): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "" 0 -1 1426744937552 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(426): all case item expressions in this case statement are onehot" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1426744937552 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(422) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(422): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 422 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "" 0 -1 1426744937554 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_debs " "Net \"reset_debs\" is missing source, defaulting to GND" {  } { { "I2COpenCore.v" "reset_debs" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1426744937632 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1426744937632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3524 " "Found entity 1: altsyncram_3524" {  } { { "db/altsyncram_3524.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/altsyncram_3524.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744939934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744939934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g0b " "Found entity 1: decode_g0b" {  } { { "db/decode_g0b.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/decode_g0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744940047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744940047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bsb " "Found entity 1: mux_bsb" {  } { { "db/mux_bsb.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/mux_bsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744940149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744940149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k0d " "Found entity 1: mux_k0d" {  } { { "db/mux_k0d.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/mux_k0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744940367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744940367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744940532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744940532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ki " "Found entity 1: cntr_5ki" {  } { { "db/cntr_5ki.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/cntr_5ki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744940746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744940746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744940855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744940855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_afj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_afj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_afj " "Found entity 1: cntr_afj" {  } { { "db/cntr_afj.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/cntr_afj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744940969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744940969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ki " "Found entity 1: cntr_7ki" {  } { { "db/cntr_7ki.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/cntr_7ki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744941122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744941122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744941275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744941275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426744941429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426744941429 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1426744941689 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 90 C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/I2COpenCore.ram1_I2COpenCore_704731bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (90) in the Memory Initialization File \"C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/I2COpenCore.ram1_I2COpenCore_704731bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1426744943576 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 90 C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/I2COpenCore.ram0_I2COpenCore_704731bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (90) in the Memory Initialization File \"C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/I2COpenCore.ram0_I2COpenCore_704731bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1426744943580 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 90 C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/I2COpenCore.ram2_I2COpenCore_704731bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (90) in the Memory Initialization File \"C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/db/I2COpenCore.ram2_I2COpenCore_704731bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1426744943583 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 185 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 165 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 161 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 174 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 175 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 178 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 275 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1426744945522 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1426744945524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1426744946840 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1426744950229 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1426744950276 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1426744950276 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1426744950404 "|I2COpenCore|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1426744950404 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1426744950606 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 39 41 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 39 of its 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "" 0 -1 1426744952213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1426744952310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1426744952310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_buttons\[0\] " "No output dependent on input pin \"user_buttons\[0\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426744952835 "|I2COpenCore|user_buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[2\] " "No output dependent on input pin \"user_sw\[2\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426744952835 "|I2COpenCore|user_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[3\] " "No output dependent on input pin \"user_sw\[3\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426744952835 "|I2COpenCore|user_sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[4\] " "No output dependent on input pin \"user_sw\[4\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426744952835 "|I2COpenCore|user_sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[5\] " "No output dependent on input pin \"user_sw\[5\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426744952835 "|I2COpenCore|user_sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[6\] " "No output dependent on input pin \"user_sw\[6\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426744952835 "|I2COpenCore|user_sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[7\] " "No output dependent on input pin \"user_sw\[7\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/Users/Chicho/Documents/GitHub/iot_shield/RTL/I2C_implementation/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426744952835 "|I2COpenCore|user_sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1426744952835 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1642 " "Implemented 1642 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1426744952837 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1426744952837 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1426744952837 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1536 " "Implemented 1536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1426744952837 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1426744952837 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1426744952837 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1426744952899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 23:02:32 2015 " "Processing ended: Wed Mar 18 23:02:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1426744952899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1426744952899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1426744952899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1426744952899 ""}
