{"vcs1":{"timestamp_begin":1742290154.812244138, "rt":4.61, "ut":4.35, "st":0.20}}
{"vcselab":{"timestamp_begin":1742290159.503155116, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1742290159.847108885, "rt":0.26, "ut":0.12, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742290154.494660015}
{"VCS_COMP_START_TIME": 1742290154.494660015}
{"VCS_COMP_END_TIME": 1742290160.179450400}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 360848}}
{"vcselab": {"peak_mem": 158272}}
