// Seed: 3163768256
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd86
) (
    input supply1 id_0,
    input tri _id_1,
    output supply0 id_2
);
  wire id_4;
  struct {
    logic [id_1 : -1 'b0] id_5;
    logic id_6;
  } id_7;
  module_0 modCall_1 (
      id_4,
      id_7
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd38,
    parameter id_2 = 32'd23,
    parameter id_6 = 32'd93
) (
    input supply0 id_0,
    input tri _id_1,
    output tri1 _id_2,
    input wand id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 _id_6,
    output uwire id_7,
    output logic id_8,
    output tri id_9,
    input uwire id_10
    , id_13,
    output wor id_11
);
  generate
    for (id_14 = id_6 == 1; id_1; id_8 = -1 == id_13) begin : LABEL_0
      wire [1 : id_1] id_15;
      wire id_16 = id_0;
    end
  endgenerate
  logic id_17 = -1;
  module_0 modCall_1 (
      id_14,
      id_17
  );
  struct packed {logic [-1 'd0 : id_2] id_18;} [id_6 : 1] id_19;
endmodule
