Time resolution is 1 ps
Block Memory Generator module full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_pcie_0.inst.comp_axi_pcie_mm_s.comp_slave_bridge.comp_read_data_bram.blk_gen_mem.family_supported.I_TRUE_DUAL_PORT_BLK_MEM_GEN.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_pcie_0.inst.comp_axi_pcie_mm_s.comp_slave_bridge.comp_slave_read_cpl_tlp.comp_length_active_bram.blk_gen_mem.family_supported.I_TRUE_DUAL_PORT_BLK_MEM_GEN.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_pcie_0.inst.comp_axi_pcie_mm_s.comp_slave_bridge.comp_slave_read_cpl_tlp.comp_cpl_addr_count_bram.blk_gen_mem.family_supported.I_TRUE_DUAL_PORT_BLK_MEM_GEN.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
[                   0] full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_pcie_0.inst.comp_axi_enhanced_pcie.comp_enhanced_core_top_wrap.axi_pcie_enhanced_core_top_i.\genblk1.pcie_7x_v2_0_2_inst .\pcie_top_with_gt_top.pcie_top_i .pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_pcie_0.inst.comp_axi_enhanced_pcie.comp_enhanced_core_top_wrap.axi_pcie_enhanced_core_top_i.\genblk1.pcie_7x_v2_0_2_inst .\pcie_top_with_gt_top.pcie_top_i .pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 2  DOB_REG 1 WIDTH 36 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_pcie_0.inst.comp_axi_enhanced_pcie.comp_enhanced_core_top_wrap.axi_pcie_enhanced_core_top_i.\genblk1.pcie_7x_v2_0_2_inst .\pcie_top_with_gt_top.pcie_top_i .pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 2
[                   0] full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_pcie_0.inst.comp_axi_enhanced_pcie.comp_enhanced_core_top_wrap.axi_pcie_enhanced_core_top_i.\genblk1.pcie_7x_v2_0_2_inst .\pcie_top_with_gt_top.pcie_top_i .pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 2
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_amm_bridge_0.inst.\AXI_FULL.I_AVA_MASTER_FULL .ava_sync_rid_fifo.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /full_project_tb/full_project_top/pcie_block_wrapper_comp/pcie_block_i/axi_amm_bridge_0/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rid_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_23  Scope: full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_amm_bridge_0.inst.\AXI_FULL.I_AVA_MASTER_FULL .ava_sync_rid_fifo.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_amm_bridge_0.inst.\AXI_FULL.I_AVA_MASTER_FULL .ava_sync_rdata_fifo.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /full_project_tb/full_project_top/pcie_block_wrapper_comp/pcie_block_i/axi_amm_bridge_0/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rdata_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_78  Scope: full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_amm_bridge_0.inst.\AXI_FULL.I_AVA_MASTER_FULL .ava_sync_rdata_fifo.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_amm_bridge_0.inst.\AXI_FULL.I_AVA_MASTER_FULL .ava_sync_rresp_fifo.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /full_project_tb/full_project_top/pcie_block_wrapper_comp/pcie_block_i/axi_amm_bridge_0/inst/AXI_FULL.I_AVA_MASTER_FULL/ava_sync_rresp_fifo/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_131  Scope: full_project_tb.full_project_top.pcie_block_wrapper_comp.pcie_block_i.axi_amm_bridge_0.inst.\AXI_FULL.I_AVA_MASTER_FULL .ava_sync_rresp_fifo.xpm_fifo_sync_inst.xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/ci/prod/2023.2/sw/continuous/3079/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
