<root><simulation><result_generated_time />2023-05-17 20:28:15<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />2/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 30, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 25165824, 34359738368], 'I': [512, 25165824, 34359738368], 'O': [512, 25165824, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [384, 384], [2048, 2048]], 'I': [[64, 64], [384, 384], [2048, 2048]], 'O': [[64, 64], [384, 384], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.07895925, 0.0696813], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 20.258474999999997, 93.2871], 'I': [0.000693826, 20.258474999999997, 93.2871], 'O': [0.000693826, 20.258474999999997, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [960, 1, 1], 'O': [960, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 30)], [('OX', 32)]], [], [], []]<I />[[], [[('OY', 30)], [('OX', 32)]], [], []]<O />[[], [[('OY', 30)], [('OX', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 15, 'OX': 11, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 8)], [('C', 4), ('C', 16), ('K', 4), ('OX', 3), ('OY', 3)], []]<I />[[('K', 4), ('K', 8), ('C', 4), ('C', 16), ('K', 4)], [('OX', 3), ('OY', 3)], []]<O />[[('K', 4), ('K', 8), ('C', 4), ('C', 16)], [('K', 4), ('OX', 3), ('OY', 3)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [625.0, 1, 9, 1], 'I': [1.0, 128.0, 1.0, 1.0], 'O': [1.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 65536, 65536], 'I': [512, 2880000, 2880000], 'O': [256, 5760000, 5760000], 'O_partial': [256, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [1.0, 0.18, 0.0], 'O': [0.5, 0.35, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.53, 0.0], 'I': [1.0, 0.53, 0.0], 'O': [0.5, 0.53, 0.0]}<effective_mem_size_bit />{'W': [64, 65536, 65536], 'I': [512, 2880000, 2880000], 'O': [256, 1440000, 5760000], 'O_partial': [256, 0, 0], 'O_final': [0, 1440000, 5760000]}<total_unit_count />{'W': [960, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [960, 960, 1, 1], 'O': [960, 960, 1, 1]}<duplicate_unit_count />{'W': [960.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[73728, 73728], [73728, 8192], [8192, 0]]<I />[[1440000, 360000], [552960, 360000], [360000, 0]]<O />[[(45360000, 46080000), (720000, 0)], [(0, 1105920), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(45360000, 46080000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 1105920), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[9216, 9216], [1536, 171], [32, 0]]<I />[[180000, 45000], [11520, 7500], [1406, 0]]<O />[[(5670000, 5760000), (90000, 0)], [(0, 23040), (15000, 0)], [(0, 2812), (0, 0)]]<O_partial />[([5670000, 5760000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 23040], [15000, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />24698880</mac_count></basic_info><energy><total_energy />101979959.3<mem_energy_breakdown><W />[6.5, 133.2, 42.6]<I />[76.9, 1432.2, 1872.9]<O />[4035.4, 2789.8, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />1234944.0<total />101965824.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5619<utilization_without_data_loading />0.651<utilization_spatial />0.651<utilization_temporal_with_data_loading />0.8631<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />85423<latency_cycle_without_data_loading />73728<ideal_computing_cycle />73728<data_loading><load_cycle_total />11695<load_cycle_individual />{'W': [4, 171, 0], 'I': [1280, 11520, 0]}<load_cycle_combined />{'W': 171, 'I': 11520}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-73727], [-64484, -71393], [-73728, -73728]], 'I': [[-73727], [-16320, -6144], [-73728, -73728]], 'O': [[-73728], [-73584, -50688], [-50688, -69408]]}<mem_stall_cycle_shared />{'W': [[-73727], [-64484, 0], [0, 0]], 'I': [[-73727], [-16320, 0], [0, 0]], 'O': [[-73728], [-73584, -50688], [-50688, -69408]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 65536, 65536], 'I': [512, 2880000, 2880000], 'O': [256, 5760000, 5760000], 'O_partial': [256, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [256, 65536, 65536], 'I': [491520, 2880000, 2880000], 'O': [245760, 5760000, 5760000]}<loop_cycles_each_level />{'W': [32, 73728, 73728], 'I': [8192, 73728, 73728], 'O': [2048, 73728, 73728]}<top_ir_loop_size />{'W': [1, 9, 1], 'I': [4, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 0.9], [0.9, 0.9]], 'I': [[8.0, 0.1], [60.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 0.1], [120.0, 120.0], [120.0, 120.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 8.0], [8.0, 0.9]], 'I': [[8.0, 0.2], [240.0, 60.0], [60.0, 60.0]], 'O': [[8.0, 8.0], [7680.0, 120.0], [120.0, 120.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 0.9], [0.9, 0]], 'I': [[8.0, 0.2], [240.0, 60.0], [60.0, 0]], 'O': [[8.0, 0.1], [120.0, 120.0], [120.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [368.0, 180.9], [60.9, 120.0]], 'I': [[8.0, 0.2], [368.0, 180.9], [60.9, 120.0]], 'O': [[8.0, 0.1], [368.0, 180.9], [60.9, 120.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 73728], [32, 32, 2304], [73728, 73728, 1]], 'I': [[1, 1, 73728], [2048, 8192, 9], [73728, 73728, 1]], 'O': [[1, 1, 73728], [2048, 2048, 36], [73728, 73728, 1]]}<trans_time_real />{'W': [[0, 1, 73728], [[4, 32, 2304], [1, 32, 2304]], [[171, 73728, 1], [32, 73728, 1]]], 'I': [[0, 1, 73728], [[8, 8192, 9], [1280, 8192, 9]], [[11520, 73728, 1], [2160, 73728, 1]]], 'O': [[0, 1, 73728], [[4, 2048, 36], [640, 2048, 36]], [[23040, 73728, 1], [4320, 73728, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -31], [-73557, -73696]], 'I': [[-1], [-2040, -768], [-62208, -71568]], 'O': [[-1], [-2044, -1408], [-50688, -69408]]}<single_stall_count />{'W': [73727, 2303, 0], 'I': [73727, 8, 0], 'O': [73728, 36, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [23040, 0]}, 1: {'W': [9212, 0], 'I': [10240, 0], 'O': [23040, 23040]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-73728, -73728], [-50688, -73728]], 1: [[-54276, -73728], [-50688, -50688]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />115.6<mem_area />114.9<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>