// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Wed Jan 15 19:29:02 2025
// Host        : DESKTOP-9IG3UKH running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               F:/cache_synthesizable/cache_synthesizable.sim/sim_1/synth/timing/xsim/tb_data_mem_time_synth.v
// Design      : data_array
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a200tfbg676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD1
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD10
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD100
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD101
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD102
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD103
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD104
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD105
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD106
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD107
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD108
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD109
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD11
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD110
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD111
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD112
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD113
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD114
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD115
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD116
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD117
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD118
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD119
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD12
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD120
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD121
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD122
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD123
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD124
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD125
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD126
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD127
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD128
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD129
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD13
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD130
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD131
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD132
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD133
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD134
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD135
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD136
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD137
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD138
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD139
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD14
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD140
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD141
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD142
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD143
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD144
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD145
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD146
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD147
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD148
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD149
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD15
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD150
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD151
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD152
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD153
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD154
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD155
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD156
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD157
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD158
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD159
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD16
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD160
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD161
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD162
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD163
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD164
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD165
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD166
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD167
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD168
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD169
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD17
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD170
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD171
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD172
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD173
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD174
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD175
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD176
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD177
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD178
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD179
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD18
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD180
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD181
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD182
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD183
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD184
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD185
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD186
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD187
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD188
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD189
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD19
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD190
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD191
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD192
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD193
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD194
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD195
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD196
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD197
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD198
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD199
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD2
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD20
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD200
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD201
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD202
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD203
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD204
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD205
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD206
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD207
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD208
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD209
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD21
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD210
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD211
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD212
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD213
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD214
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD215
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD216
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD217
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD218
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD219
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD22
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD220
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD221
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD222
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD223
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD224
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD225
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD226
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD227
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD228
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD229
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD23
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD230
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD231
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD232
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD233
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD234
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD235
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD236
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD237
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD238
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD239
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD24
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD240
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD241
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD242
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD243
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD244
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD245
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD246
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD247
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD248
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD249
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD25
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD250
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD251
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD252
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD253
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD254
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD255
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD256
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD257
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD258
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD259
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD26
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD260
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD261
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD262
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD263
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD264
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD265
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD266
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD267
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD268
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD269
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD27
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD270
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD271
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD272
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD273
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD274
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD275
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD276
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD277
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD278
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD279
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD28
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD280
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD281
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD282
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD283
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD284
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD285
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD286
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD287
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD288
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD289
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD29
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD290
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD291
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD292
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD293
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD294
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD295
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD296
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD297
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD298
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD299
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD3
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD30
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD300
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD301
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD302
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD303
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD304
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD305
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD306
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD307
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD308
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD309
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD31
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD310
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD311
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD312
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD313
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD314
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD315
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD316
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD317
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD318
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD319
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD32
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD320
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD321
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD322
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD323
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD324
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD325
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD326
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD327
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD328
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD329
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD33
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD330
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD331
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD332
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD333
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD334
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD335
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD336
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD337
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD338
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD339
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD34
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD340
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD341
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD342
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD343
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD344
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD345
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD346
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD347
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD348
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD349
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD35
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD350
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD351
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD352
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD353
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD354
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD355
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD356
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD357
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD358
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD359
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD36
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD360
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD361
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD362
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD363
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD364
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD365
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD366
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD367
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD368
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD369
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD37
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD370
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD371
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD372
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD373
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD374
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD375
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD376
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD377
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD378
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD379
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD38
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD380
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD381
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD382
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD383
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD384
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD385
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD386
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD387
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD388
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD389
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD39
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD390
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD391
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD392
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD393
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD394
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD395
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD396
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD397
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD398
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD399
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD4
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD40
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD400
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD401
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD402
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD403
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD404
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD405
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD406
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD407
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD408
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD409
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD41
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD410
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD411
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD412
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD413
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD414
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD415
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD416
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD417
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD418
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD419
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD42
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD420
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD421
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD422
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD423
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD424
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD425
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD426
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD427
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD428
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD429
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD43
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD430
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD431
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD432
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD433
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD434
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD435
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD436
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD437
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD438
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD439
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD44
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD440
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD441
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD442
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD443
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD444
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD445
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD446
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD447
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD448
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD449
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD45
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD450
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD451
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD452
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD453
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD454
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD455
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD456
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD457
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD458
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD459
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD46
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD460
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD461
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD462
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD463
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD464
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD465
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD466
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD467
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD468
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD469
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD47
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD470
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD471
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD472
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD473
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD474
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD475
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD476
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD477
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD478
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD479
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD48
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD480
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD481
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD482
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD483
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD484
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD485
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD486
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD487
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD488
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD489
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD49
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD490
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD491
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD492
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD493
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD494
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD495
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD496
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD497
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD498
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD499
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD5
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD50
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD500
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD501
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD502
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD503
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD504
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD505
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD506
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD507
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD508
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD509
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD51
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD510
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD511
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD52
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD53
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD54
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD55
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD56
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD57
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD58
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD59
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD6
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD60
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD61
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD62
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD63
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD64
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD65
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD66
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD67
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD68
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD69
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD7
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD70
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD71
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD72
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD73
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD74
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD75
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD76
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD77
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD78
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD79
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD8
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD80
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD81
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD82
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD83
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD84
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD85
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD86
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD87
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD88
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD89
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD9
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD90
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD91
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD92
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD93
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD94
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000002),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD95
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD96
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD97
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD98
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000003),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD99
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000001),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

(* CACHE_WAY = "4" *) (* INDEX_BITS = "3" *) 
(* NotValidForBitStream *)
module data_array
   (clk,
    i_rd,
    i_wr,
    i_index,
    i_offset,
    i_data_from_mem_valid,
    i_data_from_core,
    i_data_from_mem,
    i_way,
    i_LRU,
    o_data_to_core,
    o_block_to_mem);
  input clk;
  input i_rd;
  input i_wr;
  input [2:0]i_index;
  input [1:0]i_offset;
  input i_data_from_mem_valid;
  input [31:0]i_data_from_core;
  input [127:0]i_data_from_mem;
  input [3:0]i_way;
  input [3:0]i_LRU;
  output [31:0]o_data_to_core;
  output [127:0]o_block_to_mem;

  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[0] ;
  wire [31:0]\data_out_from_way[2] ;
  wire \genblk1[1].data_mem_way_n_n_10 ;
  wire \genblk1[1].data_mem_way_n_n_100 ;
  wire \genblk1[1].data_mem_way_n_n_101 ;
  wire \genblk1[1].data_mem_way_n_n_102 ;
  wire \genblk1[1].data_mem_way_n_n_103 ;
  wire \genblk1[1].data_mem_way_n_n_104 ;
  wire \genblk1[1].data_mem_way_n_n_105 ;
  wire \genblk1[1].data_mem_way_n_n_106 ;
  wire \genblk1[1].data_mem_way_n_n_107 ;
  wire \genblk1[1].data_mem_way_n_n_108 ;
  wire \genblk1[1].data_mem_way_n_n_109 ;
  wire \genblk1[1].data_mem_way_n_n_11 ;
  wire \genblk1[1].data_mem_way_n_n_110 ;
  wire \genblk1[1].data_mem_way_n_n_111 ;
  wire \genblk1[1].data_mem_way_n_n_112 ;
  wire \genblk1[1].data_mem_way_n_n_113 ;
  wire \genblk1[1].data_mem_way_n_n_114 ;
  wire \genblk1[1].data_mem_way_n_n_115 ;
  wire \genblk1[1].data_mem_way_n_n_116 ;
  wire \genblk1[1].data_mem_way_n_n_117 ;
  wire \genblk1[1].data_mem_way_n_n_118 ;
  wire \genblk1[1].data_mem_way_n_n_119 ;
  wire \genblk1[1].data_mem_way_n_n_12 ;
  wire \genblk1[1].data_mem_way_n_n_120 ;
  wire \genblk1[1].data_mem_way_n_n_121 ;
  wire \genblk1[1].data_mem_way_n_n_122 ;
  wire \genblk1[1].data_mem_way_n_n_123 ;
  wire \genblk1[1].data_mem_way_n_n_124 ;
  wire \genblk1[1].data_mem_way_n_n_125 ;
  wire \genblk1[1].data_mem_way_n_n_126 ;
  wire \genblk1[1].data_mem_way_n_n_127 ;
  wire \genblk1[1].data_mem_way_n_n_128 ;
  wire \genblk1[1].data_mem_way_n_n_129 ;
  wire \genblk1[1].data_mem_way_n_n_13 ;
  wire \genblk1[1].data_mem_way_n_n_130 ;
  wire \genblk1[1].data_mem_way_n_n_131 ;
  wire \genblk1[1].data_mem_way_n_n_132 ;
  wire \genblk1[1].data_mem_way_n_n_133 ;
  wire \genblk1[1].data_mem_way_n_n_134 ;
  wire \genblk1[1].data_mem_way_n_n_135 ;
  wire \genblk1[1].data_mem_way_n_n_136 ;
  wire \genblk1[1].data_mem_way_n_n_137 ;
  wire \genblk1[1].data_mem_way_n_n_138 ;
  wire \genblk1[1].data_mem_way_n_n_139 ;
  wire \genblk1[1].data_mem_way_n_n_14 ;
  wire \genblk1[1].data_mem_way_n_n_140 ;
  wire \genblk1[1].data_mem_way_n_n_141 ;
  wire \genblk1[1].data_mem_way_n_n_142 ;
  wire \genblk1[1].data_mem_way_n_n_143 ;
  wire \genblk1[1].data_mem_way_n_n_144 ;
  wire \genblk1[1].data_mem_way_n_n_145 ;
  wire \genblk1[1].data_mem_way_n_n_146 ;
  wire \genblk1[1].data_mem_way_n_n_147 ;
  wire \genblk1[1].data_mem_way_n_n_148 ;
  wire \genblk1[1].data_mem_way_n_n_149 ;
  wire \genblk1[1].data_mem_way_n_n_15 ;
  wire \genblk1[1].data_mem_way_n_n_150 ;
  wire \genblk1[1].data_mem_way_n_n_151 ;
  wire \genblk1[1].data_mem_way_n_n_152 ;
  wire \genblk1[1].data_mem_way_n_n_153 ;
  wire \genblk1[1].data_mem_way_n_n_154 ;
  wire \genblk1[1].data_mem_way_n_n_155 ;
  wire \genblk1[1].data_mem_way_n_n_156 ;
  wire \genblk1[1].data_mem_way_n_n_157 ;
  wire \genblk1[1].data_mem_way_n_n_158 ;
  wire \genblk1[1].data_mem_way_n_n_159 ;
  wire \genblk1[1].data_mem_way_n_n_16 ;
  wire \genblk1[1].data_mem_way_n_n_160 ;
  wire \genblk1[1].data_mem_way_n_n_161 ;
  wire \genblk1[1].data_mem_way_n_n_17 ;
  wire \genblk1[1].data_mem_way_n_n_18 ;
  wire \genblk1[1].data_mem_way_n_n_19 ;
  wire \genblk1[1].data_mem_way_n_n_2 ;
  wire \genblk1[1].data_mem_way_n_n_20 ;
  wire \genblk1[1].data_mem_way_n_n_21 ;
  wire \genblk1[1].data_mem_way_n_n_22 ;
  wire \genblk1[1].data_mem_way_n_n_23 ;
  wire \genblk1[1].data_mem_way_n_n_24 ;
  wire \genblk1[1].data_mem_way_n_n_25 ;
  wire \genblk1[1].data_mem_way_n_n_26 ;
  wire \genblk1[1].data_mem_way_n_n_27 ;
  wire \genblk1[1].data_mem_way_n_n_28 ;
  wire \genblk1[1].data_mem_way_n_n_29 ;
  wire \genblk1[1].data_mem_way_n_n_3 ;
  wire \genblk1[1].data_mem_way_n_n_30 ;
  wire \genblk1[1].data_mem_way_n_n_31 ;
  wire \genblk1[1].data_mem_way_n_n_32 ;
  wire \genblk1[1].data_mem_way_n_n_33 ;
  wire \genblk1[1].data_mem_way_n_n_34 ;
  wire \genblk1[1].data_mem_way_n_n_35 ;
  wire \genblk1[1].data_mem_way_n_n_36 ;
  wire \genblk1[1].data_mem_way_n_n_37 ;
  wire \genblk1[1].data_mem_way_n_n_38 ;
  wire \genblk1[1].data_mem_way_n_n_39 ;
  wire \genblk1[1].data_mem_way_n_n_4 ;
  wire \genblk1[1].data_mem_way_n_n_40 ;
  wire \genblk1[1].data_mem_way_n_n_41 ;
  wire \genblk1[1].data_mem_way_n_n_42 ;
  wire \genblk1[1].data_mem_way_n_n_43 ;
  wire \genblk1[1].data_mem_way_n_n_44 ;
  wire \genblk1[1].data_mem_way_n_n_45 ;
  wire \genblk1[1].data_mem_way_n_n_46 ;
  wire \genblk1[1].data_mem_way_n_n_47 ;
  wire \genblk1[1].data_mem_way_n_n_48 ;
  wire \genblk1[1].data_mem_way_n_n_49 ;
  wire \genblk1[1].data_mem_way_n_n_5 ;
  wire \genblk1[1].data_mem_way_n_n_50 ;
  wire \genblk1[1].data_mem_way_n_n_51 ;
  wire \genblk1[1].data_mem_way_n_n_52 ;
  wire \genblk1[1].data_mem_way_n_n_53 ;
  wire \genblk1[1].data_mem_way_n_n_54 ;
  wire \genblk1[1].data_mem_way_n_n_55 ;
  wire \genblk1[1].data_mem_way_n_n_56 ;
  wire \genblk1[1].data_mem_way_n_n_57 ;
  wire \genblk1[1].data_mem_way_n_n_58 ;
  wire \genblk1[1].data_mem_way_n_n_59 ;
  wire \genblk1[1].data_mem_way_n_n_6 ;
  wire \genblk1[1].data_mem_way_n_n_60 ;
  wire \genblk1[1].data_mem_way_n_n_61 ;
  wire \genblk1[1].data_mem_way_n_n_62 ;
  wire \genblk1[1].data_mem_way_n_n_63 ;
  wire \genblk1[1].data_mem_way_n_n_64 ;
  wire \genblk1[1].data_mem_way_n_n_65 ;
  wire \genblk1[1].data_mem_way_n_n_66 ;
  wire \genblk1[1].data_mem_way_n_n_67 ;
  wire \genblk1[1].data_mem_way_n_n_68 ;
  wire \genblk1[1].data_mem_way_n_n_69 ;
  wire \genblk1[1].data_mem_way_n_n_7 ;
  wire \genblk1[1].data_mem_way_n_n_70 ;
  wire \genblk1[1].data_mem_way_n_n_71 ;
  wire \genblk1[1].data_mem_way_n_n_72 ;
  wire \genblk1[1].data_mem_way_n_n_73 ;
  wire \genblk1[1].data_mem_way_n_n_74 ;
  wire \genblk1[1].data_mem_way_n_n_75 ;
  wire \genblk1[1].data_mem_way_n_n_76 ;
  wire \genblk1[1].data_mem_way_n_n_77 ;
  wire \genblk1[1].data_mem_way_n_n_78 ;
  wire \genblk1[1].data_mem_way_n_n_79 ;
  wire \genblk1[1].data_mem_way_n_n_8 ;
  wire \genblk1[1].data_mem_way_n_n_80 ;
  wire \genblk1[1].data_mem_way_n_n_81 ;
  wire \genblk1[1].data_mem_way_n_n_82 ;
  wire \genblk1[1].data_mem_way_n_n_83 ;
  wire \genblk1[1].data_mem_way_n_n_84 ;
  wire \genblk1[1].data_mem_way_n_n_85 ;
  wire \genblk1[1].data_mem_way_n_n_86 ;
  wire \genblk1[1].data_mem_way_n_n_87 ;
  wire \genblk1[1].data_mem_way_n_n_88 ;
  wire \genblk1[1].data_mem_way_n_n_89 ;
  wire \genblk1[1].data_mem_way_n_n_9 ;
  wire \genblk1[1].data_mem_way_n_n_90 ;
  wire \genblk1[1].data_mem_way_n_n_91 ;
  wire \genblk1[1].data_mem_way_n_n_92 ;
  wire \genblk1[1].data_mem_way_n_n_93 ;
  wire \genblk1[1].data_mem_way_n_n_94 ;
  wire \genblk1[1].data_mem_way_n_n_95 ;
  wire \genblk1[1].data_mem_way_n_n_96 ;
  wire \genblk1[1].data_mem_way_n_n_97 ;
  wire \genblk1[1].data_mem_way_n_n_98 ;
  wire \genblk1[1].data_mem_way_n_n_99 ;
  wire \genblk1[2].data_mem_way_n_n_100 ;
  wire \genblk1[2].data_mem_way_n_n_101 ;
  wire \genblk1[2].data_mem_way_n_n_102 ;
  wire \genblk1[2].data_mem_way_n_n_103 ;
  wire \genblk1[2].data_mem_way_n_n_104 ;
  wire \genblk1[2].data_mem_way_n_n_105 ;
  wire \genblk1[2].data_mem_way_n_n_106 ;
  wire \genblk1[2].data_mem_way_n_n_107 ;
  wire \genblk1[2].data_mem_way_n_n_108 ;
  wire \genblk1[2].data_mem_way_n_n_109 ;
  wire \genblk1[2].data_mem_way_n_n_110 ;
  wire \genblk1[2].data_mem_way_n_n_111 ;
  wire \genblk1[2].data_mem_way_n_n_112 ;
  wire \genblk1[2].data_mem_way_n_n_113 ;
  wire \genblk1[2].data_mem_way_n_n_114 ;
  wire \genblk1[2].data_mem_way_n_n_115 ;
  wire \genblk1[2].data_mem_way_n_n_116 ;
  wire \genblk1[2].data_mem_way_n_n_117 ;
  wire \genblk1[2].data_mem_way_n_n_118 ;
  wire \genblk1[2].data_mem_way_n_n_119 ;
  wire \genblk1[2].data_mem_way_n_n_120 ;
  wire \genblk1[2].data_mem_way_n_n_121 ;
  wire \genblk1[2].data_mem_way_n_n_122 ;
  wire \genblk1[2].data_mem_way_n_n_123 ;
  wire \genblk1[2].data_mem_way_n_n_124 ;
  wire \genblk1[2].data_mem_way_n_n_125 ;
  wire \genblk1[2].data_mem_way_n_n_126 ;
  wire \genblk1[2].data_mem_way_n_n_127 ;
  wire \genblk1[2].data_mem_way_n_n_128 ;
  wire \genblk1[2].data_mem_way_n_n_129 ;
  wire \genblk1[2].data_mem_way_n_n_130 ;
  wire \genblk1[2].data_mem_way_n_n_131 ;
  wire \genblk1[2].data_mem_way_n_n_132 ;
  wire \genblk1[2].data_mem_way_n_n_133 ;
  wire \genblk1[2].data_mem_way_n_n_134 ;
  wire \genblk1[2].data_mem_way_n_n_135 ;
  wire \genblk1[2].data_mem_way_n_n_136 ;
  wire \genblk1[2].data_mem_way_n_n_137 ;
  wire \genblk1[2].data_mem_way_n_n_138 ;
  wire \genblk1[2].data_mem_way_n_n_139 ;
  wire \genblk1[2].data_mem_way_n_n_140 ;
  wire \genblk1[2].data_mem_way_n_n_141 ;
  wire \genblk1[2].data_mem_way_n_n_142 ;
  wire \genblk1[2].data_mem_way_n_n_143 ;
  wire \genblk1[2].data_mem_way_n_n_144 ;
  wire \genblk1[2].data_mem_way_n_n_145 ;
  wire \genblk1[2].data_mem_way_n_n_146 ;
  wire \genblk1[2].data_mem_way_n_n_147 ;
  wire \genblk1[2].data_mem_way_n_n_148 ;
  wire \genblk1[2].data_mem_way_n_n_149 ;
  wire \genblk1[2].data_mem_way_n_n_150 ;
  wire \genblk1[2].data_mem_way_n_n_151 ;
  wire \genblk1[2].data_mem_way_n_n_152 ;
  wire \genblk1[2].data_mem_way_n_n_153 ;
  wire \genblk1[2].data_mem_way_n_n_154 ;
  wire \genblk1[2].data_mem_way_n_n_155 ;
  wire \genblk1[2].data_mem_way_n_n_156 ;
  wire \genblk1[2].data_mem_way_n_n_157 ;
  wire \genblk1[2].data_mem_way_n_n_158 ;
  wire \genblk1[2].data_mem_way_n_n_159 ;
  wire \genblk1[2].data_mem_way_n_n_160 ;
  wire \genblk1[2].data_mem_way_n_n_161 ;
  wire \genblk1[2].data_mem_way_n_n_34 ;
  wire \genblk1[2].data_mem_way_n_n_35 ;
  wire \genblk1[2].data_mem_way_n_n_36 ;
  wire \genblk1[2].data_mem_way_n_n_37 ;
  wire \genblk1[2].data_mem_way_n_n_38 ;
  wire \genblk1[2].data_mem_way_n_n_39 ;
  wire \genblk1[2].data_mem_way_n_n_40 ;
  wire \genblk1[2].data_mem_way_n_n_41 ;
  wire \genblk1[2].data_mem_way_n_n_42 ;
  wire \genblk1[2].data_mem_way_n_n_43 ;
  wire \genblk1[2].data_mem_way_n_n_44 ;
  wire \genblk1[2].data_mem_way_n_n_45 ;
  wire \genblk1[2].data_mem_way_n_n_46 ;
  wire \genblk1[2].data_mem_way_n_n_47 ;
  wire \genblk1[2].data_mem_way_n_n_48 ;
  wire \genblk1[2].data_mem_way_n_n_49 ;
  wire \genblk1[2].data_mem_way_n_n_50 ;
  wire \genblk1[2].data_mem_way_n_n_51 ;
  wire \genblk1[2].data_mem_way_n_n_52 ;
  wire \genblk1[2].data_mem_way_n_n_53 ;
  wire \genblk1[2].data_mem_way_n_n_54 ;
  wire \genblk1[2].data_mem_way_n_n_55 ;
  wire \genblk1[2].data_mem_way_n_n_56 ;
  wire \genblk1[2].data_mem_way_n_n_57 ;
  wire \genblk1[2].data_mem_way_n_n_58 ;
  wire \genblk1[2].data_mem_way_n_n_59 ;
  wire \genblk1[2].data_mem_way_n_n_60 ;
  wire \genblk1[2].data_mem_way_n_n_61 ;
  wire \genblk1[2].data_mem_way_n_n_62 ;
  wire \genblk1[2].data_mem_way_n_n_63 ;
  wire \genblk1[2].data_mem_way_n_n_64 ;
  wire \genblk1[2].data_mem_way_n_n_65 ;
  wire \genblk1[2].data_mem_way_n_n_66 ;
  wire \genblk1[2].data_mem_way_n_n_67 ;
  wire \genblk1[2].data_mem_way_n_n_68 ;
  wire \genblk1[2].data_mem_way_n_n_69 ;
  wire \genblk1[2].data_mem_way_n_n_70 ;
  wire \genblk1[2].data_mem_way_n_n_71 ;
  wire \genblk1[2].data_mem_way_n_n_72 ;
  wire \genblk1[2].data_mem_way_n_n_73 ;
  wire \genblk1[2].data_mem_way_n_n_74 ;
  wire \genblk1[2].data_mem_way_n_n_75 ;
  wire \genblk1[2].data_mem_way_n_n_76 ;
  wire \genblk1[2].data_mem_way_n_n_77 ;
  wire \genblk1[2].data_mem_way_n_n_78 ;
  wire \genblk1[2].data_mem_way_n_n_79 ;
  wire \genblk1[2].data_mem_way_n_n_80 ;
  wire \genblk1[2].data_mem_way_n_n_81 ;
  wire \genblk1[2].data_mem_way_n_n_82 ;
  wire \genblk1[2].data_mem_way_n_n_83 ;
  wire \genblk1[2].data_mem_way_n_n_84 ;
  wire \genblk1[2].data_mem_way_n_n_85 ;
  wire \genblk1[2].data_mem_way_n_n_86 ;
  wire \genblk1[2].data_mem_way_n_n_87 ;
  wire \genblk1[2].data_mem_way_n_n_88 ;
  wire \genblk1[2].data_mem_way_n_n_89 ;
  wire \genblk1[2].data_mem_way_n_n_90 ;
  wire \genblk1[2].data_mem_way_n_n_91 ;
  wire \genblk1[2].data_mem_way_n_n_92 ;
  wire \genblk1[2].data_mem_way_n_n_93 ;
  wire \genblk1[2].data_mem_way_n_n_94 ;
  wire \genblk1[2].data_mem_way_n_n_95 ;
  wire \genblk1[2].data_mem_way_n_n_96 ;
  wire \genblk1[2].data_mem_way_n_n_97 ;
  wire \genblk1[2].data_mem_way_n_n_98 ;
  wire \genblk1[2].data_mem_way_n_n_99 ;
  wire \genblk1[3].data_mem_way_n_n_10 ;
  wire \genblk1[3].data_mem_way_n_n_11 ;
  wire \genblk1[3].data_mem_way_n_n_12 ;
  wire \genblk1[3].data_mem_way_n_n_13 ;
  wire \genblk1[3].data_mem_way_n_n_14 ;
  wire \genblk1[3].data_mem_way_n_n_15 ;
  wire \genblk1[3].data_mem_way_n_n_16 ;
  wire \genblk1[3].data_mem_way_n_n_17 ;
  wire \genblk1[3].data_mem_way_n_n_18 ;
  wire \genblk1[3].data_mem_way_n_n_19 ;
  wire \genblk1[3].data_mem_way_n_n_2 ;
  wire \genblk1[3].data_mem_way_n_n_20 ;
  wire \genblk1[3].data_mem_way_n_n_21 ;
  wire \genblk1[3].data_mem_way_n_n_22 ;
  wire \genblk1[3].data_mem_way_n_n_23 ;
  wire \genblk1[3].data_mem_way_n_n_24 ;
  wire \genblk1[3].data_mem_way_n_n_25 ;
  wire \genblk1[3].data_mem_way_n_n_26 ;
  wire \genblk1[3].data_mem_way_n_n_27 ;
  wire \genblk1[3].data_mem_way_n_n_28 ;
  wire \genblk1[3].data_mem_way_n_n_29 ;
  wire \genblk1[3].data_mem_way_n_n_3 ;
  wire \genblk1[3].data_mem_way_n_n_30 ;
  wire \genblk1[3].data_mem_way_n_n_31 ;
  wire \genblk1[3].data_mem_way_n_n_32 ;
  wire \genblk1[3].data_mem_way_n_n_33 ;
  wire \genblk1[3].data_mem_way_n_n_4 ;
  wire \genblk1[3].data_mem_way_n_n_5 ;
  wire \genblk1[3].data_mem_way_n_n_6 ;
  wire \genblk1[3].data_mem_way_n_n_7 ;
  wire \genblk1[3].data_mem_way_n_n_8 ;
  wire \genblk1[3].data_mem_way_n_n_9 ;
  wire [3:0]i_LRU;
  wire [3:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core;
  wire [31:0]i_data_from_core_IBUF;
  wire [127:0]i_data_from_mem;
  wire [127:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset;
  wire [1:0]i_offset_IBUF;
  wire i_rd;
  wire i_rd_IBUF;
  wire [3:0]i_way;
  wire [3:0]i_way_IBUF;
  wire i_wr;
  wire i_wr_IBUF;
  wire n_0_325_BUFG;
  wire n_0_325_BUFG_inst_n_1;
  wire n_1_194_BUFG;
  wire n_1_194_BUFG_inst_n_2;
  wire [127:0]o_block_to_mem;
  wire [127:0]o_block_to_mem_OBUF;
  wire [31:0]o_data_to_core;
  wire [31:0]o_data_to_core_OBUF;
  wire [31:0]\output_column[0]_1 ;
  wire [31:0]\output_column[0]_6 ;
  wire [31:0]\output_column[1]_0 ;
  wire [31:0]\output_column[1]_4 ;
  wire [31:0]\output_column[2]_3 ;
  wire [31:0]\output_column[2]_5 ;
  wire [31:0]\output_column[3]_2 ;
  wire [31:0]\output_column[3]_7 ;

initial begin
 $sdf_annotate("tb_data_mem_time_synth.sdf",,,,"tool_control");
end
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  data_mem_way \genblk1[0].data_mem_way_n 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[0] (\data_out_from_way[0] ),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\output_column[3]_2 ),
        .\i_index[0]_0 (\output_column[0]_1 ),
        .\i_index[0]_1 (\output_column[1]_0 ),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF[0]),
        .i_wr_IBUF(i_wr_IBUF),
        .o_data(\output_column[2]_3 ));
  data_mem_way_0 \genblk1[1].data_mem_way_n 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[0] (\data_out_from_way[0] ),
        .\i_LRU[0] (\genblk1[1].data_mem_way_n_n_34 ),
        .\i_LRU[0]_0 (\genblk1[1].data_mem_way_n_n_35 ),
        .\i_LRU[0]_1 (\genblk1[1].data_mem_way_n_n_36 ),
        .\i_LRU[0]_10 (\genblk1[1].data_mem_way_n_n_45 ),
        .\i_LRU[0]_100 (\genblk1[1].data_mem_way_n_n_135 ),
        .\i_LRU[0]_101 (\genblk1[1].data_mem_way_n_n_136 ),
        .\i_LRU[0]_102 (\genblk1[1].data_mem_way_n_n_137 ),
        .\i_LRU[0]_103 (\genblk1[1].data_mem_way_n_n_138 ),
        .\i_LRU[0]_104 (\genblk1[1].data_mem_way_n_n_139 ),
        .\i_LRU[0]_105 (\genblk1[1].data_mem_way_n_n_140 ),
        .\i_LRU[0]_106 (\genblk1[1].data_mem_way_n_n_141 ),
        .\i_LRU[0]_107 (\genblk1[1].data_mem_way_n_n_142 ),
        .\i_LRU[0]_108 (\genblk1[1].data_mem_way_n_n_143 ),
        .\i_LRU[0]_109 (\genblk1[1].data_mem_way_n_n_144 ),
        .\i_LRU[0]_11 (\genblk1[1].data_mem_way_n_n_46 ),
        .\i_LRU[0]_110 (\genblk1[1].data_mem_way_n_n_145 ),
        .\i_LRU[0]_111 (\genblk1[1].data_mem_way_n_n_146 ),
        .\i_LRU[0]_112 (\genblk1[1].data_mem_way_n_n_147 ),
        .\i_LRU[0]_113 (\genblk1[1].data_mem_way_n_n_148 ),
        .\i_LRU[0]_114 (\genblk1[1].data_mem_way_n_n_149 ),
        .\i_LRU[0]_115 (\genblk1[1].data_mem_way_n_n_150 ),
        .\i_LRU[0]_116 (\genblk1[1].data_mem_way_n_n_151 ),
        .\i_LRU[0]_117 (\genblk1[1].data_mem_way_n_n_152 ),
        .\i_LRU[0]_118 (\genblk1[1].data_mem_way_n_n_153 ),
        .\i_LRU[0]_119 (\genblk1[1].data_mem_way_n_n_154 ),
        .\i_LRU[0]_12 (\genblk1[1].data_mem_way_n_n_47 ),
        .\i_LRU[0]_120 (\genblk1[1].data_mem_way_n_n_155 ),
        .\i_LRU[0]_121 (\genblk1[1].data_mem_way_n_n_156 ),
        .\i_LRU[0]_122 (\genblk1[1].data_mem_way_n_n_157 ),
        .\i_LRU[0]_123 (\genblk1[1].data_mem_way_n_n_158 ),
        .\i_LRU[0]_124 (\genblk1[1].data_mem_way_n_n_159 ),
        .\i_LRU[0]_125 (\genblk1[1].data_mem_way_n_n_160 ),
        .\i_LRU[0]_126 (\genblk1[1].data_mem_way_n_n_161 ),
        .\i_LRU[0]_13 (\genblk1[1].data_mem_way_n_n_48 ),
        .\i_LRU[0]_14 (\genblk1[1].data_mem_way_n_n_49 ),
        .\i_LRU[0]_15 (\genblk1[1].data_mem_way_n_n_50 ),
        .\i_LRU[0]_16 (\genblk1[1].data_mem_way_n_n_51 ),
        .\i_LRU[0]_17 (\genblk1[1].data_mem_way_n_n_52 ),
        .\i_LRU[0]_18 (\genblk1[1].data_mem_way_n_n_53 ),
        .\i_LRU[0]_19 (\genblk1[1].data_mem_way_n_n_54 ),
        .\i_LRU[0]_2 (\genblk1[1].data_mem_way_n_n_37 ),
        .\i_LRU[0]_20 (\genblk1[1].data_mem_way_n_n_55 ),
        .\i_LRU[0]_21 (\genblk1[1].data_mem_way_n_n_56 ),
        .\i_LRU[0]_22 (\genblk1[1].data_mem_way_n_n_57 ),
        .\i_LRU[0]_23 (\genblk1[1].data_mem_way_n_n_58 ),
        .\i_LRU[0]_24 (\genblk1[1].data_mem_way_n_n_59 ),
        .\i_LRU[0]_25 (\genblk1[1].data_mem_way_n_n_60 ),
        .\i_LRU[0]_26 (\genblk1[1].data_mem_way_n_n_61 ),
        .\i_LRU[0]_27 (\genblk1[1].data_mem_way_n_n_62 ),
        .\i_LRU[0]_28 (\genblk1[1].data_mem_way_n_n_63 ),
        .\i_LRU[0]_29 (\genblk1[1].data_mem_way_n_n_64 ),
        .\i_LRU[0]_3 (\genblk1[1].data_mem_way_n_n_38 ),
        .\i_LRU[0]_30 (\genblk1[1].data_mem_way_n_n_65 ),
        .\i_LRU[0]_31 (\genblk1[1].data_mem_way_n_n_66 ),
        .\i_LRU[0]_32 (\genblk1[1].data_mem_way_n_n_67 ),
        .\i_LRU[0]_33 (\genblk1[1].data_mem_way_n_n_68 ),
        .\i_LRU[0]_34 (\genblk1[1].data_mem_way_n_n_69 ),
        .\i_LRU[0]_35 (\genblk1[1].data_mem_way_n_n_70 ),
        .\i_LRU[0]_36 (\genblk1[1].data_mem_way_n_n_71 ),
        .\i_LRU[0]_37 (\genblk1[1].data_mem_way_n_n_72 ),
        .\i_LRU[0]_38 (\genblk1[1].data_mem_way_n_n_73 ),
        .\i_LRU[0]_39 (\genblk1[1].data_mem_way_n_n_74 ),
        .\i_LRU[0]_4 (\genblk1[1].data_mem_way_n_n_39 ),
        .\i_LRU[0]_40 (\genblk1[1].data_mem_way_n_n_75 ),
        .\i_LRU[0]_41 (\genblk1[1].data_mem_way_n_n_76 ),
        .\i_LRU[0]_42 (\genblk1[1].data_mem_way_n_n_77 ),
        .\i_LRU[0]_43 (\genblk1[1].data_mem_way_n_n_78 ),
        .\i_LRU[0]_44 (\genblk1[1].data_mem_way_n_n_79 ),
        .\i_LRU[0]_45 (\genblk1[1].data_mem_way_n_n_80 ),
        .\i_LRU[0]_46 (\genblk1[1].data_mem_way_n_n_81 ),
        .\i_LRU[0]_47 (\genblk1[1].data_mem_way_n_n_82 ),
        .\i_LRU[0]_48 (\genblk1[1].data_mem_way_n_n_83 ),
        .\i_LRU[0]_49 (\genblk1[1].data_mem_way_n_n_84 ),
        .\i_LRU[0]_5 (\genblk1[1].data_mem_way_n_n_40 ),
        .\i_LRU[0]_50 (\genblk1[1].data_mem_way_n_n_85 ),
        .\i_LRU[0]_51 (\genblk1[1].data_mem_way_n_n_86 ),
        .\i_LRU[0]_52 (\genblk1[1].data_mem_way_n_n_87 ),
        .\i_LRU[0]_53 (\genblk1[1].data_mem_way_n_n_88 ),
        .\i_LRU[0]_54 (\genblk1[1].data_mem_way_n_n_89 ),
        .\i_LRU[0]_55 (\genblk1[1].data_mem_way_n_n_90 ),
        .\i_LRU[0]_56 (\genblk1[1].data_mem_way_n_n_91 ),
        .\i_LRU[0]_57 (\genblk1[1].data_mem_way_n_n_92 ),
        .\i_LRU[0]_58 (\genblk1[1].data_mem_way_n_n_93 ),
        .\i_LRU[0]_59 (\genblk1[1].data_mem_way_n_n_94 ),
        .\i_LRU[0]_6 (\genblk1[1].data_mem_way_n_n_41 ),
        .\i_LRU[0]_60 (\genblk1[1].data_mem_way_n_n_95 ),
        .\i_LRU[0]_61 (\genblk1[1].data_mem_way_n_n_96 ),
        .\i_LRU[0]_62 (\genblk1[1].data_mem_way_n_n_97 ),
        .\i_LRU[0]_63 (\genblk1[1].data_mem_way_n_n_98 ),
        .\i_LRU[0]_64 (\genblk1[1].data_mem_way_n_n_99 ),
        .\i_LRU[0]_65 (\genblk1[1].data_mem_way_n_n_100 ),
        .\i_LRU[0]_66 (\genblk1[1].data_mem_way_n_n_101 ),
        .\i_LRU[0]_67 (\genblk1[1].data_mem_way_n_n_102 ),
        .\i_LRU[0]_68 (\genblk1[1].data_mem_way_n_n_103 ),
        .\i_LRU[0]_69 (\genblk1[1].data_mem_way_n_n_104 ),
        .\i_LRU[0]_7 (\genblk1[1].data_mem_way_n_n_42 ),
        .\i_LRU[0]_70 (\genblk1[1].data_mem_way_n_n_105 ),
        .\i_LRU[0]_71 (\genblk1[1].data_mem_way_n_n_106 ),
        .\i_LRU[0]_72 (\genblk1[1].data_mem_way_n_n_107 ),
        .\i_LRU[0]_73 (\genblk1[1].data_mem_way_n_n_108 ),
        .\i_LRU[0]_74 (\genblk1[1].data_mem_way_n_n_109 ),
        .\i_LRU[0]_75 (\genblk1[1].data_mem_way_n_n_110 ),
        .\i_LRU[0]_76 (\genblk1[1].data_mem_way_n_n_111 ),
        .\i_LRU[0]_77 (\genblk1[1].data_mem_way_n_n_112 ),
        .\i_LRU[0]_78 (\genblk1[1].data_mem_way_n_n_113 ),
        .\i_LRU[0]_79 (\genblk1[1].data_mem_way_n_n_114 ),
        .\i_LRU[0]_8 (\genblk1[1].data_mem_way_n_n_43 ),
        .\i_LRU[0]_80 (\genblk1[1].data_mem_way_n_n_115 ),
        .\i_LRU[0]_81 (\genblk1[1].data_mem_way_n_n_116 ),
        .\i_LRU[0]_82 (\genblk1[1].data_mem_way_n_n_117 ),
        .\i_LRU[0]_83 (\genblk1[1].data_mem_way_n_n_118 ),
        .\i_LRU[0]_84 (\genblk1[1].data_mem_way_n_n_119 ),
        .\i_LRU[0]_85 (\genblk1[1].data_mem_way_n_n_120 ),
        .\i_LRU[0]_86 (\genblk1[1].data_mem_way_n_n_121 ),
        .\i_LRU[0]_87 (\genblk1[1].data_mem_way_n_n_122 ),
        .\i_LRU[0]_88 (\genblk1[1].data_mem_way_n_n_123 ),
        .\i_LRU[0]_89 (\genblk1[1].data_mem_way_n_n_124 ),
        .\i_LRU[0]_9 (\genblk1[1].data_mem_way_n_n_44 ),
        .\i_LRU[0]_90 (\genblk1[1].data_mem_way_n_n_125 ),
        .\i_LRU[0]_91 (\genblk1[1].data_mem_way_n_n_126 ),
        .\i_LRU[0]_92 (\genblk1[1].data_mem_way_n_n_127 ),
        .\i_LRU[0]_93 (\genblk1[1].data_mem_way_n_n_128 ),
        .\i_LRU[0]_94 (\genblk1[1].data_mem_way_n_n_129 ),
        .\i_LRU[0]_95 (\genblk1[1].data_mem_way_n_n_130 ),
        .\i_LRU[0]_96 (\genblk1[1].data_mem_way_n_n_131 ),
        .\i_LRU[0]_97 (\genblk1[1].data_mem_way_n_n_132 ),
        .\i_LRU[0]_98 (\genblk1[1].data_mem_way_n_n_133 ),
        .\i_LRU[0]_99 (\genblk1[1].data_mem_way_n_n_134 ),
        .i_LRU_IBUF(i_LRU_IBUF[1:0]),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_rd_IBUF(i_rd_IBUF),
        .\i_way[0] (\genblk1[1].data_mem_way_n_n_2 ),
        .\i_way[0]_0 (\genblk1[1].data_mem_way_n_n_3 ),
        .\i_way[0]_1 (\genblk1[1].data_mem_way_n_n_4 ),
        .\i_way[0]_10 (\genblk1[1].data_mem_way_n_n_13 ),
        .\i_way[0]_11 (\genblk1[1].data_mem_way_n_n_14 ),
        .\i_way[0]_12 (\genblk1[1].data_mem_way_n_n_15 ),
        .\i_way[0]_13 (\genblk1[1].data_mem_way_n_n_16 ),
        .\i_way[0]_14 (\genblk1[1].data_mem_way_n_n_17 ),
        .\i_way[0]_15 (\genblk1[1].data_mem_way_n_n_18 ),
        .\i_way[0]_16 (\genblk1[1].data_mem_way_n_n_19 ),
        .\i_way[0]_17 (\genblk1[1].data_mem_way_n_n_20 ),
        .\i_way[0]_18 (\genblk1[1].data_mem_way_n_n_21 ),
        .\i_way[0]_19 (\genblk1[1].data_mem_way_n_n_22 ),
        .\i_way[0]_2 (\genblk1[1].data_mem_way_n_n_5 ),
        .\i_way[0]_20 (\genblk1[1].data_mem_way_n_n_23 ),
        .\i_way[0]_21 (\genblk1[1].data_mem_way_n_n_24 ),
        .\i_way[0]_22 (\genblk1[1].data_mem_way_n_n_25 ),
        .\i_way[0]_23 (\genblk1[1].data_mem_way_n_n_26 ),
        .\i_way[0]_24 (\genblk1[1].data_mem_way_n_n_27 ),
        .\i_way[0]_25 (\genblk1[1].data_mem_way_n_n_28 ),
        .\i_way[0]_26 (\genblk1[1].data_mem_way_n_n_29 ),
        .\i_way[0]_27 (\genblk1[1].data_mem_way_n_n_30 ),
        .\i_way[0]_28 (\genblk1[1].data_mem_way_n_n_31 ),
        .\i_way[0]_29 (\genblk1[1].data_mem_way_n_n_32 ),
        .\i_way[0]_3 (\genblk1[1].data_mem_way_n_n_6 ),
        .\i_way[0]_30 (\genblk1[1].data_mem_way_n_n_33 ),
        .\i_way[0]_4 (\genblk1[1].data_mem_way_n_n_7 ),
        .\i_way[0]_5 (\genblk1[1].data_mem_way_n_n_8 ),
        .\i_way[0]_6 (\genblk1[1].data_mem_way_n_n_9 ),
        .\i_way[0]_7 (\genblk1[1].data_mem_way_n_n_10 ),
        .\i_way[0]_8 (\genblk1[1].data_mem_way_n_n_11 ),
        .\i_way[0]_9 (\genblk1[1].data_mem_way_n_n_12 ),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[127]_i_1 (\output_column[3]_2 ),
        .\o_block_to_mem_reg[31]_i_1 (\output_column[0]_1 ),
        .\o_block_to_mem_reg[63]_i_1 (\output_column[1]_0 ),
        .o_data(\output_column[2]_3 ));
  data_mem_way_1 \genblk1[2].data_mem_way_n 
       (.D({\genblk1[2].data_mem_way_n_n_34 ,\genblk1[2].data_mem_way_n_n_35 ,\genblk1[2].data_mem_way_n_n_36 ,\genblk1[2].data_mem_way_n_n_37 ,\genblk1[2].data_mem_way_n_n_38 ,\genblk1[2].data_mem_way_n_n_39 ,\genblk1[2].data_mem_way_n_n_40 ,\genblk1[2].data_mem_way_n_n_41 ,\genblk1[2].data_mem_way_n_n_42 ,\genblk1[2].data_mem_way_n_n_43 ,\genblk1[2].data_mem_way_n_n_44 ,\genblk1[2].data_mem_way_n_n_45 ,\genblk1[2].data_mem_way_n_n_46 ,\genblk1[2].data_mem_way_n_n_47 ,\genblk1[2].data_mem_way_n_n_48 ,\genblk1[2].data_mem_way_n_n_49 ,\genblk1[2].data_mem_way_n_n_50 ,\genblk1[2].data_mem_way_n_n_51 ,\genblk1[2].data_mem_way_n_n_52 ,\genblk1[2].data_mem_way_n_n_53 ,\genblk1[2].data_mem_way_n_n_54 ,\genblk1[2].data_mem_way_n_n_55 ,\genblk1[2].data_mem_way_n_n_56 ,\genblk1[2].data_mem_way_n_n_57 ,\genblk1[2].data_mem_way_n_n_58 ,\genblk1[2].data_mem_way_n_n_59 ,\genblk1[2].data_mem_way_n_n_60 ,\genblk1[2].data_mem_way_n_n_61 ,\genblk1[2].data_mem_way_n_n_62 ,\genblk1[2].data_mem_way_n_n_63 ,\genblk1[2].data_mem_way_n_n_64 ,\genblk1[2].data_mem_way_n_n_65 ,\genblk1[2].data_mem_way_n_n_66 ,\genblk1[2].data_mem_way_n_n_67 ,\genblk1[2].data_mem_way_n_n_68 ,\genblk1[2].data_mem_way_n_n_69 ,\genblk1[2].data_mem_way_n_n_70 ,\genblk1[2].data_mem_way_n_n_71 ,\genblk1[2].data_mem_way_n_n_72 ,\genblk1[2].data_mem_way_n_n_73 ,\genblk1[2].data_mem_way_n_n_74 ,\genblk1[2].data_mem_way_n_n_75 ,\genblk1[2].data_mem_way_n_n_76 ,\genblk1[2].data_mem_way_n_n_77 ,\genblk1[2].data_mem_way_n_n_78 ,\genblk1[2].data_mem_way_n_n_79 ,\genblk1[2].data_mem_way_n_n_80 ,\genblk1[2].data_mem_way_n_n_81 ,\genblk1[2].data_mem_way_n_n_82 ,\genblk1[2].data_mem_way_n_n_83 ,\genblk1[2].data_mem_way_n_n_84 ,\genblk1[2].data_mem_way_n_n_85 ,\genblk1[2].data_mem_way_n_n_86 ,\genblk1[2].data_mem_way_n_n_87 ,\genblk1[2].data_mem_way_n_n_88 ,\genblk1[2].data_mem_way_n_n_89 ,\genblk1[2].data_mem_way_n_n_90 ,\genblk1[2].data_mem_way_n_n_91 ,\genblk1[2].data_mem_way_n_n_92 ,\genblk1[2].data_mem_way_n_n_93 ,\genblk1[2].data_mem_way_n_n_94 ,\genblk1[2].data_mem_way_n_n_95 ,\genblk1[2].data_mem_way_n_n_96 ,\genblk1[2].data_mem_way_n_n_97 ,\genblk1[2].data_mem_way_n_n_98 ,\genblk1[2].data_mem_way_n_n_99 ,\genblk1[2].data_mem_way_n_n_100 ,\genblk1[2].data_mem_way_n_n_101 ,\genblk1[2].data_mem_way_n_n_102 ,\genblk1[2].data_mem_way_n_n_103 ,\genblk1[2].data_mem_way_n_n_104 ,\genblk1[2].data_mem_way_n_n_105 ,\genblk1[2].data_mem_way_n_n_106 ,\genblk1[2].data_mem_way_n_n_107 ,\genblk1[2].data_mem_way_n_n_108 ,\genblk1[2].data_mem_way_n_n_109 ,\genblk1[2].data_mem_way_n_n_110 ,\genblk1[2].data_mem_way_n_n_111 ,\genblk1[2].data_mem_way_n_n_112 ,\genblk1[2].data_mem_way_n_n_113 ,\genblk1[2].data_mem_way_n_n_114 ,\genblk1[2].data_mem_way_n_n_115 ,\genblk1[2].data_mem_way_n_n_116 ,\genblk1[2].data_mem_way_n_n_117 ,\genblk1[2].data_mem_way_n_n_118 ,\genblk1[2].data_mem_way_n_n_119 ,\genblk1[2].data_mem_way_n_n_120 ,\genblk1[2].data_mem_way_n_n_121 ,\genblk1[2].data_mem_way_n_n_122 ,\genblk1[2].data_mem_way_n_n_123 ,\genblk1[2].data_mem_way_n_n_124 ,\genblk1[2].data_mem_way_n_n_125 ,\genblk1[2].data_mem_way_n_n_126 ,\genblk1[2].data_mem_way_n_n_127 ,\genblk1[2].data_mem_way_n_n_128 ,\genblk1[2].data_mem_way_n_n_129 ,\genblk1[2].data_mem_way_n_n_130 ,\genblk1[2].data_mem_way_n_n_131 ,\genblk1[2].data_mem_way_n_n_132 ,\genblk1[2].data_mem_way_n_n_133 ,\genblk1[2].data_mem_way_n_n_134 ,\genblk1[2].data_mem_way_n_n_135 ,\genblk1[2].data_mem_way_n_n_136 ,\genblk1[2].data_mem_way_n_n_137 ,\genblk1[2].data_mem_way_n_n_138 ,\genblk1[2].data_mem_way_n_n_139 ,\genblk1[2].data_mem_way_n_n_140 ,\genblk1[2].data_mem_way_n_n_141 ,\genblk1[2].data_mem_way_n_n_142 ,\genblk1[2].data_mem_way_n_n_143 ,\genblk1[2].data_mem_way_n_n_144 ,\genblk1[2].data_mem_way_n_n_145 ,\genblk1[2].data_mem_way_n_n_146 ,\genblk1[2].data_mem_way_n_n_147 ,\genblk1[2].data_mem_way_n_n_148 ,\genblk1[2].data_mem_way_n_n_149 ,\genblk1[2].data_mem_way_n_n_150 ,\genblk1[2].data_mem_way_n_n_151 ,\genblk1[2].data_mem_way_n_n_152 ,\genblk1[2].data_mem_way_n_n_153 ,\genblk1[2].data_mem_way_n_n_154 ,\genblk1[2].data_mem_way_n_n_155 ,\genblk1[2].data_mem_way_n_n_156 ,\genblk1[2].data_mem_way_n_n_157 ,\genblk1[2].data_mem_way_n_n_158 ,\genblk1[2].data_mem_way_n_n_159 ,\genblk1[2].data_mem_way_n_n_160 ,\genblk1[2].data_mem_way_n_n_161 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[2] (\data_out_from_way[2] ),
        .i_LRU_IBUF(i_LRU_IBUF),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF[2]),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[0] (\genblk1[1].data_mem_way_n_n_34 ),
        .\o_block_to_mem_reg[100] (\genblk1[1].data_mem_way_n_n_134 ),
        .\o_block_to_mem_reg[101] (\genblk1[1].data_mem_way_n_n_135 ),
        .\o_block_to_mem_reg[102] (\genblk1[1].data_mem_way_n_n_136 ),
        .\o_block_to_mem_reg[103] (\genblk1[1].data_mem_way_n_n_137 ),
        .\o_block_to_mem_reg[104] (\genblk1[1].data_mem_way_n_n_138 ),
        .\o_block_to_mem_reg[105] (\genblk1[1].data_mem_way_n_n_139 ),
        .\o_block_to_mem_reg[106] (\genblk1[1].data_mem_way_n_n_140 ),
        .\o_block_to_mem_reg[107] (\genblk1[1].data_mem_way_n_n_141 ),
        .\o_block_to_mem_reg[108] (\genblk1[1].data_mem_way_n_n_142 ),
        .\o_block_to_mem_reg[109] (\genblk1[1].data_mem_way_n_n_143 ),
        .\o_block_to_mem_reg[10] (\genblk1[1].data_mem_way_n_n_44 ),
        .\o_block_to_mem_reg[110] (\genblk1[1].data_mem_way_n_n_144 ),
        .\o_block_to_mem_reg[111] (\genblk1[1].data_mem_way_n_n_145 ),
        .\o_block_to_mem_reg[112] (\genblk1[1].data_mem_way_n_n_146 ),
        .\o_block_to_mem_reg[113] (\genblk1[1].data_mem_way_n_n_147 ),
        .\o_block_to_mem_reg[114] (\genblk1[1].data_mem_way_n_n_148 ),
        .\o_block_to_mem_reg[115] (\genblk1[1].data_mem_way_n_n_149 ),
        .\o_block_to_mem_reg[116] (\genblk1[1].data_mem_way_n_n_150 ),
        .\o_block_to_mem_reg[117] (\genblk1[1].data_mem_way_n_n_151 ),
        .\o_block_to_mem_reg[118] (\genblk1[1].data_mem_way_n_n_152 ),
        .\o_block_to_mem_reg[119] (\genblk1[1].data_mem_way_n_n_153 ),
        .\o_block_to_mem_reg[11] (\genblk1[1].data_mem_way_n_n_45 ),
        .\o_block_to_mem_reg[120] (\genblk1[1].data_mem_way_n_n_154 ),
        .\o_block_to_mem_reg[121] (\genblk1[1].data_mem_way_n_n_155 ),
        .\o_block_to_mem_reg[122] (\genblk1[1].data_mem_way_n_n_156 ),
        .\o_block_to_mem_reg[123] (\genblk1[1].data_mem_way_n_n_157 ),
        .\o_block_to_mem_reg[124] (\genblk1[1].data_mem_way_n_n_158 ),
        .\o_block_to_mem_reg[125] (\genblk1[1].data_mem_way_n_n_159 ),
        .\o_block_to_mem_reg[126] (\genblk1[1].data_mem_way_n_n_160 ),
        .\o_block_to_mem_reg[127] (\output_column[3]_7 ),
        .\o_block_to_mem_reg[127]_0 (\genblk1[1].data_mem_way_n_n_161 ),
        .\o_block_to_mem_reg[12] (\genblk1[1].data_mem_way_n_n_46 ),
        .\o_block_to_mem_reg[13] (\genblk1[1].data_mem_way_n_n_47 ),
        .\o_block_to_mem_reg[14] (\genblk1[1].data_mem_way_n_n_48 ),
        .\o_block_to_mem_reg[15] (\genblk1[1].data_mem_way_n_n_49 ),
        .\o_block_to_mem_reg[16] (\genblk1[1].data_mem_way_n_n_50 ),
        .\o_block_to_mem_reg[17] (\genblk1[1].data_mem_way_n_n_51 ),
        .\o_block_to_mem_reg[18] (\genblk1[1].data_mem_way_n_n_52 ),
        .\o_block_to_mem_reg[19] (\genblk1[1].data_mem_way_n_n_53 ),
        .\o_block_to_mem_reg[1] (\genblk1[1].data_mem_way_n_n_35 ),
        .\o_block_to_mem_reg[20] (\genblk1[1].data_mem_way_n_n_54 ),
        .\o_block_to_mem_reg[21] (\genblk1[1].data_mem_way_n_n_55 ),
        .\o_block_to_mem_reg[22] (\genblk1[1].data_mem_way_n_n_56 ),
        .\o_block_to_mem_reg[23] (\genblk1[1].data_mem_way_n_n_57 ),
        .\o_block_to_mem_reg[24] (\genblk1[1].data_mem_way_n_n_58 ),
        .\o_block_to_mem_reg[25] (\genblk1[1].data_mem_way_n_n_59 ),
        .\o_block_to_mem_reg[26] (\genblk1[1].data_mem_way_n_n_60 ),
        .\o_block_to_mem_reg[27] (\genblk1[1].data_mem_way_n_n_61 ),
        .\o_block_to_mem_reg[28] (\genblk1[1].data_mem_way_n_n_62 ),
        .\o_block_to_mem_reg[29] (\genblk1[1].data_mem_way_n_n_63 ),
        .\o_block_to_mem_reg[2] (\genblk1[1].data_mem_way_n_n_36 ),
        .\o_block_to_mem_reg[30] (\genblk1[1].data_mem_way_n_n_64 ),
        .\o_block_to_mem_reg[31] (\genblk1[1].data_mem_way_n_n_65 ),
        .\o_block_to_mem_reg[32] (\genblk1[1].data_mem_way_n_n_66 ),
        .\o_block_to_mem_reg[33] (\genblk1[1].data_mem_way_n_n_67 ),
        .\o_block_to_mem_reg[34] (\genblk1[1].data_mem_way_n_n_68 ),
        .\o_block_to_mem_reg[35] (\genblk1[1].data_mem_way_n_n_69 ),
        .\o_block_to_mem_reg[36] (\genblk1[1].data_mem_way_n_n_70 ),
        .\o_block_to_mem_reg[37] (\genblk1[1].data_mem_way_n_n_71 ),
        .\o_block_to_mem_reg[38] (\genblk1[1].data_mem_way_n_n_72 ),
        .\o_block_to_mem_reg[39] (\genblk1[1].data_mem_way_n_n_73 ),
        .\o_block_to_mem_reg[3] (\genblk1[1].data_mem_way_n_n_37 ),
        .\o_block_to_mem_reg[40] (\genblk1[1].data_mem_way_n_n_74 ),
        .\o_block_to_mem_reg[41] (\genblk1[1].data_mem_way_n_n_75 ),
        .\o_block_to_mem_reg[42] (\genblk1[1].data_mem_way_n_n_76 ),
        .\o_block_to_mem_reg[43] (\genblk1[1].data_mem_way_n_n_77 ),
        .\o_block_to_mem_reg[44] (\genblk1[1].data_mem_way_n_n_78 ),
        .\o_block_to_mem_reg[45] (\genblk1[1].data_mem_way_n_n_79 ),
        .\o_block_to_mem_reg[46] (\genblk1[1].data_mem_way_n_n_80 ),
        .\o_block_to_mem_reg[47] (\genblk1[1].data_mem_way_n_n_81 ),
        .\o_block_to_mem_reg[48] (\genblk1[1].data_mem_way_n_n_82 ),
        .\o_block_to_mem_reg[49] (\genblk1[1].data_mem_way_n_n_83 ),
        .\o_block_to_mem_reg[4] (\genblk1[1].data_mem_way_n_n_38 ),
        .\o_block_to_mem_reg[50] (\genblk1[1].data_mem_way_n_n_84 ),
        .\o_block_to_mem_reg[51] (\genblk1[1].data_mem_way_n_n_85 ),
        .\o_block_to_mem_reg[52] (\genblk1[1].data_mem_way_n_n_86 ),
        .\o_block_to_mem_reg[53] (\genblk1[1].data_mem_way_n_n_87 ),
        .\o_block_to_mem_reg[54] (\genblk1[1].data_mem_way_n_n_88 ),
        .\o_block_to_mem_reg[55] (\genblk1[1].data_mem_way_n_n_89 ),
        .\o_block_to_mem_reg[56] (\genblk1[1].data_mem_way_n_n_90 ),
        .\o_block_to_mem_reg[57] (\genblk1[1].data_mem_way_n_n_91 ),
        .\o_block_to_mem_reg[58] (\genblk1[1].data_mem_way_n_n_92 ),
        .\o_block_to_mem_reg[59] (\genblk1[1].data_mem_way_n_n_93 ),
        .\o_block_to_mem_reg[5] (\genblk1[1].data_mem_way_n_n_39 ),
        .\o_block_to_mem_reg[60] (\genblk1[1].data_mem_way_n_n_94 ),
        .\o_block_to_mem_reg[61] (\genblk1[1].data_mem_way_n_n_95 ),
        .\o_block_to_mem_reg[62] (\genblk1[1].data_mem_way_n_n_96 ),
        .\o_block_to_mem_reg[63] (\output_column[1]_4 ),
        .\o_block_to_mem_reg[63]_0 (\genblk1[1].data_mem_way_n_n_97 ),
        .\o_block_to_mem_reg[64] (\genblk1[1].data_mem_way_n_n_98 ),
        .\o_block_to_mem_reg[65] (\genblk1[1].data_mem_way_n_n_99 ),
        .\o_block_to_mem_reg[66] (\genblk1[1].data_mem_way_n_n_100 ),
        .\o_block_to_mem_reg[67] (\genblk1[1].data_mem_way_n_n_101 ),
        .\o_block_to_mem_reg[68] (\genblk1[1].data_mem_way_n_n_102 ),
        .\o_block_to_mem_reg[69] (\genblk1[1].data_mem_way_n_n_103 ),
        .\o_block_to_mem_reg[6] (\genblk1[1].data_mem_way_n_n_40 ),
        .\o_block_to_mem_reg[70] (\genblk1[1].data_mem_way_n_n_104 ),
        .\o_block_to_mem_reg[71] (\genblk1[1].data_mem_way_n_n_105 ),
        .\o_block_to_mem_reg[72] (\genblk1[1].data_mem_way_n_n_106 ),
        .\o_block_to_mem_reg[73] (\genblk1[1].data_mem_way_n_n_107 ),
        .\o_block_to_mem_reg[74] (\genblk1[1].data_mem_way_n_n_108 ),
        .\o_block_to_mem_reg[75] (\genblk1[1].data_mem_way_n_n_109 ),
        .\o_block_to_mem_reg[76] (\genblk1[1].data_mem_way_n_n_110 ),
        .\o_block_to_mem_reg[77] (\genblk1[1].data_mem_way_n_n_111 ),
        .\o_block_to_mem_reg[78] (\genblk1[1].data_mem_way_n_n_112 ),
        .\o_block_to_mem_reg[79] (\genblk1[1].data_mem_way_n_n_113 ),
        .\o_block_to_mem_reg[7] (\genblk1[1].data_mem_way_n_n_41 ),
        .\o_block_to_mem_reg[80] (\genblk1[1].data_mem_way_n_n_114 ),
        .\o_block_to_mem_reg[81] (\genblk1[1].data_mem_way_n_n_115 ),
        .\o_block_to_mem_reg[82] (\genblk1[1].data_mem_way_n_n_116 ),
        .\o_block_to_mem_reg[83] (\genblk1[1].data_mem_way_n_n_117 ),
        .\o_block_to_mem_reg[84] (\genblk1[1].data_mem_way_n_n_118 ),
        .\o_block_to_mem_reg[85] (\genblk1[1].data_mem_way_n_n_119 ),
        .\o_block_to_mem_reg[86] (\genblk1[1].data_mem_way_n_n_120 ),
        .\o_block_to_mem_reg[87] (\genblk1[1].data_mem_way_n_n_121 ),
        .\o_block_to_mem_reg[88] (\genblk1[1].data_mem_way_n_n_122 ),
        .\o_block_to_mem_reg[89] (\genblk1[1].data_mem_way_n_n_123 ),
        .\o_block_to_mem_reg[8] (\genblk1[1].data_mem_way_n_n_42 ),
        .\o_block_to_mem_reg[90] (\genblk1[1].data_mem_way_n_n_124 ),
        .\o_block_to_mem_reg[91] (\genblk1[1].data_mem_way_n_n_125 ),
        .\o_block_to_mem_reg[92] (\genblk1[1].data_mem_way_n_n_126 ),
        .\o_block_to_mem_reg[93] (\genblk1[1].data_mem_way_n_n_127 ),
        .\o_block_to_mem_reg[94] (\genblk1[1].data_mem_way_n_n_128 ),
        .\o_block_to_mem_reg[95] (\output_column[2]_5 ),
        .\o_block_to_mem_reg[95]_0 (\genblk1[1].data_mem_way_n_n_129 ),
        .\o_block_to_mem_reg[96] (\genblk1[1].data_mem_way_n_n_130 ),
        .\o_block_to_mem_reg[97] (\genblk1[1].data_mem_way_n_n_131 ),
        .\o_block_to_mem_reg[98] (\genblk1[1].data_mem_way_n_n_132 ),
        .\o_block_to_mem_reg[99] (\genblk1[1].data_mem_way_n_n_133 ),
        .\o_block_to_mem_reg[9] (\genblk1[1].data_mem_way_n_n_43 ),
        .o_data(\output_column[0]_6 ));
  data_mem_way_2 \genblk1[3].data_mem_way_n 
       (.D({\genblk1[3].data_mem_way_n_n_2 ,\genblk1[3].data_mem_way_n_n_3 ,\genblk1[3].data_mem_way_n_n_4 ,\genblk1[3].data_mem_way_n_n_5 ,\genblk1[3].data_mem_way_n_n_6 ,\genblk1[3].data_mem_way_n_n_7 ,\genblk1[3].data_mem_way_n_n_8 ,\genblk1[3].data_mem_way_n_n_9 ,\genblk1[3].data_mem_way_n_n_10 ,\genblk1[3].data_mem_way_n_n_11 ,\genblk1[3].data_mem_way_n_n_12 ,\genblk1[3].data_mem_way_n_n_13 ,\genblk1[3].data_mem_way_n_n_14 ,\genblk1[3].data_mem_way_n_n_15 ,\genblk1[3].data_mem_way_n_n_16 ,\genblk1[3].data_mem_way_n_n_17 ,\genblk1[3].data_mem_way_n_n_18 ,\genblk1[3].data_mem_way_n_n_19 ,\genblk1[3].data_mem_way_n_n_20 ,\genblk1[3].data_mem_way_n_n_21 ,\genblk1[3].data_mem_way_n_n_22 ,\genblk1[3].data_mem_way_n_n_23 ,\genblk1[3].data_mem_way_n_n_24 ,\genblk1[3].data_mem_way_n_n_25 ,\genblk1[3].data_mem_way_n_n_26 ,\genblk1[3].data_mem_way_n_n_27 ,\genblk1[3].data_mem_way_n_n_28 ,\genblk1[3].data_mem_way_n_n_29 ,\genblk1[3].data_mem_way_n_n_30 ,\genblk1[3].data_mem_way_n_n_31 ,\genblk1[3].data_mem_way_n_n_32 ,\genblk1[3].data_mem_way_n_n_33 }),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[2] (\data_out_from_way[2] ),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\output_column[0]_6 ),
        .\i_index[0]_0 (\output_column[2]_5 ),
        .\i_index[0]_1 (\output_column[1]_4 ),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_rd_IBUF(i_rd_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .o_data(\output_column[3]_7 ),
        .\o_data_to_core_reg[0] (\genblk1[1].data_mem_way_n_n_33 ),
        .\o_data_to_core_reg[10] (\genblk1[1].data_mem_way_n_n_23 ),
        .\o_data_to_core_reg[11] (\genblk1[1].data_mem_way_n_n_22 ),
        .\o_data_to_core_reg[12] (\genblk1[1].data_mem_way_n_n_21 ),
        .\o_data_to_core_reg[13] (\genblk1[1].data_mem_way_n_n_20 ),
        .\o_data_to_core_reg[14] (\genblk1[1].data_mem_way_n_n_19 ),
        .\o_data_to_core_reg[15] (\genblk1[1].data_mem_way_n_n_18 ),
        .\o_data_to_core_reg[16] (\genblk1[1].data_mem_way_n_n_17 ),
        .\o_data_to_core_reg[17] (\genblk1[1].data_mem_way_n_n_16 ),
        .\o_data_to_core_reg[18] (\genblk1[1].data_mem_way_n_n_15 ),
        .\o_data_to_core_reg[19] (\genblk1[1].data_mem_way_n_n_14 ),
        .\o_data_to_core_reg[1] (\genblk1[1].data_mem_way_n_n_32 ),
        .\o_data_to_core_reg[20] (\genblk1[1].data_mem_way_n_n_13 ),
        .\o_data_to_core_reg[21] (\genblk1[1].data_mem_way_n_n_12 ),
        .\o_data_to_core_reg[22] (\genblk1[1].data_mem_way_n_n_11 ),
        .\o_data_to_core_reg[23] (\genblk1[1].data_mem_way_n_n_10 ),
        .\o_data_to_core_reg[24] (\genblk1[1].data_mem_way_n_n_9 ),
        .\o_data_to_core_reg[25] (\genblk1[1].data_mem_way_n_n_8 ),
        .\o_data_to_core_reg[26] (\genblk1[1].data_mem_way_n_n_7 ),
        .\o_data_to_core_reg[27] (\genblk1[1].data_mem_way_n_n_6 ),
        .\o_data_to_core_reg[28] (\genblk1[1].data_mem_way_n_n_5 ),
        .\o_data_to_core_reg[29] (\genblk1[1].data_mem_way_n_n_4 ),
        .\o_data_to_core_reg[2] (\genblk1[1].data_mem_way_n_n_31 ),
        .\o_data_to_core_reg[30] (\genblk1[1].data_mem_way_n_n_3 ),
        .\o_data_to_core_reg[31] (\genblk1[1].data_mem_way_n_n_2 ),
        .\o_data_to_core_reg[3] (\genblk1[1].data_mem_way_n_n_30 ),
        .\o_data_to_core_reg[4] (\genblk1[1].data_mem_way_n_n_29 ),
        .\o_data_to_core_reg[5] (\genblk1[1].data_mem_way_n_n_28 ),
        .\o_data_to_core_reg[6] (\genblk1[1].data_mem_way_n_n_27 ),
        .\o_data_to_core_reg[7] (\genblk1[1].data_mem_way_n_n_26 ),
        .\o_data_to_core_reg[8] (\genblk1[1].data_mem_way_n_n_25 ),
        .\o_data_to_core_reg[9] (\genblk1[1].data_mem_way_n_n_24 ));
  IBUF \i_LRU_IBUF[0]_inst 
       (.I(i_LRU[0]),
        .O(i_LRU_IBUF[0]));
  IBUF \i_LRU_IBUF[1]_inst 
       (.I(i_LRU[1]),
        .O(i_LRU_IBUF[1]));
  IBUF \i_LRU_IBUF[2]_inst 
       (.I(i_LRU[2]),
        .O(i_LRU_IBUF[2]));
  IBUF \i_LRU_IBUF[3]_inst 
       (.I(i_LRU[3]),
        .O(i_LRU_IBUF[3]));
  IBUF \i_data_from_core_IBUF[0]_inst 
       (.I(i_data_from_core[0]),
        .O(i_data_from_core_IBUF[0]));
  IBUF \i_data_from_core_IBUF[10]_inst 
       (.I(i_data_from_core[10]),
        .O(i_data_from_core_IBUF[10]));
  IBUF \i_data_from_core_IBUF[11]_inst 
       (.I(i_data_from_core[11]),
        .O(i_data_from_core_IBUF[11]));
  IBUF \i_data_from_core_IBUF[12]_inst 
       (.I(i_data_from_core[12]),
        .O(i_data_from_core_IBUF[12]));
  IBUF \i_data_from_core_IBUF[13]_inst 
       (.I(i_data_from_core[13]),
        .O(i_data_from_core_IBUF[13]));
  IBUF \i_data_from_core_IBUF[14]_inst 
       (.I(i_data_from_core[14]),
        .O(i_data_from_core_IBUF[14]));
  IBUF \i_data_from_core_IBUF[15]_inst 
       (.I(i_data_from_core[15]),
        .O(i_data_from_core_IBUF[15]));
  IBUF \i_data_from_core_IBUF[16]_inst 
       (.I(i_data_from_core[16]),
        .O(i_data_from_core_IBUF[16]));
  IBUF \i_data_from_core_IBUF[17]_inst 
       (.I(i_data_from_core[17]),
        .O(i_data_from_core_IBUF[17]));
  IBUF \i_data_from_core_IBUF[18]_inst 
       (.I(i_data_from_core[18]),
        .O(i_data_from_core_IBUF[18]));
  IBUF \i_data_from_core_IBUF[19]_inst 
       (.I(i_data_from_core[19]),
        .O(i_data_from_core_IBUF[19]));
  IBUF \i_data_from_core_IBUF[1]_inst 
       (.I(i_data_from_core[1]),
        .O(i_data_from_core_IBUF[1]));
  IBUF \i_data_from_core_IBUF[20]_inst 
       (.I(i_data_from_core[20]),
        .O(i_data_from_core_IBUF[20]));
  IBUF \i_data_from_core_IBUF[21]_inst 
       (.I(i_data_from_core[21]),
        .O(i_data_from_core_IBUF[21]));
  IBUF \i_data_from_core_IBUF[22]_inst 
       (.I(i_data_from_core[22]),
        .O(i_data_from_core_IBUF[22]));
  IBUF \i_data_from_core_IBUF[23]_inst 
       (.I(i_data_from_core[23]),
        .O(i_data_from_core_IBUF[23]));
  IBUF \i_data_from_core_IBUF[24]_inst 
       (.I(i_data_from_core[24]),
        .O(i_data_from_core_IBUF[24]));
  IBUF \i_data_from_core_IBUF[25]_inst 
       (.I(i_data_from_core[25]),
        .O(i_data_from_core_IBUF[25]));
  IBUF \i_data_from_core_IBUF[26]_inst 
       (.I(i_data_from_core[26]),
        .O(i_data_from_core_IBUF[26]));
  IBUF \i_data_from_core_IBUF[27]_inst 
       (.I(i_data_from_core[27]),
        .O(i_data_from_core_IBUF[27]));
  IBUF \i_data_from_core_IBUF[28]_inst 
       (.I(i_data_from_core[28]),
        .O(i_data_from_core_IBUF[28]));
  IBUF \i_data_from_core_IBUF[29]_inst 
       (.I(i_data_from_core[29]),
        .O(i_data_from_core_IBUF[29]));
  IBUF \i_data_from_core_IBUF[2]_inst 
       (.I(i_data_from_core[2]),
        .O(i_data_from_core_IBUF[2]));
  IBUF \i_data_from_core_IBUF[30]_inst 
       (.I(i_data_from_core[30]),
        .O(i_data_from_core_IBUF[30]));
  IBUF \i_data_from_core_IBUF[31]_inst 
       (.I(i_data_from_core[31]),
        .O(i_data_from_core_IBUF[31]));
  IBUF \i_data_from_core_IBUF[3]_inst 
       (.I(i_data_from_core[3]),
        .O(i_data_from_core_IBUF[3]));
  IBUF \i_data_from_core_IBUF[4]_inst 
       (.I(i_data_from_core[4]),
        .O(i_data_from_core_IBUF[4]));
  IBUF \i_data_from_core_IBUF[5]_inst 
       (.I(i_data_from_core[5]),
        .O(i_data_from_core_IBUF[5]));
  IBUF \i_data_from_core_IBUF[6]_inst 
       (.I(i_data_from_core[6]),
        .O(i_data_from_core_IBUF[6]));
  IBUF \i_data_from_core_IBUF[7]_inst 
       (.I(i_data_from_core[7]),
        .O(i_data_from_core_IBUF[7]));
  IBUF \i_data_from_core_IBUF[8]_inst 
       (.I(i_data_from_core[8]),
        .O(i_data_from_core_IBUF[8]));
  IBUF \i_data_from_core_IBUF[9]_inst 
       (.I(i_data_from_core[9]),
        .O(i_data_from_core_IBUF[9]));
  IBUF \i_data_from_mem_IBUF[0]_inst 
       (.I(i_data_from_mem[0]),
        .O(i_data_from_mem_IBUF[0]));
  IBUF \i_data_from_mem_IBUF[100]_inst 
       (.I(i_data_from_mem[100]),
        .O(i_data_from_mem_IBUF[100]));
  IBUF \i_data_from_mem_IBUF[101]_inst 
       (.I(i_data_from_mem[101]),
        .O(i_data_from_mem_IBUF[101]));
  IBUF \i_data_from_mem_IBUF[102]_inst 
       (.I(i_data_from_mem[102]),
        .O(i_data_from_mem_IBUF[102]));
  IBUF \i_data_from_mem_IBUF[103]_inst 
       (.I(i_data_from_mem[103]),
        .O(i_data_from_mem_IBUF[103]));
  IBUF \i_data_from_mem_IBUF[104]_inst 
       (.I(i_data_from_mem[104]),
        .O(i_data_from_mem_IBUF[104]));
  IBUF \i_data_from_mem_IBUF[105]_inst 
       (.I(i_data_from_mem[105]),
        .O(i_data_from_mem_IBUF[105]));
  IBUF \i_data_from_mem_IBUF[106]_inst 
       (.I(i_data_from_mem[106]),
        .O(i_data_from_mem_IBUF[106]));
  IBUF \i_data_from_mem_IBUF[107]_inst 
       (.I(i_data_from_mem[107]),
        .O(i_data_from_mem_IBUF[107]));
  IBUF \i_data_from_mem_IBUF[108]_inst 
       (.I(i_data_from_mem[108]),
        .O(i_data_from_mem_IBUF[108]));
  IBUF \i_data_from_mem_IBUF[109]_inst 
       (.I(i_data_from_mem[109]),
        .O(i_data_from_mem_IBUF[109]));
  IBUF \i_data_from_mem_IBUF[10]_inst 
       (.I(i_data_from_mem[10]),
        .O(i_data_from_mem_IBUF[10]));
  IBUF \i_data_from_mem_IBUF[110]_inst 
       (.I(i_data_from_mem[110]),
        .O(i_data_from_mem_IBUF[110]));
  IBUF \i_data_from_mem_IBUF[111]_inst 
       (.I(i_data_from_mem[111]),
        .O(i_data_from_mem_IBUF[111]));
  IBUF \i_data_from_mem_IBUF[112]_inst 
       (.I(i_data_from_mem[112]),
        .O(i_data_from_mem_IBUF[112]));
  IBUF \i_data_from_mem_IBUF[113]_inst 
       (.I(i_data_from_mem[113]),
        .O(i_data_from_mem_IBUF[113]));
  IBUF \i_data_from_mem_IBUF[114]_inst 
       (.I(i_data_from_mem[114]),
        .O(i_data_from_mem_IBUF[114]));
  IBUF \i_data_from_mem_IBUF[115]_inst 
       (.I(i_data_from_mem[115]),
        .O(i_data_from_mem_IBUF[115]));
  IBUF \i_data_from_mem_IBUF[116]_inst 
       (.I(i_data_from_mem[116]),
        .O(i_data_from_mem_IBUF[116]));
  IBUF \i_data_from_mem_IBUF[117]_inst 
       (.I(i_data_from_mem[117]),
        .O(i_data_from_mem_IBUF[117]));
  IBUF \i_data_from_mem_IBUF[118]_inst 
       (.I(i_data_from_mem[118]),
        .O(i_data_from_mem_IBUF[118]));
  IBUF \i_data_from_mem_IBUF[119]_inst 
       (.I(i_data_from_mem[119]),
        .O(i_data_from_mem_IBUF[119]));
  IBUF \i_data_from_mem_IBUF[11]_inst 
       (.I(i_data_from_mem[11]),
        .O(i_data_from_mem_IBUF[11]));
  IBUF \i_data_from_mem_IBUF[120]_inst 
       (.I(i_data_from_mem[120]),
        .O(i_data_from_mem_IBUF[120]));
  IBUF \i_data_from_mem_IBUF[121]_inst 
       (.I(i_data_from_mem[121]),
        .O(i_data_from_mem_IBUF[121]));
  IBUF \i_data_from_mem_IBUF[122]_inst 
       (.I(i_data_from_mem[122]),
        .O(i_data_from_mem_IBUF[122]));
  IBUF \i_data_from_mem_IBUF[123]_inst 
       (.I(i_data_from_mem[123]),
        .O(i_data_from_mem_IBUF[123]));
  IBUF \i_data_from_mem_IBUF[124]_inst 
       (.I(i_data_from_mem[124]),
        .O(i_data_from_mem_IBUF[124]));
  IBUF \i_data_from_mem_IBUF[125]_inst 
       (.I(i_data_from_mem[125]),
        .O(i_data_from_mem_IBUF[125]));
  IBUF \i_data_from_mem_IBUF[126]_inst 
       (.I(i_data_from_mem[126]),
        .O(i_data_from_mem_IBUF[126]));
  IBUF \i_data_from_mem_IBUF[127]_inst 
       (.I(i_data_from_mem[127]),
        .O(i_data_from_mem_IBUF[127]));
  IBUF \i_data_from_mem_IBUF[12]_inst 
       (.I(i_data_from_mem[12]),
        .O(i_data_from_mem_IBUF[12]));
  IBUF \i_data_from_mem_IBUF[13]_inst 
       (.I(i_data_from_mem[13]),
        .O(i_data_from_mem_IBUF[13]));
  IBUF \i_data_from_mem_IBUF[14]_inst 
       (.I(i_data_from_mem[14]),
        .O(i_data_from_mem_IBUF[14]));
  IBUF \i_data_from_mem_IBUF[15]_inst 
       (.I(i_data_from_mem[15]),
        .O(i_data_from_mem_IBUF[15]));
  IBUF \i_data_from_mem_IBUF[16]_inst 
       (.I(i_data_from_mem[16]),
        .O(i_data_from_mem_IBUF[16]));
  IBUF \i_data_from_mem_IBUF[17]_inst 
       (.I(i_data_from_mem[17]),
        .O(i_data_from_mem_IBUF[17]));
  IBUF \i_data_from_mem_IBUF[18]_inst 
       (.I(i_data_from_mem[18]),
        .O(i_data_from_mem_IBUF[18]));
  IBUF \i_data_from_mem_IBUF[19]_inst 
       (.I(i_data_from_mem[19]),
        .O(i_data_from_mem_IBUF[19]));
  IBUF \i_data_from_mem_IBUF[1]_inst 
       (.I(i_data_from_mem[1]),
        .O(i_data_from_mem_IBUF[1]));
  IBUF \i_data_from_mem_IBUF[20]_inst 
       (.I(i_data_from_mem[20]),
        .O(i_data_from_mem_IBUF[20]));
  IBUF \i_data_from_mem_IBUF[21]_inst 
       (.I(i_data_from_mem[21]),
        .O(i_data_from_mem_IBUF[21]));
  IBUF \i_data_from_mem_IBUF[22]_inst 
       (.I(i_data_from_mem[22]),
        .O(i_data_from_mem_IBUF[22]));
  IBUF \i_data_from_mem_IBUF[23]_inst 
       (.I(i_data_from_mem[23]),
        .O(i_data_from_mem_IBUF[23]));
  IBUF \i_data_from_mem_IBUF[24]_inst 
       (.I(i_data_from_mem[24]),
        .O(i_data_from_mem_IBUF[24]));
  IBUF \i_data_from_mem_IBUF[25]_inst 
       (.I(i_data_from_mem[25]),
        .O(i_data_from_mem_IBUF[25]));
  IBUF \i_data_from_mem_IBUF[26]_inst 
       (.I(i_data_from_mem[26]),
        .O(i_data_from_mem_IBUF[26]));
  IBUF \i_data_from_mem_IBUF[27]_inst 
       (.I(i_data_from_mem[27]),
        .O(i_data_from_mem_IBUF[27]));
  IBUF \i_data_from_mem_IBUF[28]_inst 
       (.I(i_data_from_mem[28]),
        .O(i_data_from_mem_IBUF[28]));
  IBUF \i_data_from_mem_IBUF[29]_inst 
       (.I(i_data_from_mem[29]),
        .O(i_data_from_mem_IBUF[29]));
  IBUF \i_data_from_mem_IBUF[2]_inst 
       (.I(i_data_from_mem[2]),
        .O(i_data_from_mem_IBUF[2]));
  IBUF \i_data_from_mem_IBUF[30]_inst 
       (.I(i_data_from_mem[30]),
        .O(i_data_from_mem_IBUF[30]));
  IBUF \i_data_from_mem_IBUF[31]_inst 
       (.I(i_data_from_mem[31]),
        .O(i_data_from_mem_IBUF[31]));
  IBUF \i_data_from_mem_IBUF[32]_inst 
       (.I(i_data_from_mem[32]),
        .O(i_data_from_mem_IBUF[32]));
  IBUF \i_data_from_mem_IBUF[33]_inst 
       (.I(i_data_from_mem[33]),
        .O(i_data_from_mem_IBUF[33]));
  IBUF \i_data_from_mem_IBUF[34]_inst 
       (.I(i_data_from_mem[34]),
        .O(i_data_from_mem_IBUF[34]));
  IBUF \i_data_from_mem_IBUF[35]_inst 
       (.I(i_data_from_mem[35]),
        .O(i_data_from_mem_IBUF[35]));
  IBUF \i_data_from_mem_IBUF[36]_inst 
       (.I(i_data_from_mem[36]),
        .O(i_data_from_mem_IBUF[36]));
  IBUF \i_data_from_mem_IBUF[37]_inst 
       (.I(i_data_from_mem[37]),
        .O(i_data_from_mem_IBUF[37]));
  IBUF \i_data_from_mem_IBUF[38]_inst 
       (.I(i_data_from_mem[38]),
        .O(i_data_from_mem_IBUF[38]));
  IBUF \i_data_from_mem_IBUF[39]_inst 
       (.I(i_data_from_mem[39]),
        .O(i_data_from_mem_IBUF[39]));
  IBUF \i_data_from_mem_IBUF[3]_inst 
       (.I(i_data_from_mem[3]),
        .O(i_data_from_mem_IBUF[3]));
  IBUF \i_data_from_mem_IBUF[40]_inst 
       (.I(i_data_from_mem[40]),
        .O(i_data_from_mem_IBUF[40]));
  IBUF \i_data_from_mem_IBUF[41]_inst 
       (.I(i_data_from_mem[41]),
        .O(i_data_from_mem_IBUF[41]));
  IBUF \i_data_from_mem_IBUF[42]_inst 
       (.I(i_data_from_mem[42]),
        .O(i_data_from_mem_IBUF[42]));
  IBUF \i_data_from_mem_IBUF[43]_inst 
       (.I(i_data_from_mem[43]),
        .O(i_data_from_mem_IBUF[43]));
  IBUF \i_data_from_mem_IBUF[44]_inst 
       (.I(i_data_from_mem[44]),
        .O(i_data_from_mem_IBUF[44]));
  IBUF \i_data_from_mem_IBUF[45]_inst 
       (.I(i_data_from_mem[45]),
        .O(i_data_from_mem_IBUF[45]));
  IBUF \i_data_from_mem_IBUF[46]_inst 
       (.I(i_data_from_mem[46]),
        .O(i_data_from_mem_IBUF[46]));
  IBUF \i_data_from_mem_IBUF[47]_inst 
       (.I(i_data_from_mem[47]),
        .O(i_data_from_mem_IBUF[47]));
  IBUF \i_data_from_mem_IBUF[48]_inst 
       (.I(i_data_from_mem[48]),
        .O(i_data_from_mem_IBUF[48]));
  IBUF \i_data_from_mem_IBUF[49]_inst 
       (.I(i_data_from_mem[49]),
        .O(i_data_from_mem_IBUF[49]));
  IBUF \i_data_from_mem_IBUF[4]_inst 
       (.I(i_data_from_mem[4]),
        .O(i_data_from_mem_IBUF[4]));
  IBUF \i_data_from_mem_IBUF[50]_inst 
       (.I(i_data_from_mem[50]),
        .O(i_data_from_mem_IBUF[50]));
  IBUF \i_data_from_mem_IBUF[51]_inst 
       (.I(i_data_from_mem[51]),
        .O(i_data_from_mem_IBUF[51]));
  IBUF \i_data_from_mem_IBUF[52]_inst 
       (.I(i_data_from_mem[52]),
        .O(i_data_from_mem_IBUF[52]));
  IBUF \i_data_from_mem_IBUF[53]_inst 
       (.I(i_data_from_mem[53]),
        .O(i_data_from_mem_IBUF[53]));
  IBUF \i_data_from_mem_IBUF[54]_inst 
       (.I(i_data_from_mem[54]),
        .O(i_data_from_mem_IBUF[54]));
  IBUF \i_data_from_mem_IBUF[55]_inst 
       (.I(i_data_from_mem[55]),
        .O(i_data_from_mem_IBUF[55]));
  IBUF \i_data_from_mem_IBUF[56]_inst 
       (.I(i_data_from_mem[56]),
        .O(i_data_from_mem_IBUF[56]));
  IBUF \i_data_from_mem_IBUF[57]_inst 
       (.I(i_data_from_mem[57]),
        .O(i_data_from_mem_IBUF[57]));
  IBUF \i_data_from_mem_IBUF[58]_inst 
       (.I(i_data_from_mem[58]),
        .O(i_data_from_mem_IBUF[58]));
  IBUF \i_data_from_mem_IBUF[59]_inst 
       (.I(i_data_from_mem[59]),
        .O(i_data_from_mem_IBUF[59]));
  IBUF \i_data_from_mem_IBUF[5]_inst 
       (.I(i_data_from_mem[5]),
        .O(i_data_from_mem_IBUF[5]));
  IBUF \i_data_from_mem_IBUF[60]_inst 
       (.I(i_data_from_mem[60]),
        .O(i_data_from_mem_IBUF[60]));
  IBUF \i_data_from_mem_IBUF[61]_inst 
       (.I(i_data_from_mem[61]),
        .O(i_data_from_mem_IBUF[61]));
  IBUF \i_data_from_mem_IBUF[62]_inst 
       (.I(i_data_from_mem[62]),
        .O(i_data_from_mem_IBUF[62]));
  IBUF \i_data_from_mem_IBUF[63]_inst 
       (.I(i_data_from_mem[63]),
        .O(i_data_from_mem_IBUF[63]));
  IBUF \i_data_from_mem_IBUF[64]_inst 
       (.I(i_data_from_mem[64]),
        .O(i_data_from_mem_IBUF[64]));
  IBUF \i_data_from_mem_IBUF[65]_inst 
       (.I(i_data_from_mem[65]),
        .O(i_data_from_mem_IBUF[65]));
  IBUF \i_data_from_mem_IBUF[66]_inst 
       (.I(i_data_from_mem[66]),
        .O(i_data_from_mem_IBUF[66]));
  IBUF \i_data_from_mem_IBUF[67]_inst 
       (.I(i_data_from_mem[67]),
        .O(i_data_from_mem_IBUF[67]));
  IBUF \i_data_from_mem_IBUF[68]_inst 
       (.I(i_data_from_mem[68]),
        .O(i_data_from_mem_IBUF[68]));
  IBUF \i_data_from_mem_IBUF[69]_inst 
       (.I(i_data_from_mem[69]),
        .O(i_data_from_mem_IBUF[69]));
  IBUF \i_data_from_mem_IBUF[6]_inst 
       (.I(i_data_from_mem[6]),
        .O(i_data_from_mem_IBUF[6]));
  IBUF \i_data_from_mem_IBUF[70]_inst 
       (.I(i_data_from_mem[70]),
        .O(i_data_from_mem_IBUF[70]));
  IBUF \i_data_from_mem_IBUF[71]_inst 
       (.I(i_data_from_mem[71]),
        .O(i_data_from_mem_IBUF[71]));
  IBUF \i_data_from_mem_IBUF[72]_inst 
       (.I(i_data_from_mem[72]),
        .O(i_data_from_mem_IBUF[72]));
  IBUF \i_data_from_mem_IBUF[73]_inst 
       (.I(i_data_from_mem[73]),
        .O(i_data_from_mem_IBUF[73]));
  IBUF \i_data_from_mem_IBUF[74]_inst 
       (.I(i_data_from_mem[74]),
        .O(i_data_from_mem_IBUF[74]));
  IBUF \i_data_from_mem_IBUF[75]_inst 
       (.I(i_data_from_mem[75]),
        .O(i_data_from_mem_IBUF[75]));
  IBUF \i_data_from_mem_IBUF[76]_inst 
       (.I(i_data_from_mem[76]),
        .O(i_data_from_mem_IBUF[76]));
  IBUF \i_data_from_mem_IBUF[77]_inst 
       (.I(i_data_from_mem[77]),
        .O(i_data_from_mem_IBUF[77]));
  IBUF \i_data_from_mem_IBUF[78]_inst 
       (.I(i_data_from_mem[78]),
        .O(i_data_from_mem_IBUF[78]));
  IBUF \i_data_from_mem_IBUF[79]_inst 
       (.I(i_data_from_mem[79]),
        .O(i_data_from_mem_IBUF[79]));
  IBUF \i_data_from_mem_IBUF[7]_inst 
       (.I(i_data_from_mem[7]),
        .O(i_data_from_mem_IBUF[7]));
  IBUF \i_data_from_mem_IBUF[80]_inst 
       (.I(i_data_from_mem[80]),
        .O(i_data_from_mem_IBUF[80]));
  IBUF \i_data_from_mem_IBUF[81]_inst 
       (.I(i_data_from_mem[81]),
        .O(i_data_from_mem_IBUF[81]));
  IBUF \i_data_from_mem_IBUF[82]_inst 
       (.I(i_data_from_mem[82]),
        .O(i_data_from_mem_IBUF[82]));
  IBUF \i_data_from_mem_IBUF[83]_inst 
       (.I(i_data_from_mem[83]),
        .O(i_data_from_mem_IBUF[83]));
  IBUF \i_data_from_mem_IBUF[84]_inst 
       (.I(i_data_from_mem[84]),
        .O(i_data_from_mem_IBUF[84]));
  IBUF \i_data_from_mem_IBUF[85]_inst 
       (.I(i_data_from_mem[85]),
        .O(i_data_from_mem_IBUF[85]));
  IBUF \i_data_from_mem_IBUF[86]_inst 
       (.I(i_data_from_mem[86]),
        .O(i_data_from_mem_IBUF[86]));
  IBUF \i_data_from_mem_IBUF[87]_inst 
       (.I(i_data_from_mem[87]),
        .O(i_data_from_mem_IBUF[87]));
  IBUF \i_data_from_mem_IBUF[88]_inst 
       (.I(i_data_from_mem[88]),
        .O(i_data_from_mem_IBUF[88]));
  IBUF \i_data_from_mem_IBUF[89]_inst 
       (.I(i_data_from_mem[89]),
        .O(i_data_from_mem_IBUF[89]));
  IBUF \i_data_from_mem_IBUF[8]_inst 
       (.I(i_data_from_mem[8]),
        .O(i_data_from_mem_IBUF[8]));
  IBUF \i_data_from_mem_IBUF[90]_inst 
       (.I(i_data_from_mem[90]),
        .O(i_data_from_mem_IBUF[90]));
  IBUF \i_data_from_mem_IBUF[91]_inst 
       (.I(i_data_from_mem[91]),
        .O(i_data_from_mem_IBUF[91]));
  IBUF \i_data_from_mem_IBUF[92]_inst 
       (.I(i_data_from_mem[92]),
        .O(i_data_from_mem_IBUF[92]));
  IBUF \i_data_from_mem_IBUF[93]_inst 
       (.I(i_data_from_mem[93]),
        .O(i_data_from_mem_IBUF[93]));
  IBUF \i_data_from_mem_IBUF[94]_inst 
       (.I(i_data_from_mem[94]),
        .O(i_data_from_mem_IBUF[94]));
  IBUF \i_data_from_mem_IBUF[95]_inst 
       (.I(i_data_from_mem[95]),
        .O(i_data_from_mem_IBUF[95]));
  IBUF \i_data_from_mem_IBUF[96]_inst 
       (.I(i_data_from_mem[96]),
        .O(i_data_from_mem_IBUF[96]));
  IBUF \i_data_from_mem_IBUF[97]_inst 
       (.I(i_data_from_mem[97]),
        .O(i_data_from_mem_IBUF[97]));
  IBUF \i_data_from_mem_IBUF[98]_inst 
       (.I(i_data_from_mem[98]),
        .O(i_data_from_mem_IBUF[98]));
  IBUF \i_data_from_mem_IBUF[99]_inst 
       (.I(i_data_from_mem[99]),
        .O(i_data_from_mem_IBUF[99]));
  IBUF \i_data_from_mem_IBUF[9]_inst 
       (.I(i_data_from_mem[9]),
        .O(i_data_from_mem_IBUF[9]));
  IBUF i_data_from_mem_valid_IBUF_inst
       (.I(i_data_from_mem_valid),
        .O(i_data_from_mem_valid_IBUF));
  IBUF \i_index_IBUF[0]_inst 
       (.I(i_index[0]),
        .O(i_index_IBUF[0]));
  IBUF \i_index_IBUF[1]_inst 
       (.I(i_index[1]),
        .O(i_index_IBUF[1]));
  IBUF \i_index_IBUF[2]_inst 
       (.I(i_index[2]),
        .O(i_index_IBUF[2]));
  IBUF \i_offset_IBUF[0]_inst 
       (.I(i_offset[0]),
        .O(i_offset_IBUF[0]));
  IBUF \i_offset_IBUF[1]_inst 
       (.I(i_offset[1]),
        .O(i_offset_IBUF[1]));
  IBUF i_rd_IBUF_inst
       (.I(i_rd),
        .O(i_rd_IBUF));
  IBUF \i_way_IBUF[0]_inst 
       (.I(i_way[0]),
        .O(i_way_IBUF[0]));
  IBUF \i_way_IBUF[1]_inst 
       (.I(i_way[1]),
        .O(i_way_IBUF[1]));
  IBUF \i_way_IBUF[2]_inst 
       (.I(i_way[2]),
        .O(i_way_IBUF[2]));
  IBUF \i_way_IBUF[3]_inst 
       (.I(i_way[3]),
        .O(i_way_IBUF[3]));
  IBUF i_wr_IBUF_inst
       (.I(i_wr),
        .O(i_wr_IBUF));
  BUFG n_0_325_BUFG_inst
       (.I(n_0_325_BUFG_inst_n_1),
        .O(n_0_325_BUFG));
  LUT4 #(
    .INIT(16'hFFFE)) 
    n_0_325_BUFG_inst_i_1
       (.I0(i_LRU_IBUF[1]),
        .I1(i_LRU_IBUF[3]),
        .I2(i_LRU_IBUF[2]),
        .I3(i_LRU_IBUF[0]),
        .O(n_0_325_BUFG_inst_n_1));
  BUFG n_1_194_BUFG_inst
       (.I(n_1_194_BUFG_inst_n_2),
        .O(n_1_194_BUFG));
  LUT5 #(
    .INIT(32'hFF00FE00)) 
    n_1_194_BUFG_inst_i_1
       (.I0(i_way_IBUF[1]),
        .I1(i_way_IBUF[3]),
        .I2(i_way_IBUF[2]),
        .I3(i_rd_IBUF),
        .I4(i_way_IBUF[0]),
        .O(n_1_194_BUFG_inst_n_2));
  OBUF \o_block_to_mem_OBUF[0]_inst 
       (.I(o_block_to_mem_OBUF[0]),
        .O(o_block_to_mem[0]));
  OBUF \o_block_to_mem_OBUF[100]_inst 
       (.I(o_block_to_mem_OBUF[100]),
        .O(o_block_to_mem[100]));
  OBUF \o_block_to_mem_OBUF[101]_inst 
       (.I(o_block_to_mem_OBUF[101]),
        .O(o_block_to_mem[101]));
  OBUF \o_block_to_mem_OBUF[102]_inst 
       (.I(o_block_to_mem_OBUF[102]),
        .O(o_block_to_mem[102]));
  OBUF \o_block_to_mem_OBUF[103]_inst 
       (.I(o_block_to_mem_OBUF[103]),
        .O(o_block_to_mem[103]));
  OBUF \o_block_to_mem_OBUF[104]_inst 
       (.I(o_block_to_mem_OBUF[104]),
        .O(o_block_to_mem[104]));
  OBUF \o_block_to_mem_OBUF[105]_inst 
       (.I(o_block_to_mem_OBUF[105]),
        .O(o_block_to_mem[105]));
  OBUF \o_block_to_mem_OBUF[106]_inst 
       (.I(o_block_to_mem_OBUF[106]),
        .O(o_block_to_mem[106]));
  OBUF \o_block_to_mem_OBUF[107]_inst 
       (.I(o_block_to_mem_OBUF[107]),
        .O(o_block_to_mem[107]));
  OBUF \o_block_to_mem_OBUF[108]_inst 
       (.I(o_block_to_mem_OBUF[108]),
        .O(o_block_to_mem[108]));
  OBUF \o_block_to_mem_OBUF[109]_inst 
       (.I(o_block_to_mem_OBUF[109]),
        .O(o_block_to_mem[109]));
  OBUF \o_block_to_mem_OBUF[10]_inst 
       (.I(o_block_to_mem_OBUF[10]),
        .O(o_block_to_mem[10]));
  OBUF \o_block_to_mem_OBUF[110]_inst 
       (.I(o_block_to_mem_OBUF[110]),
        .O(o_block_to_mem[110]));
  OBUF \o_block_to_mem_OBUF[111]_inst 
       (.I(o_block_to_mem_OBUF[111]),
        .O(o_block_to_mem[111]));
  OBUF \o_block_to_mem_OBUF[112]_inst 
       (.I(o_block_to_mem_OBUF[112]),
        .O(o_block_to_mem[112]));
  OBUF \o_block_to_mem_OBUF[113]_inst 
       (.I(o_block_to_mem_OBUF[113]),
        .O(o_block_to_mem[113]));
  OBUF \o_block_to_mem_OBUF[114]_inst 
       (.I(o_block_to_mem_OBUF[114]),
        .O(o_block_to_mem[114]));
  OBUF \o_block_to_mem_OBUF[115]_inst 
       (.I(o_block_to_mem_OBUF[115]),
        .O(o_block_to_mem[115]));
  OBUF \o_block_to_mem_OBUF[116]_inst 
       (.I(o_block_to_mem_OBUF[116]),
        .O(o_block_to_mem[116]));
  OBUF \o_block_to_mem_OBUF[117]_inst 
       (.I(o_block_to_mem_OBUF[117]),
        .O(o_block_to_mem[117]));
  OBUF \o_block_to_mem_OBUF[118]_inst 
       (.I(o_block_to_mem_OBUF[118]),
        .O(o_block_to_mem[118]));
  OBUF \o_block_to_mem_OBUF[119]_inst 
       (.I(o_block_to_mem_OBUF[119]),
        .O(o_block_to_mem[119]));
  OBUF \o_block_to_mem_OBUF[11]_inst 
       (.I(o_block_to_mem_OBUF[11]),
        .O(o_block_to_mem[11]));
  OBUF \o_block_to_mem_OBUF[120]_inst 
       (.I(o_block_to_mem_OBUF[120]),
        .O(o_block_to_mem[120]));
  OBUF \o_block_to_mem_OBUF[121]_inst 
       (.I(o_block_to_mem_OBUF[121]),
        .O(o_block_to_mem[121]));
  OBUF \o_block_to_mem_OBUF[122]_inst 
       (.I(o_block_to_mem_OBUF[122]),
        .O(o_block_to_mem[122]));
  OBUF \o_block_to_mem_OBUF[123]_inst 
       (.I(o_block_to_mem_OBUF[123]),
        .O(o_block_to_mem[123]));
  OBUF \o_block_to_mem_OBUF[124]_inst 
       (.I(o_block_to_mem_OBUF[124]),
        .O(o_block_to_mem[124]));
  OBUF \o_block_to_mem_OBUF[125]_inst 
       (.I(o_block_to_mem_OBUF[125]),
        .O(o_block_to_mem[125]));
  OBUF \o_block_to_mem_OBUF[126]_inst 
       (.I(o_block_to_mem_OBUF[126]),
        .O(o_block_to_mem[126]));
  OBUF \o_block_to_mem_OBUF[127]_inst 
       (.I(o_block_to_mem_OBUF[127]),
        .O(o_block_to_mem[127]));
  OBUF \o_block_to_mem_OBUF[12]_inst 
       (.I(o_block_to_mem_OBUF[12]),
        .O(o_block_to_mem[12]));
  OBUF \o_block_to_mem_OBUF[13]_inst 
       (.I(o_block_to_mem_OBUF[13]),
        .O(o_block_to_mem[13]));
  OBUF \o_block_to_mem_OBUF[14]_inst 
       (.I(o_block_to_mem_OBUF[14]),
        .O(o_block_to_mem[14]));
  OBUF \o_block_to_mem_OBUF[15]_inst 
       (.I(o_block_to_mem_OBUF[15]),
        .O(o_block_to_mem[15]));
  OBUF \o_block_to_mem_OBUF[16]_inst 
       (.I(o_block_to_mem_OBUF[16]),
        .O(o_block_to_mem[16]));
  OBUF \o_block_to_mem_OBUF[17]_inst 
       (.I(o_block_to_mem_OBUF[17]),
        .O(o_block_to_mem[17]));
  OBUF \o_block_to_mem_OBUF[18]_inst 
       (.I(o_block_to_mem_OBUF[18]),
        .O(o_block_to_mem[18]));
  OBUF \o_block_to_mem_OBUF[19]_inst 
       (.I(o_block_to_mem_OBUF[19]),
        .O(o_block_to_mem[19]));
  OBUF \o_block_to_mem_OBUF[1]_inst 
       (.I(o_block_to_mem_OBUF[1]),
        .O(o_block_to_mem[1]));
  OBUF \o_block_to_mem_OBUF[20]_inst 
       (.I(o_block_to_mem_OBUF[20]),
        .O(o_block_to_mem[20]));
  OBUF \o_block_to_mem_OBUF[21]_inst 
       (.I(o_block_to_mem_OBUF[21]),
        .O(o_block_to_mem[21]));
  OBUF \o_block_to_mem_OBUF[22]_inst 
       (.I(o_block_to_mem_OBUF[22]),
        .O(o_block_to_mem[22]));
  OBUF \o_block_to_mem_OBUF[23]_inst 
       (.I(o_block_to_mem_OBUF[23]),
        .O(o_block_to_mem[23]));
  OBUF \o_block_to_mem_OBUF[24]_inst 
       (.I(o_block_to_mem_OBUF[24]),
        .O(o_block_to_mem[24]));
  OBUF \o_block_to_mem_OBUF[25]_inst 
       (.I(o_block_to_mem_OBUF[25]),
        .O(o_block_to_mem[25]));
  OBUF \o_block_to_mem_OBUF[26]_inst 
       (.I(o_block_to_mem_OBUF[26]),
        .O(o_block_to_mem[26]));
  OBUF \o_block_to_mem_OBUF[27]_inst 
       (.I(o_block_to_mem_OBUF[27]),
        .O(o_block_to_mem[27]));
  OBUF \o_block_to_mem_OBUF[28]_inst 
       (.I(o_block_to_mem_OBUF[28]),
        .O(o_block_to_mem[28]));
  OBUF \o_block_to_mem_OBUF[29]_inst 
       (.I(o_block_to_mem_OBUF[29]),
        .O(o_block_to_mem[29]));
  OBUF \o_block_to_mem_OBUF[2]_inst 
       (.I(o_block_to_mem_OBUF[2]),
        .O(o_block_to_mem[2]));
  OBUF \o_block_to_mem_OBUF[30]_inst 
       (.I(o_block_to_mem_OBUF[30]),
        .O(o_block_to_mem[30]));
  OBUF \o_block_to_mem_OBUF[31]_inst 
       (.I(o_block_to_mem_OBUF[31]),
        .O(o_block_to_mem[31]));
  OBUF \o_block_to_mem_OBUF[32]_inst 
       (.I(o_block_to_mem_OBUF[32]),
        .O(o_block_to_mem[32]));
  OBUF \o_block_to_mem_OBUF[33]_inst 
       (.I(o_block_to_mem_OBUF[33]),
        .O(o_block_to_mem[33]));
  OBUF \o_block_to_mem_OBUF[34]_inst 
       (.I(o_block_to_mem_OBUF[34]),
        .O(o_block_to_mem[34]));
  OBUF \o_block_to_mem_OBUF[35]_inst 
       (.I(o_block_to_mem_OBUF[35]),
        .O(o_block_to_mem[35]));
  OBUF \o_block_to_mem_OBUF[36]_inst 
       (.I(o_block_to_mem_OBUF[36]),
        .O(o_block_to_mem[36]));
  OBUF \o_block_to_mem_OBUF[37]_inst 
       (.I(o_block_to_mem_OBUF[37]),
        .O(o_block_to_mem[37]));
  OBUF \o_block_to_mem_OBUF[38]_inst 
       (.I(o_block_to_mem_OBUF[38]),
        .O(o_block_to_mem[38]));
  OBUF \o_block_to_mem_OBUF[39]_inst 
       (.I(o_block_to_mem_OBUF[39]),
        .O(o_block_to_mem[39]));
  OBUF \o_block_to_mem_OBUF[3]_inst 
       (.I(o_block_to_mem_OBUF[3]),
        .O(o_block_to_mem[3]));
  OBUF \o_block_to_mem_OBUF[40]_inst 
       (.I(o_block_to_mem_OBUF[40]),
        .O(o_block_to_mem[40]));
  OBUF \o_block_to_mem_OBUF[41]_inst 
       (.I(o_block_to_mem_OBUF[41]),
        .O(o_block_to_mem[41]));
  OBUF \o_block_to_mem_OBUF[42]_inst 
       (.I(o_block_to_mem_OBUF[42]),
        .O(o_block_to_mem[42]));
  OBUF \o_block_to_mem_OBUF[43]_inst 
       (.I(o_block_to_mem_OBUF[43]),
        .O(o_block_to_mem[43]));
  OBUF \o_block_to_mem_OBUF[44]_inst 
       (.I(o_block_to_mem_OBUF[44]),
        .O(o_block_to_mem[44]));
  OBUF \o_block_to_mem_OBUF[45]_inst 
       (.I(o_block_to_mem_OBUF[45]),
        .O(o_block_to_mem[45]));
  OBUF \o_block_to_mem_OBUF[46]_inst 
       (.I(o_block_to_mem_OBUF[46]),
        .O(o_block_to_mem[46]));
  OBUF \o_block_to_mem_OBUF[47]_inst 
       (.I(o_block_to_mem_OBUF[47]),
        .O(o_block_to_mem[47]));
  OBUF \o_block_to_mem_OBUF[48]_inst 
       (.I(o_block_to_mem_OBUF[48]),
        .O(o_block_to_mem[48]));
  OBUF \o_block_to_mem_OBUF[49]_inst 
       (.I(o_block_to_mem_OBUF[49]),
        .O(o_block_to_mem[49]));
  OBUF \o_block_to_mem_OBUF[4]_inst 
       (.I(o_block_to_mem_OBUF[4]),
        .O(o_block_to_mem[4]));
  OBUF \o_block_to_mem_OBUF[50]_inst 
       (.I(o_block_to_mem_OBUF[50]),
        .O(o_block_to_mem[50]));
  OBUF \o_block_to_mem_OBUF[51]_inst 
       (.I(o_block_to_mem_OBUF[51]),
        .O(o_block_to_mem[51]));
  OBUF \o_block_to_mem_OBUF[52]_inst 
       (.I(o_block_to_mem_OBUF[52]),
        .O(o_block_to_mem[52]));
  OBUF \o_block_to_mem_OBUF[53]_inst 
       (.I(o_block_to_mem_OBUF[53]),
        .O(o_block_to_mem[53]));
  OBUF \o_block_to_mem_OBUF[54]_inst 
       (.I(o_block_to_mem_OBUF[54]),
        .O(o_block_to_mem[54]));
  OBUF \o_block_to_mem_OBUF[55]_inst 
       (.I(o_block_to_mem_OBUF[55]),
        .O(o_block_to_mem[55]));
  OBUF \o_block_to_mem_OBUF[56]_inst 
       (.I(o_block_to_mem_OBUF[56]),
        .O(o_block_to_mem[56]));
  OBUF \o_block_to_mem_OBUF[57]_inst 
       (.I(o_block_to_mem_OBUF[57]),
        .O(o_block_to_mem[57]));
  OBUF \o_block_to_mem_OBUF[58]_inst 
       (.I(o_block_to_mem_OBUF[58]),
        .O(o_block_to_mem[58]));
  OBUF \o_block_to_mem_OBUF[59]_inst 
       (.I(o_block_to_mem_OBUF[59]),
        .O(o_block_to_mem[59]));
  OBUF \o_block_to_mem_OBUF[5]_inst 
       (.I(o_block_to_mem_OBUF[5]),
        .O(o_block_to_mem[5]));
  OBUF \o_block_to_mem_OBUF[60]_inst 
       (.I(o_block_to_mem_OBUF[60]),
        .O(o_block_to_mem[60]));
  OBUF \o_block_to_mem_OBUF[61]_inst 
       (.I(o_block_to_mem_OBUF[61]),
        .O(o_block_to_mem[61]));
  OBUF \o_block_to_mem_OBUF[62]_inst 
       (.I(o_block_to_mem_OBUF[62]),
        .O(o_block_to_mem[62]));
  OBUF \o_block_to_mem_OBUF[63]_inst 
       (.I(o_block_to_mem_OBUF[63]),
        .O(o_block_to_mem[63]));
  OBUF \o_block_to_mem_OBUF[64]_inst 
       (.I(o_block_to_mem_OBUF[64]),
        .O(o_block_to_mem[64]));
  OBUF \o_block_to_mem_OBUF[65]_inst 
       (.I(o_block_to_mem_OBUF[65]),
        .O(o_block_to_mem[65]));
  OBUF \o_block_to_mem_OBUF[66]_inst 
       (.I(o_block_to_mem_OBUF[66]),
        .O(o_block_to_mem[66]));
  OBUF \o_block_to_mem_OBUF[67]_inst 
       (.I(o_block_to_mem_OBUF[67]),
        .O(o_block_to_mem[67]));
  OBUF \o_block_to_mem_OBUF[68]_inst 
       (.I(o_block_to_mem_OBUF[68]),
        .O(o_block_to_mem[68]));
  OBUF \o_block_to_mem_OBUF[69]_inst 
       (.I(o_block_to_mem_OBUF[69]),
        .O(o_block_to_mem[69]));
  OBUF \o_block_to_mem_OBUF[6]_inst 
       (.I(o_block_to_mem_OBUF[6]),
        .O(o_block_to_mem[6]));
  OBUF \o_block_to_mem_OBUF[70]_inst 
       (.I(o_block_to_mem_OBUF[70]),
        .O(o_block_to_mem[70]));
  OBUF \o_block_to_mem_OBUF[71]_inst 
       (.I(o_block_to_mem_OBUF[71]),
        .O(o_block_to_mem[71]));
  OBUF \o_block_to_mem_OBUF[72]_inst 
       (.I(o_block_to_mem_OBUF[72]),
        .O(o_block_to_mem[72]));
  OBUF \o_block_to_mem_OBUF[73]_inst 
       (.I(o_block_to_mem_OBUF[73]),
        .O(o_block_to_mem[73]));
  OBUF \o_block_to_mem_OBUF[74]_inst 
       (.I(o_block_to_mem_OBUF[74]),
        .O(o_block_to_mem[74]));
  OBUF \o_block_to_mem_OBUF[75]_inst 
       (.I(o_block_to_mem_OBUF[75]),
        .O(o_block_to_mem[75]));
  OBUF \o_block_to_mem_OBUF[76]_inst 
       (.I(o_block_to_mem_OBUF[76]),
        .O(o_block_to_mem[76]));
  OBUF \o_block_to_mem_OBUF[77]_inst 
       (.I(o_block_to_mem_OBUF[77]),
        .O(o_block_to_mem[77]));
  OBUF \o_block_to_mem_OBUF[78]_inst 
       (.I(o_block_to_mem_OBUF[78]),
        .O(o_block_to_mem[78]));
  OBUF \o_block_to_mem_OBUF[79]_inst 
       (.I(o_block_to_mem_OBUF[79]),
        .O(o_block_to_mem[79]));
  OBUF \o_block_to_mem_OBUF[7]_inst 
       (.I(o_block_to_mem_OBUF[7]),
        .O(o_block_to_mem[7]));
  OBUF \o_block_to_mem_OBUF[80]_inst 
       (.I(o_block_to_mem_OBUF[80]),
        .O(o_block_to_mem[80]));
  OBUF \o_block_to_mem_OBUF[81]_inst 
       (.I(o_block_to_mem_OBUF[81]),
        .O(o_block_to_mem[81]));
  OBUF \o_block_to_mem_OBUF[82]_inst 
       (.I(o_block_to_mem_OBUF[82]),
        .O(o_block_to_mem[82]));
  OBUF \o_block_to_mem_OBUF[83]_inst 
       (.I(o_block_to_mem_OBUF[83]),
        .O(o_block_to_mem[83]));
  OBUF \o_block_to_mem_OBUF[84]_inst 
       (.I(o_block_to_mem_OBUF[84]),
        .O(o_block_to_mem[84]));
  OBUF \o_block_to_mem_OBUF[85]_inst 
       (.I(o_block_to_mem_OBUF[85]),
        .O(o_block_to_mem[85]));
  OBUF \o_block_to_mem_OBUF[86]_inst 
       (.I(o_block_to_mem_OBUF[86]),
        .O(o_block_to_mem[86]));
  OBUF \o_block_to_mem_OBUF[87]_inst 
       (.I(o_block_to_mem_OBUF[87]),
        .O(o_block_to_mem[87]));
  OBUF \o_block_to_mem_OBUF[88]_inst 
       (.I(o_block_to_mem_OBUF[88]),
        .O(o_block_to_mem[88]));
  OBUF \o_block_to_mem_OBUF[89]_inst 
       (.I(o_block_to_mem_OBUF[89]),
        .O(o_block_to_mem[89]));
  OBUF \o_block_to_mem_OBUF[8]_inst 
       (.I(o_block_to_mem_OBUF[8]),
        .O(o_block_to_mem[8]));
  OBUF \o_block_to_mem_OBUF[90]_inst 
       (.I(o_block_to_mem_OBUF[90]),
        .O(o_block_to_mem[90]));
  OBUF \o_block_to_mem_OBUF[91]_inst 
       (.I(o_block_to_mem_OBUF[91]),
        .O(o_block_to_mem[91]));
  OBUF \o_block_to_mem_OBUF[92]_inst 
       (.I(o_block_to_mem_OBUF[92]),
        .O(o_block_to_mem[92]));
  OBUF \o_block_to_mem_OBUF[93]_inst 
       (.I(o_block_to_mem_OBUF[93]),
        .O(o_block_to_mem[93]));
  OBUF \o_block_to_mem_OBUF[94]_inst 
       (.I(o_block_to_mem_OBUF[94]),
        .O(o_block_to_mem[94]));
  OBUF \o_block_to_mem_OBUF[95]_inst 
       (.I(o_block_to_mem_OBUF[95]),
        .O(o_block_to_mem[95]));
  OBUF \o_block_to_mem_OBUF[96]_inst 
       (.I(o_block_to_mem_OBUF[96]),
        .O(o_block_to_mem[96]));
  OBUF \o_block_to_mem_OBUF[97]_inst 
       (.I(o_block_to_mem_OBUF[97]),
        .O(o_block_to_mem[97]));
  OBUF \o_block_to_mem_OBUF[98]_inst 
       (.I(o_block_to_mem_OBUF[98]),
        .O(o_block_to_mem[98]));
  OBUF \o_block_to_mem_OBUF[99]_inst 
       (.I(o_block_to_mem_OBUF[99]),
        .O(o_block_to_mem[99]));
  OBUF \o_block_to_mem_OBUF[9]_inst 
       (.I(o_block_to_mem_OBUF[9]),
        .O(o_block_to_mem[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[0] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_161 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[100] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_61 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[100]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[101] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_60 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[101]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[102] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_59 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[102]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[103] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_58 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[103]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[104] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_57 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[104]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[105] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_56 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[105]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[106] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_55 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[106]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[107] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_54 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[107]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[108] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_53 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[108]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[109] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_52 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[109]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[10] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_151 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[110] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_51 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[110]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[111] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_50 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[111]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[112] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_49 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[112]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[113] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_48 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[113]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[114] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_47 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[114]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[115] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_46 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[115]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[116] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_45 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[116]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[117] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_44 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[117]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[118] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_43 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[118]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[119] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_42 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[119]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[11] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_150 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[120] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_41 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[120]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[121] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_40 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[121]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[122] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_39 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[122]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[123] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_38 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[123]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[124] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_37 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[124]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[125] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_36 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[125]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[126] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_35 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[126]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[127] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_34 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[127]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[12] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_149 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[13] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_148 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[14] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_147 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[15] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_146 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[16] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_145 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[17] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_144 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[18] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_143 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[19] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_142 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[1] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_160 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[20] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_141 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[21] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_140 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[22] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_139 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[23] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_138 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[24] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_137 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[24]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[25] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_136 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[26] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_135 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[26]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[27] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_134 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[27]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[28] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_133 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[28]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[29] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_132 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[2] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_159 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[30] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_131 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[31] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_130 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[31]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[32] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_129 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[32]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[33] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_128 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[33]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[34] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_127 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[34]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[35] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_126 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[35]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[36] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_125 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[36]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[37] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_124 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[37]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[38] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_123 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[38]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[39] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_122 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[39]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[3] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_158 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[40] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_121 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[40]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[41] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_120 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[41]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[42] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_119 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[42]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[43] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_118 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[43]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[44] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_117 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[44]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[45] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_116 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[45]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[46] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_115 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[46]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[47] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_114 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[47]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[48] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_113 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[48]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[49] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_112 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[49]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[4] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_157 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[50] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_111 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[50]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[51] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_110 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[51]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[52] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_109 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[52]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[53] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_108 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[53]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[54] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_107 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[54]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[55] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_106 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[55]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[56] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_105 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[56]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[57] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_104 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[57]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[58] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_103 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[58]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[59] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_102 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[59]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[5] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_156 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[60] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_101 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[60]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[61] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_100 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[61]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[62] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_99 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[62]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[63] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_98 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[63]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[64] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_97 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[64]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[65] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_96 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[65]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[66] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_95 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[66]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[67] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_94 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[67]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[68] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_93 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[68]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[69] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_92 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[69]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[6] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_155 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[70] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_91 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[70]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[71] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_90 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[71]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[72] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_89 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[72]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[73] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_88 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[73]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[74] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_87 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[74]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[75] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_86 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[75]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[76] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_85 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[76]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[77] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_84 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[77]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[78] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_83 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[78]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[79] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_82 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[79]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[7] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_154 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[80] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_81 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[80]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[81] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_80 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[81]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[82] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_79 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[82]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[83] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_78 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[83]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[84] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_77 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[84]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[85] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_76 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[85]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[86] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_75 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[86]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[87] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_74 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[87]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[88] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_73 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[88]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[89] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_72 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[89]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[8] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_153 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[90] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_71 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[90]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[91] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_70 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[91]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[92] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_69 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[92]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[93] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_68 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[93]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[94] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_67 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[94]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[95] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_66 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[95]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[96] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_65 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[96]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[97] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_64 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[97]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[98] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_63 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[98]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[99] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_62 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[99]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_block_to_mem_reg[9] 
       (.CLR(1'b0),
        .D(\genblk1[2].data_mem_way_n_n_152 ),
        .G(n_0_325_BUFG),
        .GE(1'b1),
        .Q(o_block_to_mem_OBUF[9]));
  OBUF \o_data_to_core_OBUF[0]_inst 
       (.I(o_data_to_core_OBUF[0]),
        .O(o_data_to_core[0]));
  OBUF \o_data_to_core_OBUF[10]_inst 
       (.I(o_data_to_core_OBUF[10]),
        .O(o_data_to_core[10]));
  OBUF \o_data_to_core_OBUF[11]_inst 
       (.I(o_data_to_core_OBUF[11]),
        .O(o_data_to_core[11]));
  OBUF \o_data_to_core_OBUF[12]_inst 
       (.I(o_data_to_core_OBUF[12]),
        .O(o_data_to_core[12]));
  OBUF \o_data_to_core_OBUF[13]_inst 
       (.I(o_data_to_core_OBUF[13]),
        .O(o_data_to_core[13]));
  OBUF \o_data_to_core_OBUF[14]_inst 
       (.I(o_data_to_core_OBUF[14]),
        .O(o_data_to_core[14]));
  OBUF \o_data_to_core_OBUF[15]_inst 
       (.I(o_data_to_core_OBUF[15]),
        .O(o_data_to_core[15]));
  OBUF \o_data_to_core_OBUF[16]_inst 
       (.I(o_data_to_core_OBUF[16]),
        .O(o_data_to_core[16]));
  OBUF \o_data_to_core_OBUF[17]_inst 
       (.I(o_data_to_core_OBUF[17]),
        .O(o_data_to_core[17]));
  OBUF \o_data_to_core_OBUF[18]_inst 
       (.I(o_data_to_core_OBUF[18]),
        .O(o_data_to_core[18]));
  OBUF \o_data_to_core_OBUF[19]_inst 
       (.I(o_data_to_core_OBUF[19]),
        .O(o_data_to_core[19]));
  OBUF \o_data_to_core_OBUF[1]_inst 
       (.I(o_data_to_core_OBUF[1]),
        .O(o_data_to_core[1]));
  OBUF \o_data_to_core_OBUF[20]_inst 
       (.I(o_data_to_core_OBUF[20]),
        .O(o_data_to_core[20]));
  OBUF \o_data_to_core_OBUF[21]_inst 
       (.I(o_data_to_core_OBUF[21]),
        .O(o_data_to_core[21]));
  OBUF \o_data_to_core_OBUF[22]_inst 
       (.I(o_data_to_core_OBUF[22]),
        .O(o_data_to_core[22]));
  OBUF \o_data_to_core_OBUF[23]_inst 
       (.I(o_data_to_core_OBUF[23]),
        .O(o_data_to_core[23]));
  OBUF \o_data_to_core_OBUF[24]_inst 
       (.I(o_data_to_core_OBUF[24]),
        .O(o_data_to_core[24]));
  OBUF \o_data_to_core_OBUF[25]_inst 
       (.I(o_data_to_core_OBUF[25]),
        .O(o_data_to_core[25]));
  OBUF \o_data_to_core_OBUF[26]_inst 
       (.I(o_data_to_core_OBUF[26]),
        .O(o_data_to_core[26]));
  OBUF \o_data_to_core_OBUF[27]_inst 
       (.I(o_data_to_core_OBUF[27]),
        .O(o_data_to_core[27]));
  OBUF \o_data_to_core_OBUF[28]_inst 
       (.I(o_data_to_core_OBUF[28]),
        .O(o_data_to_core[28]));
  OBUF \o_data_to_core_OBUF[29]_inst 
       (.I(o_data_to_core_OBUF[29]),
        .O(o_data_to_core[29]));
  OBUF \o_data_to_core_OBUF[2]_inst 
       (.I(o_data_to_core_OBUF[2]),
        .O(o_data_to_core[2]));
  OBUF \o_data_to_core_OBUF[30]_inst 
       (.I(o_data_to_core_OBUF[30]),
        .O(o_data_to_core[30]));
  OBUF \o_data_to_core_OBUF[31]_inst 
       (.I(o_data_to_core_OBUF[31]),
        .O(o_data_to_core[31]));
  OBUF \o_data_to_core_OBUF[3]_inst 
       (.I(o_data_to_core_OBUF[3]),
        .O(o_data_to_core[3]));
  OBUF \o_data_to_core_OBUF[4]_inst 
       (.I(o_data_to_core_OBUF[4]),
        .O(o_data_to_core[4]));
  OBUF \o_data_to_core_OBUF[5]_inst 
       (.I(o_data_to_core_OBUF[5]),
        .O(o_data_to_core[5]));
  OBUF \o_data_to_core_OBUF[6]_inst 
       (.I(o_data_to_core_OBUF[6]),
        .O(o_data_to_core[6]));
  OBUF \o_data_to_core_OBUF[7]_inst 
       (.I(o_data_to_core_OBUF[7]),
        .O(o_data_to_core[7]));
  OBUF \o_data_to_core_OBUF[8]_inst 
       (.I(o_data_to_core_OBUF[8]),
        .O(o_data_to_core[8]));
  OBUF \o_data_to_core_OBUF[9]_inst 
       (.I(o_data_to_core_OBUF[9]),
        .O(o_data_to_core[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[0] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_33 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[10] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_23 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[11] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_22 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[12] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_21 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[13] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_20 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[14] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_19 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[15] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_18 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[16] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_17 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[17] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_16 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[18] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_15 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[19] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_14 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[1] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_32 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[20] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_13 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[21] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_12 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[22] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_11 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[23] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_10 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[24] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_9 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[24]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[25] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_8 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[26] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_7 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[26]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[27] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_6 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[27]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[28] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_5 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[28]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[29] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_4 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[2] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_31 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[30] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_3 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[31] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_2 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[31]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[3] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_30 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[4] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_29 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[5] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_28 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[6] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_27 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[7] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_26 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[8] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_25 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \o_data_to_core_reg[9] 
       (.CLR(1'b0),
        .D(\genblk1[3].data_mem_way_n_n_24 ),
        .G(n_1_194_BUFG),
        .GE(1'b1),
        .Q(o_data_to_core_OBUF[9]));
endmodule

module data_mem_column
   (\i_offset[1] ,
    \i_index[0] ,
    \i_offset[1]_0 ,
    \i_offset[1]_1 ,
    \i_offset[1]_2 ,
    \i_offset[1]_3 ,
    \i_offset[1]_4 ,
    \i_offset[1]_5 ,
    \i_offset[1]_6 ,
    \i_offset[1]_7 ,
    \i_offset[1]_8 ,
    \i_offset[1]_9 ,
    \i_offset[1]_10 ,
    \i_offset[1]_11 ,
    \i_offset[1]_12 ,
    \i_offset[1]_13 ,
    \i_offset[1]_14 ,
    \i_offset[1]_15 ,
    \i_offset[1]_16 ,
    \i_offset[1]_17 ,
    \i_offset[1]_18 ,
    \i_offset[1]_19 ,
    \i_offset[1]_20 ,
    \i_offset[1]_21 ,
    \i_offset[1]_22 ,
    \i_offset[1]_23 ,
    \i_offset[1]_24 ,
    \i_offset[1]_25 ,
    \i_offset[1]_26 ,
    \i_offset[1]_27 ,
    \i_offset[1]_28 ,
    \i_offset[1]_29 ,
    \i_offset[1]_30 ,
    i_offset_IBUF,
    o_data_to_core1,
    \data_out_from_way[2] ,
    i_way_IBUF,
    i_rd_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output \i_offset[1] ;
  output [31:0]\i_index[0] ;
  output \i_offset[1]_0 ;
  output \i_offset[1]_1 ;
  output \i_offset[1]_2 ;
  output \i_offset[1]_3 ;
  output \i_offset[1]_4 ;
  output \i_offset[1]_5 ;
  output \i_offset[1]_6 ;
  output \i_offset[1]_7 ;
  output \i_offset[1]_8 ;
  output \i_offset[1]_9 ;
  output \i_offset[1]_10 ;
  output \i_offset[1]_11 ;
  output \i_offset[1]_12 ;
  output \i_offset[1]_13 ;
  output \i_offset[1]_14 ;
  output \i_offset[1]_15 ;
  output \i_offset[1]_16 ;
  output \i_offset[1]_17 ;
  output \i_offset[1]_18 ;
  output \i_offset[1]_19 ;
  output \i_offset[1]_20 ;
  output \i_offset[1]_21 ;
  output \i_offset[1]_22 ;
  output \i_offset[1]_23 ;
  output \i_offset[1]_24 ;
  output \i_offset[1]_25 ;
  output \i_offset[1]_26 ;
  output \i_offset[1]_27 ;
  output \i_offset[1]_28 ;
  output \i_offset[1]_29 ;
  output \i_offset[1]_30 ;
  input [1:0]i_offset_IBUF;
  input o_data_to_core1;
  input [31:0]\data_out_from_way[2] ;
  input [3:0]i_way_IBUF;
  input i_rd_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[2] ;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [2:0]i_index_IBUF;
  wire \i_offset[1] ;
  wire \i_offset[1]_0 ;
  wire \i_offset[1]_1 ;
  wire \i_offset[1]_10 ;
  wire \i_offset[1]_11 ;
  wire \i_offset[1]_12 ;
  wire \i_offset[1]_13 ;
  wire \i_offset[1]_14 ;
  wire \i_offset[1]_15 ;
  wire \i_offset[1]_16 ;
  wire \i_offset[1]_17 ;
  wire \i_offset[1]_18 ;
  wire \i_offset[1]_19 ;
  wire \i_offset[1]_2 ;
  wire \i_offset[1]_20 ;
  wire \i_offset[1]_21 ;
  wire \i_offset[1]_22 ;
  wire \i_offset[1]_23 ;
  wire \i_offset[1]_24 ;
  wire \i_offset[1]_25 ;
  wire \i_offset[1]_26 ;
  wire \i_offset[1]_27 ;
  wire \i_offset[1]_28 ;
  wire \i_offset[1]_29 ;
  wire \i_offset[1]_3 ;
  wire \i_offset[1]_30 ;
  wire \i_offset[1]_4 ;
  wire \i_offset[1]_5 ;
  wire \i_offset[1]_6 ;
  wire \i_offset[1]_7 ;
  wire \i_offset[1]_8 ;
  wire \i_offset[1]_9 ;
  wire [1:0]i_offset_IBUF;
  wire i_rd_IBUF;
  wire [3:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire o_data_to_core1;
  wire \o_data_to_core_reg[31]_i_12_n_2 ;
  wire p_0_in__11;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD384 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\i_index[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h888A8888)) 
    data_mem_reg_0_7_0_0_i_2__14
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__11));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD385 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\i_index[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD386 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\i_index[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD387 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\i_index[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD388 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\i_index[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD389 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\i_index[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD390 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\i_index[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD391 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\i_index[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD392 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\i_index[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD393 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\i_index[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD394 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\i_index[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD395 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\i_index[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD396 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\i_index[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD397 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\i_index[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD398 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\i_index[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD399 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\i_index[0] [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD400 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\i_index[0] [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD401 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\i_index[0] [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD402 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\i_index[0] [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD403 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\i_index[0] [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD404 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\i_index[0] [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD405 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\i_index[0] [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD406 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\i_index[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD407 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\i_index[0] [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD408 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\i_index[0] [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD409 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\i_index[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD410 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\i_index[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD411 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\i_index[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD412 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\i_index[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD413 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\i_index[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD414 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\i_index[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD415 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\i_index[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__11));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__11
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[0]_i_4 
       (.I0(\i_index[0] [0]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [0]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1] ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[10]_i_4 
       (.I0(\i_index[0] [10]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [10]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_9 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[11]_i_4 
       (.I0(\i_index[0] [11]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [11]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_10 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[12]_i_4 
       (.I0(\i_index[0] [12]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [12]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_11 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[13]_i_4 
       (.I0(\i_index[0] [13]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [13]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_12 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[14]_i_4 
       (.I0(\i_index[0] [14]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [14]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_13 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[15]_i_4 
       (.I0(\i_index[0] [15]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [15]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_14 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[16]_i_4 
       (.I0(\i_index[0] [16]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [16]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_15 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[17]_i_4 
       (.I0(\i_index[0] [17]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [17]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_16 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[18]_i_4 
       (.I0(\i_index[0] [18]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [18]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_17 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[19]_i_4 
       (.I0(\i_index[0] [19]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [19]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_18 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[1]_i_4 
       (.I0(\i_index[0] [1]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [1]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[20]_i_4 
       (.I0(\i_index[0] [20]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [20]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_19 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[21]_i_4 
       (.I0(\i_index[0] [21]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [21]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_20 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[22]_i_4 
       (.I0(\i_index[0] [22]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [22]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_21 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[23]_i_4 
       (.I0(\i_index[0] [23]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [23]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_22 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[24]_i_4 
       (.I0(\i_index[0] [24]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [24]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_23 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[25]_i_4 
       (.I0(\i_index[0] [25]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [25]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_24 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[26]_i_4 
       (.I0(\i_index[0] [26]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [26]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_25 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[27]_i_4 
       (.I0(\i_index[0] [27]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [27]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_26 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[28]_i_4 
       (.I0(\i_index[0] [28]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [28]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_27 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[29]_i_4 
       (.I0(\i_index[0] [29]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [29]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_28 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[2]_i_4 
       (.I0(\i_index[0] [2]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [2]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[30]_i_4 
       (.I0(\i_index[0] [30]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [30]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_29 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \o_data_to_core_reg[31]_i_12 
       (.I0(i_way_IBUF[2]),
        .I1(i_way_IBUF[0]),
        .I2(i_rd_IBUF),
        .I3(i_way_IBUF[1]),
        .O(\o_data_to_core_reg[31]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[31]_i_5 
       (.I0(\i_index[0] [31]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [31]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_30 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[3]_i_4 
       (.I0(\i_index[0] [3]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [3]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_2 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[4]_i_4 
       (.I0(\i_index[0] [4]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [4]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[5]_i_4 
       (.I0(\i_index[0] [5]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [5]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[6]_i_4 
       (.I0(\i_index[0] [6]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [6]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_5 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[7]_i_4 
       (.I0(\i_index[0] [7]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [7]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_6 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[8]_i_4 
       (.I0(\i_index[0] [8]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [8]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_7 ));
  LUT6 #(
    .INIT(64'hFFFF020002000200)) 
    \o_data_to_core_reg[9]_i_4 
       (.I0(\i_index[0] [9]),
        .I1(i_offset_IBUF[1]),
        .I2(i_offset_IBUF[0]),
        .I3(o_data_to_core1),
        .I4(\data_out_from_way[2] [9]),
        .I5(\o_data_to_core_reg[31]_i_12_n_2 ),
        .O(\i_offset[1]_8 ));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_10
   (\i_LRU[0] ,
    o_data,
    \i_LRU[0]_0 ,
    \i_LRU[0]_1 ,
    \i_LRU[0]_2 ,
    \i_LRU[0]_3 ,
    \i_LRU[0]_4 ,
    \i_LRU[0]_5 ,
    \i_LRU[0]_6 ,
    \i_LRU[0]_7 ,
    \i_LRU[0]_8 ,
    \i_LRU[0]_9 ,
    \i_LRU[0]_10 ,
    \i_LRU[0]_11 ,
    \i_LRU[0]_12 ,
    \i_LRU[0]_13 ,
    \i_LRU[0]_14 ,
    \i_LRU[0]_15 ,
    \i_LRU[0]_16 ,
    \i_LRU[0]_17 ,
    \i_LRU[0]_18 ,
    \i_LRU[0]_19 ,
    \i_LRU[0]_20 ,
    \i_LRU[0]_21 ,
    \i_LRU[0]_22 ,
    \i_LRU[0]_23 ,
    \i_LRU[0]_24 ,
    \i_LRU[0]_25 ,
    \i_LRU[0]_26 ,
    \i_LRU[0]_27 ,
    \i_LRU[0]_28 ,
    \i_LRU[0]_29 ,
    \i_LRU[0]_30 ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    i_LRU_IBUF,
    \o_block_to_mem_reg[31]_i_1 ,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output \i_LRU[0] ;
  output [31:0]o_data;
  output \i_LRU[0]_0 ;
  output \i_LRU[0]_1 ;
  output \i_LRU[0]_2 ;
  output \i_LRU[0]_3 ;
  output \i_LRU[0]_4 ;
  output \i_LRU[0]_5 ;
  output \i_LRU[0]_6 ;
  output \i_LRU[0]_7 ;
  output \i_LRU[0]_8 ;
  output \i_LRU[0]_9 ;
  output \i_LRU[0]_10 ;
  output \i_LRU[0]_11 ;
  output \i_LRU[0]_12 ;
  output \i_LRU[0]_13 ;
  output \i_LRU[0]_14 ;
  output \i_LRU[0]_15 ;
  output \i_LRU[0]_16 ;
  output \i_LRU[0]_17 ;
  output \i_LRU[0]_18 ;
  output \i_LRU[0]_19 ;
  output \i_LRU[0]_20 ;
  output \i_LRU[0]_21 ;
  output \i_LRU[0]_22 ;
  output \i_LRU[0]_23 ;
  output \i_LRU[0]_24 ;
  output \i_LRU[0]_25 ;
  output \i_LRU[0]_26 ;
  output \i_LRU[0]_27 ;
  output \i_LRU[0]_28 ;
  output \i_LRU[0]_29 ;
  output \i_LRU[0]_30 ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input [1:0]i_LRU_IBUF;
  input [31:0]\o_block_to_mem_reg[31]_i_1 ;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire \i_LRU[0] ;
  wire \i_LRU[0]_0 ;
  wire \i_LRU[0]_1 ;
  wire \i_LRU[0]_10 ;
  wire \i_LRU[0]_11 ;
  wire \i_LRU[0]_12 ;
  wire \i_LRU[0]_13 ;
  wire \i_LRU[0]_14 ;
  wire \i_LRU[0]_15 ;
  wire \i_LRU[0]_16 ;
  wire \i_LRU[0]_17 ;
  wire \i_LRU[0]_18 ;
  wire \i_LRU[0]_19 ;
  wire \i_LRU[0]_2 ;
  wire \i_LRU[0]_20 ;
  wire \i_LRU[0]_21 ;
  wire \i_LRU[0]_22 ;
  wire \i_LRU[0]_23 ;
  wire \i_LRU[0]_24 ;
  wire \i_LRU[0]_25 ;
  wire \i_LRU[0]_26 ;
  wire \i_LRU[0]_27 ;
  wire \i_LRU[0]_28 ;
  wire \i_LRU[0]_29 ;
  wire \i_LRU[0]_3 ;
  wire \i_LRU[0]_30 ;
  wire \i_LRU[0]_4 ;
  wire \i_LRU[0]_5 ;
  wire \i_LRU[0]_6 ;
  wire \i_LRU[0]_7 ;
  wire \i_LRU[0]_8 ;
  wire \i_LRU[0]_9 ;
  wire [1:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]\o_block_to_mem_reg[31]_i_1 ;
  wire [31:0]o_data;
  wire p_0_in__3;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD128 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h888A8888)) 
    data_mem_reg_0_7_0_0_i_2__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__3));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD129 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD130 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD131 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD132 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD133 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD134 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD135 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD136 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD137 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD138 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD139 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD140 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD141 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD142 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD143 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD144 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD145 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD146 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD147 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD148 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD149 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD150 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD151 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD152 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD153 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD154 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD155 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD156 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD157 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD158 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD159 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__3));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[0]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[0]),
        .I3(\o_block_to_mem_reg[31]_i_1 [0]),
        .O(\i_LRU[0] ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[10]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[10]),
        .I3(\o_block_to_mem_reg[31]_i_1 [10]),
        .O(\i_LRU[0]_9 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[11]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[11]),
        .I3(\o_block_to_mem_reg[31]_i_1 [11]),
        .O(\i_LRU[0]_10 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[12]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[12]),
        .I3(\o_block_to_mem_reg[31]_i_1 [12]),
        .O(\i_LRU[0]_11 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[13]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[13]),
        .I3(\o_block_to_mem_reg[31]_i_1 [13]),
        .O(\i_LRU[0]_12 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[14]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[14]),
        .I3(\o_block_to_mem_reg[31]_i_1 [14]),
        .O(\i_LRU[0]_13 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[15]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[15]),
        .I3(\o_block_to_mem_reg[31]_i_1 [15]),
        .O(\i_LRU[0]_14 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[16]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[16]),
        .I3(\o_block_to_mem_reg[31]_i_1 [16]),
        .O(\i_LRU[0]_15 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[17]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[17]),
        .I3(\o_block_to_mem_reg[31]_i_1 [17]),
        .O(\i_LRU[0]_16 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[18]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[18]),
        .I3(\o_block_to_mem_reg[31]_i_1 [18]),
        .O(\i_LRU[0]_17 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[19]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[19]),
        .I3(\o_block_to_mem_reg[31]_i_1 [19]),
        .O(\i_LRU[0]_18 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[1]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[1]),
        .I3(\o_block_to_mem_reg[31]_i_1 [1]),
        .O(\i_LRU[0]_0 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[20]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[20]),
        .I3(\o_block_to_mem_reg[31]_i_1 [20]),
        .O(\i_LRU[0]_19 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[21]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[21]),
        .I3(\o_block_to_mem_reg[31]_i_1 [21]),
        .O(\i_LRU[0]_20 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[22]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[22]),
        .I3(\o_block_to_mem_reg[31]_i_1 [22]),
        .O(\i_LRU[0]_21 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[23]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[23]),
        .I3(\o_block_to_mem_reg[31]_i_1 [23]),
        .O(\i_LRU[0]_22 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[24]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[24]),
        .I3(\o_block_to_mem_reg[31]_i_1 [24]),
        .O(\i_LRU[0]_23 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[25]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[25]),
        .I3(\o_block_to_mem_reg[31]_i_1 [25]),
        .O(\i_LRU[0]_24 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[26]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[26]),
        .I3(\o_block_to_mem_reg[31]_i_1 [26]),
        .O(\i_LRU[0]_25 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[27]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[27]),
        .I3(\o_block_to_mem_reg[31]_i_1 [27]),
        .O(\i_LRU[0]_26 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[28]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[28]),
        .I3(\o_block_to_mem_reg[31]_i_1 [28]),
        .O(\i_LRU[0]_27 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[29]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[29]),
        .I3(\o_block_to_mem_reg[31]_i_1 [29]),
        .O(\i_LRU[0]_28 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[2]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[2]),
        .I3(\o_block_to_mem_reg[31]_i_1 [2]),
        .O(\i_LRU[0]_1 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[30]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[30]),
        .I3(\o_block_to_mem_reg[31]_i_1 [30]),
        .O(\i_LRU[0]_29 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[31]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[31]),
        .I3(\o_block_to_mem_reg[31]_i_1 [31]),
        .O(\i_LRU[0]_30 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[3]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[3]),
        .I3(\o_block_to_mem_reg[31]_i_1 [3]),
        .O(\i_LRU[0]_2 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[4]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[4]),
        .I3(\o_block_to_mem_reg[31]_i_1 [4]),
        .O(\i_LRU[0]_3 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[5]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[5]),
        .I3(\o_block_to_mem_reg[31]_i_1 [5]),
        .O(\i_LRU[0]_4 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[6]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[6]),
        .I3(\o_block_to_mem_reg[31]_i_1 [6]),
        .O(\i_LRU[0]_5 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[7]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[7]),
        .I3(\o_block_to_mem_reg[31]_i_1 [7]),
        .O(\i_LRU[0]_6 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[8]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[8]),
        .I3(\o_block_to_mem_reg[31]_i_1 [8]),
        .O(\i_LRU[0]_7 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[9]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[9]),
        .I3(\o_block_to_mem_reg[31]_i_1 [9]),
        .O(\i_LRU[0]_8 ));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_11
   (\i_LRU[0] ,
    o_data,
    \i_LRU[0]_0 ,
    \i_LRU[0]_1 ,
    \i_LRU[0]_2 ,
    \i_LRU[0]_3 ,
    \i_LRU[0]_4 ,
    \i_LRU[0]_5 ,
    \i_LRU[0]_6 ,
    \i_LRU[0]_7 ,
    \i_LRU[0]_8 ,
    \i_LRU[0]_9 ,
    \i_LRU[0]_10 ,
    \i_LRU[0]_11 ,
    \i_LRU[0]_12 ,
    \i_LRU[0]_13 ,
    \i_LRU[0]_14 ,
    \i_LRU[0]_15 ,
    \i_LRU[0]_16 ,
    \i_LRU[0]_17 ,
    \i_LRU[0]_18 ,
    \i_LRU[0]_19 ,
    \i_LRU[0]_20 ,
    \i_LRU[0]_21 ,
    \i_LRU[0]_22 ,
    \i_LRU[0]_23 ,
    \i_LRU[0]_24 ,
    \i_LRU[0]_25 ,
    \i_LRU[0]_26 ,
    \i_LRU[0]_27 ,
    \i_LRU[0]_28 ,
    \i_LRU[0]_29 ,
    \i_LRU[0]_30 ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    i_LRU_IBUF,
    \o_block_to_mem_reg[63]_i_1 ,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output \i_LRU[0] ;
  output [31:0]o_data;
  output \i_LRU[0]_0 ;
  output \i_LRU[0]_1 ;
  output \i_LRU[0]_2 ;
  output \i_LRU[0]_3 ;
  output \i_LRU[0]_4 ;
  output \i_LRU[0]_5 ;
  output \i_LRU[0]_6 ;
  output \i_LRU[0]_7 ;
  output \i_LRU[0]_8 ;
  output \i_LRU[0]_9 ;
  output \i_LRU[0]_10 ;
  output \i_LRU[0]_11 ;
  output \i_LRU[0]_12 ;
  output \i_LRU[0]_13 ;
  output \i_LRU[0]_14 ;
  output \i_LRU[0]_15 ;
  output \i_LRU[0]_16 ;
  output \i_LRU[0]_17 ;
  output \i_LRU[0]_18 ;
  output \i_LRU[0]_19 ;
  output \i_LRU[0]_20 ;
  output \i_LRU[0]_21 ;
  output \i_LRU[0]_22 ;
  output \i_LRU[0]_23 ;
  output \i_LRU[0]_24 ;
  output \i_LRU[0]_25 ;
  output \i_LRU[0]_26 ;
  output \i_LRU[0]_27 ;
  output \i_LRU[0]_28 ;
  output \i_LRU[0]_29 ;
  output \i_LRU[0]_30 ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input [1:0]i_LRU_IBUF;
  input [31:0]\o_block_to_mem_reg[63]_i_1 ;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire \i_LRU[0] ;
  wire \i_LRU[0]_0 ;
  wire \i_LRU[0]_1 ;
  wire \i_LRU[0]_10 ;
  wire \i_LRU[0]_11 ;
  wire \i_LRU[0]_12 ;
  wire \i_LRU[0]_13 ;
  wire \i_LRU[0]_14 ;
  wire \i_LRU[0]_15 ;
  wire \i_LRU[0]_16 ;
  wire \i_LRU[0]_17 ;
  wire \i_LRU[0]_18 ;
  wire \i_LRU[0]_19 ;
  wire \i_LRU[0]_2 ;
  wire \i_LRU[0]_20 ;
  wire \i_LRU[0]_21 ;
  wire \i_LRU[0]_22 ;
  wire \i_LRU[0]_23 ;
  wire \i_LRU[0]_24 ;
  wire \i_LRU[0]_25 ;
  wire \i_LRU[0]_26 ;
  wire \i_LRU[0]_27 ;
  wire \i_LRU[0]_28 ;
  wire \i_LRU[0]_29 ;
  wire \i_LRU[0]_3 ;
  wire \i_LRU[0]_30 ;
  wire \i_LRU[0]_4 ;
  wire \i_LRU[0]_5 ;
  wire \i_LRU[0]_6 ;
  wire \i_LRU[0]_7 ;
  wire \i_LRU[0]_8 ;
  wire \i_LRU[0]_9 ;
  wire [1:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]\o_block_to_mem_reg[63]_i_1 ;
  wire [31:0]o_data;
  wire p_0_in__4;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD160 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__5
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__4));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD161 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD162 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD163 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD164 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD165 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD166 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD167 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD168 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD169 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD170 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD171 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD172 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD173 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD174 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD175 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD176 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD177 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD178 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD179 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD180 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD181 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD182 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD183 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD184 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD185 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD186 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD187 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD188 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD189 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD190 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD191 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__4));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__4
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[32]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[0]),
        .I3(\o_block_to_mem_reg[63]_i_1 [0]),
        .O(\i_LRU[0] ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[33]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[1]),
        .I3(\o_block_to_mem_reg[63]_i_1 [1]),
        .O(\i_LRU[0]_0 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[34]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[2]),
        .I3(\o_block_to_mem_reg[63]_i_1 [2]),
        .O(\i_LRU[0]_1 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[35]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[3]),
        .I3(\o_block_to_mem_reg[63]_i_1 [3]),
        .O(\i_LRU[0]_2 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[36]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[4]),
        .I3(\o_block_to_mem_reg[63]_i_1 [4]),
        .O(\i_LRU[0]_3 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[37]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[5]),
        .I3(\o_block_to_mem_reg[63]_i_1 [5]),
        .O(\i_LRU[0]_4 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[38]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[6]),
        .I3(\o_block_to_mem_reg[63]_i_1 [6]),
        .O(\i_LRU[0]_5 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[39]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[7]),
        .I3(\o_block_to_mem_reg[63]_i_1 [7]),
        .O(\i_LRU[0]_6 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[40]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[8]),
        .I3(\o_block_to_mem_reg[63]_i_1 [8]),
        .O(\i_LRU[0]_7 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[41]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[9]),
        .I3(\o_block_to_mem_reg[63]_i_1 [9]),
        .O(\i_LRU[0]_8 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[42]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[10]),
        .I3(\o_block_to_mem_reg[63]_i_1 [10]),
        .O(\i_LRU[0]_9 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[43]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[11]),
        .I3(\o_block_to_mem_reg[63]_i_1 [11]),
        .O(\i_LRU[0]_10 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[44]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[12]),
        .I3(\o_block_to_mem_reg[63]_i_1 [12]),
        .O(\i_LRU[0]_11 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[45]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[13]),
        .I3(\o_block_to_mem_reg[63]_i_1 [13]),
        .O(\i_LRU[0]_12 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[46]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[14]),
        .I3(\o_block_to_mem_reg[63]_i_1 [14]),
        .O(\i_LRU[0]_13 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[47]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[15]),
        .I3(\o_block_to_mem_reg[63]_i_1 [15]),
        .O(\i_LRU[0]_14 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[48]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[16]),
        .I3(\o_block_to_mem_reg[63]_i_1 [16]),
        .O(\i_LRU[0]_15 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[49]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[17]),
        .I3(\o_block_to_mem_reg[63]_i_1 [17]),
        .O(\i_LRU[0]_16 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[50]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[18]),
        .I3(\o_block_to_mem_reg[63]_i_1 [18]),
        .O(\i_LRU[0]_17 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[51]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[19]),
        .I3(\o_block_to_mem_reg[63]_i_1 [19]),
        .O(\i_LRU[0]_18 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[52]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[20]),
        .I3(\o_block_to_mem_reg[63]_i_1 [20]),
        .O(\i_LRU[0]_19 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[53]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[21]),
        .I3(\o_block_to_mem_reg[63]_i_1 [21]),
        .O(\i_LRU[0]_20 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[54]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[22]),
        .I3(\o_block_to_mem_reg[63]_i_1 [22]),
        .O(\i_LRU[0]_21 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[55]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[23]),
        .I3(\o_block_to_mem_reg[63]_i_1 [23]),
        .O(\i_LRU[0]_22 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[56]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[24]),
        .I3(\o_block_to_mem_reg[63]_i_1 [24]),
        .O(\i_LRU[0]_23 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[57]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[25]),
        .I3(\o_block_to_mem_reg[63]_i_1 [25]),
        .O(\i_LRU[0]_24 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[58]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[26]),
        .I3(\o_block_to_mem_reg[63]_i_1 [26]),
        .O(\i_LRU[0]_25 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[59]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[27]),
        .I3(\o_block_to_mem_reg[63]_i_1 [27]),
        .O(\i_LRU[0]_26 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[60]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[28]),
        .I3(\o_block_to_mem_reg[63]_i_1 [28]),
        .O(\i_LRU[0]_27 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[61]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[29]),
        .I3(\o_block_to_mem_reg[63]_i_1 [29]),
        .O(\i_LRU[0]_28 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[62]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[30]),
        .I3(\o_block_to_mem_reg[63]_i_1 [30]),
        .O(\i_LRU[0]_29 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[63]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[31]),
        .I3(\o_block_to_mem_reg[63]_i_1 [31]),
        .O(\i_LRU[0]_30 ));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_12
   (\i_way[0] ,
    \i_way[0]_0 ,
    \i_way[0]_1 ,
    \i_way[0]_2 ,
    \i_way[0]_3 ,
    \i_way[0]_4 ,
    \i_way[0]_5 ,
    \i_way[0]_6 ,
    \i_way[0]_7 ,
    \i_way[0]_8 ,
    \i_way[0]_9 ,
    \i_way[0]_10 ,
    \i_way[0]_11 ,
    \i_way[0]_12 ,
    \i_way[0]_13 ,
    \i_way[0]_14 ,
    \i_way[0]_15 ,
    \i_way[0]_16 ,
    \i_way[0]_17 ,
    \i_way[0]_18 ,
    \i_way[0]_19 ,
    \i_way[0]_20 ,
    \i_way[0]_21 ,
    \i_way[0]_22 ,
    \i_way[0]_23 ,
    \i_way[0]_24 ,
    \i_way[0]_25 ,
    \i_way[0]_26 ,
    \i_way[0]_27 ,
    \i_way[0]_28 ,
    \i_way[0]_29 ,
    \i_way[0]_30 ,
    \i_LRU[0] ,
    \i_LRU[0]_0 ,
    \i_LRU[0]_1 ,
    \i_LRU[0]_2 ,
    \i_LRU[0]_3 ,
    \i_LRU[0]_4 ,
    \i_LRU[0]_5 ,
    \i_LRU[0]_6 ,
    \i_LRU[0]_7 ,
    \i_LRU[0]_8 ,
    \i_LRU[0]_9 ,
    \i_LRU[0]_10 ,
    \i_LRU[0]_11 ,
    \i_LRU[0]_12 ,
    \i_LRU[0]_13 ,
    \i_LRU[0]_14 ,
    \i_LRU[0]_15 ,
    \i_LRU[0]_16 ,
    \i_LRU[0]_17 ,
    \i_LRU[0]_18 ,
    \i_LRU[0]_19 ,
    \i_LRU[0]_20 ,
    \i_LRU[0]_21 ,
    \i_LRU[0]_22 ,
    \i_LRU[0]_23 ,
    \i_LRU[0]_24 ,
    \i_LRU[0]_25 ,
    \i_LRU[0]_26 ,
    \i_LRU[0]_27 ,
    \i_LRU[0]_28 ,
    \i_LRU[0]_29 ,
    \i_LRU[0]_30 ,
    o_data,
    \o_data_to_core_reg[31]_i_2_0 ,
    i_offset_IBUF,
    \o_data_to_core_reg[31]_i_2_1 ,
    i_way_IBUF,
    i_rd_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    \data_out_from_way[0] ,
    i_LRU_IBUF,
    \o_block_to_mem_reg[95]_i_1 ,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output \i_way[0] ;
  output \i_way[0]_0 ;
  output \i_way[0]_1 ;
  output \i_way[0]_2 ;
  output \i_way[0]_3 ;
  output \i_way[0]_4 ;
  output \i_way[0]_5 ;
  output \i_way[0]_6 ;
  output \i_way[0]_7 ;
  output \i_way[0]_8 ;
  output \i_way[0]_9 ;
  output \i_way[0]_10 ;
  output \i_way[0]_11 ;
  output \i_way[0]_12 ;
  output \i_way[0]_13 ;
  output \i_way[0]_14 ;
  output \i_way[0]_15 ;
  output \i_way[0]_16 ;
  output \i_way[0]_17 ;
  output \i_way[0]_18 ;
  output \i_way[0]_19 ;
  output \i_way[0]_20 ;
  output \i_way[0]_21 ;
  output \i_way[0]_22 ;
  output \i_way[0]_23 ;
  output \i_way[0]_24 ;
  output \i_way[0]_25 ;
  output \i_way[0]_26 ;
  output \i_way[0]_27 ;
  output \i_way[0]_28 ;
  output \i_way[0]_29 ;
  output \i_way[0]_30 ;
  output \i_LRU[0] ;
  output \i_LRU[0]_0 ;
  output \i_LRU[0]_1 ;
  output \i_LRU[0]_2 ;
  output \i_LRU[0]_3 ;
  output \i_LRU[0]_4 ;
  output \i_LRU[0]_5 ;
  output \i_LRU[0]_6 ;
  output \i_LRU[0]_7 ;
  output \i_LRU[0]_8 ;
  output \i_LRU[0]_9 ;
  output \i_LRU[0]_10 ;
  output \i_LRU[0]_11 ;
  output \i_LRU[0]_12 ;
  output \i_LRU[0]_13 ;
  output \i_LRU[0]_14 ;
  output \i_LRU[0]_15 ;
  output \i_LRU[0]_16 ;
  output \i_LRU[0]_17 ;
  output \i_LRU[0]_18 ;
  output \i_LRU[0]_19 ;
  output \i_LRU[0]_20 ;
  output \i_LRU[0]_21 ;
  output \i_LRU[0]_22 ;
  output \i_LRU[0]_23 ;
  output \i_LRU[0]_24 ;
  output \i_LRU[0]_25 ;
  output \i_LRU[0]_26 ;
  output \i_LRU[0]_27 ;
  output \i_LRU[0]_28 ;
  output \i_LRU[0]_29 ;
  output \i_LRU[0]_30 ;
  input [31:0]o_data;
  input [31:0]\o_data_to_core_reg[31]_i_2_0 ;
  input [1:0]i_offset_IBUF;
  input [31:0]\o_data_to_core_reg[31]_i_2_1 ;
  input [3:0]i_way_IBUF;
  input i_rd_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input [31:0]\data_out_from_way[0] ;
  input [1:0]i_LRU_IBUF;
  input [31:0]\o_block_to_mem_reg[95]_i_1 ;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[0] ;
  wire [31:0]\data_out_from_way[1] ;
  wire \i_LRU[0] ;
  wire \i_LRU[0]_0 ;
  wire \i_LRU[0]_1 ;
  wire \i_LRU[0]_10 ;
  wire \i_LRU[0]_11 ;
  wire \i_LRU[0]_12 ;
  wire \i_LRU[0]_13 ;
  wire \i_LRU[0]_14 ;
  wire \i_LRU[0]_15 ;
  wire \i_LRU[0]_16 ;
  wire \i_LRU[0]_17 ;
  wire \i_LRU[0]_18 ;
  wire \i_LRU[0]_19 ;
  wire \i_LRU[0]_2 ;
  wire \i_LRU[0]_20 ;
  wire \i_LRU[0]_21 ;
  wire \i_LRU[0]_22 ;
  wire \i_LRU[0]_23 ;
  wire \i_LRU[0]_24 ;
  wire \i_LRU[0]_25 ;
  wire \i_LRU[0]_26 ;
  wire \i_LRU[0]_27 ;
  wire \i_LRU[0]_28 ;
  wire \i_LRU[0]_29 ;
  wire \i_LRU[0]_3 ;
  wire \i_LRU[0]_30 ;
  wire \i_LRU[0]_4 ;
  wire \i_LRU[0]_5 ;
  wire \i_LRU[0]_6 ;
  wire \i_LRU[0]_7 ;
  wire \i_LRU[0]_8 ;
  wire \i_LRU[0]_9 ;
  wire [1:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire i_rd_IBUF;
  wire \i_way[0] ;
  wire \i_way[0]_0 ;
  wire \i_way[0]_1 ;
  wire \i_way[0]_10 ;
  wire \i_way[0]_11 ;
  wire \i_way[0]_12 ;
  wire \i_way[0]_13 ;
  wire \i_way[0]_14 ;
  wire \i_way[0]_15 ;
  wire \i_way[0]_16 ;
  wire \i_way[0]_17 ;
  wire \i_way[0]_18 ;
  wire \i_way[0]_19 ;
  wire \i_way[0]_2 ;
  wire \i_way[0]_20 ;
  wire \i_way[0]_21 ;
  wire \i_way[0]_22 ;
  wire \i_way[0]_23 ;
  wire \i_way[0]_24 ;
  wire \i_way[0]_25 ;
  wire \i_way[0]_26 ;
  wire \i_way[0]_27 ;
  wire \i_way[0]_28 ;
  wire \i_way[0]_29 ;
  wire \i_way[0]_3 ;
  wire \i_way[0]_30 ;
  wire \i_way[0]_4 ;
  wire \i_way[0]_5 ;
  wire \i_way[0]_6 ;
  wire \i_way[0]_7 ;
  wire \i_way[0]_8 ;
  wire \i_way[0]_9 ;
  wire [3:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]\o_block_to_mem_reg[95]_i_1 ;
  wire [31:0]o_data;
  wire [31:0]\o_data_to_core_reg[31]_i_2_0 ;
  wire [31:0]\o_data_to_core_reg[31]_i_2_1 ;
  wire \o_data_to_core_reg[31]_i_7_n_2 ;
  wire [31:0]\output_column[2]_2 ;
  wire p_0_in__5;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD192 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\output_column[2]_2 [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__4
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[0]),
        .I3(i_offset_IBUF[1]),
        .I4(i_wr_IBUF),
        .O(p_0_in__5));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD193 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\output_column[2]_2 [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD194 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\output_column[2]_2 [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD195 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\output_column[2]_2 [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD196 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\output_column[2]_2 [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD197 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\output_column[2]_2 [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD198 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\output_column[2]_2 [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD199 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\output_column[2]_2 [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD200 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\output_column[2]_2 [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD201 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\output_column[2]_2 [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD202 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\output_column[2]_2 [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD203 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\output_column[2]_2 [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD204 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\output_column[2]_2 [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD205 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\output_column[2]_2 [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD206 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\output_column[2]_2 [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD207 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\output_column[2]_2 [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD208 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\output_column[2]_2 [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD209 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\output_column[2]_2 [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD210 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\output_column[2]_2 [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD211 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\output_column[2]_2 [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD212 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\output_column[2]_2 [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD213 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\output_column[2]_2 [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD214 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\output_column[2]_2 [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD215 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\output_column[2]_2 [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD216 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\output_column[2]_2 [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD217 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\output_column[2]_2 [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD218 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\output_column[2]_2 [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD219 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\output_column[2]_2 [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD220 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\output_column[2]_2 [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD221 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\output_column[2]_2 [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD222 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\output_column[2]_2 [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD223 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\output_column[2]_2 [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__5));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__5
       (.I0(i_way_IBUF[1]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[64]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [0]),
        .I3(\o_block_to_mem_reg[95]_i_1 [0]),
        .O(\i_LRU[0] ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[65]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [1]),
        .I3(\o_block_to_mem_reg[95]_i_1 [1]),
        .O(\i_LRU[0]_0 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[66]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [2]),
        .I3(\o_block_to_mem_reg[95]_i_1 [2]),
        .O(\i_LRU[0]_1 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[67]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [3]),
        .I3(\o_block_to_mem_reg[95]_i_1 [3]),
        .O(\i_LRU[0]_2 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[68]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [4]),
        .I3(\o_block_to_mem_reg[95]_i_1 [4]),
        .O(\i_LRU[0]_3 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[69]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [5]),
        .I3(\o_block_to_mem_reg[95]_i_1 [5]),
        .O(\i_LRU[0]_4 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[70]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [6]),
        .I3(\o_block_to_mem_reg[95]_i_1 [6]),
        .O(\i_LRU[0]_5 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[71]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [7]),
        .I3(\o_block_to_mem_reg[95]_i_1 [7]),
        .O(\i_LRU[0]_6 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[72]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [8]),
        .I3(\o_block_to_mem_reg[95]_i_1 [8]),
        .O(\i_LRU[0]_7 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[73]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [9]),
        .I3(\o_block_to_mem_reg[95]_i_1 [9]),
        .O(\i_LRU[0]_8 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[74]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [10]),
        .I3(\o_block_to_mem_reg[95]_i_1 [10]),
        .O(\i_LRU[0]_9 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[75]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [11]),
        .I3(\o_block_to_mem_reg[95]_i_1 [11]),
        .O(\i_LRU[0]_10 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[76]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [12]),
        .I3(\o_block_to_mem_reg[95]_i_1 [12]),
        .O(\i_LRU[0]_11 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[77]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [13]),
        .I3(\o_block_to_mem_reg[95]_i_1 [13]),
        .O(\i_LRU[0]_12 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[78]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [14]),
        .I3(\o_block_to_mem_reg[95]_i_1 [14]),
        .O(\i_LRU[0]_13 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[79]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [15]),
        .I3(\o_block_to_mem_reg[95]_i_1 [15]),
        .O(\i_LRU[0]_14 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[80]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [16]),
        .I3(\o_block_to_mem_reg[95]_i_1 [16]),
        .O(\i_LRU[0]_15 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[81]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [17]),
        .I3(\o_block_to_mem_reg[95]_i_1 [17]),
        .O(\i_LRU[0]_16 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[82]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [18]),
        .I3(\o_block_to_mem_reg[95]_i_1 [18]),
        .O(\i_LRU[0]_17 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[83]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [19]),
        .I3(\o_block_to_mem_reg[95]_i_1 [19]),
        .O(\i_LRU[0]_18 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[84]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [20]),
        .I3(\o_block_to_mem_reg[95]_i_1 [20]),
        .O(\i_LRU[0]_19 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[85]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [21]),
        .I3(\o_block_to_mem_reg[95]_i_1 [21]),
        .O(\i_LRU[0]_20 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[86]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [22]),
        .I3(\o_block_to_mem_reg[95]_i_1 [22]),
        .O(\i_LRU[0]_21 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[87]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [23]),
        .I3(\o_block_to_mem_reg[95]_i_1 [23]),
        .O(\i_LRU[0]_22 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[88]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [24]),
        .I3(\o_block_to_mem_reg[95]_i_1 [24]),
        .O(\i_LRU[0]_23 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[89]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [25]),
        .I3(\o_block_to_mem_reg[95]_i_1 [25]),
        .O(\i_LRU[0]_24 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[90]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [26]),
        .I3(\o_block_to_mem_reg[95]_i_1 [26]),
        .O(\i_LRU[0]_25 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[91]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [27]),
        .I3(\o_block_to_mem_reg[95]_i_1 [27]),
        .O(\i_LRU[0]_26 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[92]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [28]),
        .I3(\o_block_to_mem_reg[95]_i_1 [28]),
        .O(\i_LRU[0]_27 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[93]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [29]),
        .I3(\o_block_to_mem_reg[95]_i_1 [29]),
        .O(\i_LRU[0]_28 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[94]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [30]),
        .I3(\o_block_to_mem_reg[95]_i_1 [30]),
        .O(\i_LRU[0]_29 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[95]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(\output_column[2]_2 [31]),
        .I3(\o_block_to_mem_reg[95]_i_1 [31]),
        .O(\i_LRU[0]_30 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[0]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [0]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [0]),
        .O(\i_way[0]_30 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[0]_i_5 
       (.I0(\output_column[2]_2 [0]),
        .I1(o_data[0]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [0]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [0]),
        .O(\data_out_from_way[1] [0]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[10]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [10]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [10]),
        .O(\i_way[0]_20 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[10]_i_5 
       (.I0(\output_column[2]_2 [10]),
        .I1(o_data[10]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [10]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [10]),
        .O(\data_out_from_way[1] [10]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[11]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [11]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [11]),
        .O(\i_way[0]_19 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[11]_i_5 
       (.I0(\output_column[2]_2 [11]),
        .I1(o_data[11]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [11]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [11]),
        .O(\data_out_from_way[1] [11]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[12]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [12]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [12]),
        .O(\i_way[0]_18 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[12]_i_5 
       (.I0(\output_column[2]_2 [12]),
        .I1(o_data[12]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [12]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [12]),
        .O(\data_out_from_way[1] [12]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[13]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [13]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [13]),
        .O(\i_way[0]_17 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[13]_i_5 
       (.I0(\output_column[2]_2 [13]),
        .I1(o_data[13]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [13]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [13]),
        .O(\data_out_from_way[1] [13]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[14]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [14]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [14]),
        .O(\i_way[0]_16 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[14]_i_5 
       (.I0(\output_column[2]_2 [14]),
        .I1(o_data[14]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [14]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [14]),
        .O(\data_out_from_way[1] [14]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[15]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [15]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [15]),
        .O(\i_way[0]_15 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[15]_i_5 
       (.I0(\output_column[2]_2 [15]),
        .I1(o_data[15]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [15]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [15]),
        .O(\data_out_from_way[1] [15]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[16]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [16]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [16]),
        .O(\i_way[0]_14 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[16]_i_5 
       (.I0(\output_column[2]_2 [16]),
        .I1(o_data[16]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [16]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [16]),
        .O(\data_out_from_way[1] [16]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[17]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [17]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [17]),
        .O(\i_way[0]_13 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[17]_i_5 
       (.I0(\output_column[2]_2 [17]),
        .I1(o_data[17]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [17]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [17]),
        .O(\data_out_from_way[1] [17]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[18]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [18]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [18]),
        .O(\i_way[0]_12 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[18]_i_5 
       (.I0(\output_column[2]_2 [18]),
        .I1(o_data[18]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [18]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [18]),
        .O(\data_out_from_way[1] [18]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[19]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [19]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [19]),
        .O(\i_way[0]_11 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[19]_i_5 
       (.I0(\output_column[2]_2 [19]),
        .I1(o_data[19]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [19]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [19]),
        .O(\data_out_from_way[1] [19]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[1]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [1]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [1]),
        .O(\i_way[0]_29 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[1]_i_5 
       (.I0(\output_column[2]_2 [1]),
        .I1(o_data[1]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [1]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [1]),
        .O(\data_out_from_way[1] [1]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[20]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [20]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [20]),
        .O(\i_way[0]_10 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[20]_i_5 
       (.I0(\output_column[2]_2 [20]),
        .I1(o_data[20]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [20]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [20]),
        .O(\data_out_from_way[1] [20]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[21]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [21]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [21]),
        .O(\i_way[0]_9 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[21]_i_5 
       (.I0(\output_column[2]_2 [21]),
        .I1(o_data[21]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [21]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [21]),
        .O(\data_out_from_way[1] [21]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[22]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [22]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [22]),
        .O(\i_way[0]_8 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[22]_i_5 
       (.I0(\output_column[2]_2 [22]),
        .I1(o_data[22]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [22]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [22]),
        .O(\data_out_from_way[1] [22]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[23]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [23]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [23]),
        .O(\i_way[0]_7 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[23]_i_5 
       (.I0(\output_column[2]_2 [23]),
        .I1(o_data[23]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [23]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [23]),
        .O(\data_out_from_way[1] [23]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[24]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [24]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [24]),
        .O(\i_way[0]_6 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[24]_i_5 
       (.I0(\output_column[2]_2 [24]),
        .I1(o_data[24]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [24]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [24]),
        .O(\data_out_from_way[1] [24]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[25]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [25]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [25]),
        .O(\i_way[0]_5 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[25]_i_5 
       (.I0(\output_column[2]_2 [25]),
        .I1(o_data[25]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [25]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [25]),
        .O(\data_out_from_way[1] [25]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[26]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [26]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [26]),
        .O(\i_way[0]_4 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[26]_i_5 
       (.I0(\output_column[2]_2 [26]),
        .I1(o_data[26]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [26]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [26]),
        .O(\data_out_from_way[1] [26]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[27]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [27]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [27]),
        .O(\i_way[0]_3 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[27]_i_5 
       (.I0(\output_column[2]_2 [27]),
        .I1(o_data[27]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [27]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [27]),
        .O(\data_out_from_way[1] [27]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[28]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [28]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [28]),
        .O(\i_way[0]_2 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[28]_i_5 
       (.I0(\output_column[2]_2 [28]),
        .I1(o_data[28]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [28]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [28]),
        .O(\data_out_from_way[1] [28]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[29]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [29]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [29]),
        .O(\i_way[0]_1 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[29]_i_5 
       (.I0(\output_column[2]_2 [29]),
        .I1(o_data[29]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [29]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [29]),
        .O(\data_out_from_way[1] [29]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[2]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [2]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [2]),
        .O(\i_way[0]_28 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[2]_i_5 
       (.I0(\output_column[2]_2 [2]),
        .I1(o_data[2]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [2]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [2]),
        .O(\data_out_from_way[1] [2]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[30]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [30]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [30]),
        .O(\i_way[0]_0 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[30]_i_5 
       (.I0(\output_column[2]_2 [30]),
        .I1(o_data[30]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [30]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [30]),
        .O(\data_out_from_way[1] [30]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[31]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [31]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [31]),
        .O(\i_way[0] ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[31]_i_6 
       (.I0(\output_column[2]_2 [31]),
        .I1(o_data[31]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [31]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [31]),
        .O(\data_out_from_way[1] [31]));
  LUT5 #(
    .INIT(32'h0F000E00)) 
    \o_data_to_core_reg[31]_i_7 
       (.I0(i_way_IBUF[2]),
        .I1(i_way_IBUF[3]),
        .I2(i_way_IBUF[0]),
        .I3(i_rd_IBUF),
        .I4(i_way_IBUF[1]),
        .O(\o_data_to_core_reg[31]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[3]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [3]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [3]),
        .O(\i_way[0]_27 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[3]_i_5 
       (.I0(\output_column[2]_2 [3]),
        .I1(o_data[3]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [3]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [3]),
        .O(\data_out_from_way[1] [3]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[4]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [4]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [4]),
        .O(\i_way[0]_26 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[4]_i_5 
       (.I0(\output_column[2]_2 [4]),
        .I1(o_data[4]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [4]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [4]),
        .O(\data_out_from_way[1] [4]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[5]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [5]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [5]),
        .O(\i_way[0]_25 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[5]_i_5 
       (.I0(\output_column[2]_2 [5]),
        .I1(o_data[5]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [5]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [5]),
        .O(\data_out_from_way[1] [5]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[6]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [6]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [6]),
        .O(\i_way[0]_24 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[6]_i_5 
       (.I0(\output_column[2]_2 [6]),
        .I1(o_data[6]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [6]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [6]),
        .O(\data_out_from_way[1] [6]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[7]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [7]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [7]),
        .O(\i_way[0]_23 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[7]_i_5 
       (.I0(\output_column[2]_2 [7]),
        .I1(o_data[7]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [7]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [7]),
        .O(\data_out_from_way[1] [7]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[8]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [8]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [8]),
        .O(\i_way[0]_22 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[8]_i_5 
       (.I0(\output_column[2]_2 [8]),
        .I1(o_data[8]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [8]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [8]),
        .O(\data_out_from_way[1] [8]));
  LUT6 #(
    .INIT(64'h4000FFFF40004000)) 
    \o_data_to_core_reg[9]_i_2 
       (.I0(i_way_IBUF[0]),
        .I1(i_rd_IBUF),
        .I2(i_way_IBUF[1]),
        .I3(\data_out_from_way[1] [9]),
        .I4(\o_data_to_core_reg[31]_i_7_n_2 ),
        .I5(\data_out_from_way[0] [9]),
        .O(\i_way[0]_21 ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[9]_i_5 
       (.I0(\output_column[2]_2 [9]),
        .I1(o_data[9]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [9]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [9]),
        .O(\data_out_from_way[1] [9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_13
   (\i_LRU[0] ,
    o_data,
    \i_LRU[0]_0 ,
    \i_LRU[0]_1 ,
    \i_LRU[0]_2 ,
    \i_LRU[0]_3 ,
    \i_LRU[0]_4 ,
    \i_LRU[0]_5 ,
    \i_LRU[0]_6 ,
    \i_LRU[0]_7 ,
    \i_LRU[0]_8 ,
    \i_LRU[0]_9 ,
    \i_LRU[0]_10 ,
    \i_LRU[0]_11 ,
    \i_LRU[0]_12 ,
    \i_LRU[0]_13 ,
    \i_LRU[0]_14 ,
    \i_LRU[0]_15 ,
    \i_LRU[0]_16 ,
    \i_LRU[0]_17 ,
    \i_LRU[0]_18 ,
    \i_LRU[0]_19 ,
    \i_LRU[0]_20 ,
    \i_LRU[0]_21 ,
    \i_LRU[0]_22 ,
    \i_LRU[0]_23 ,
    \i_LRU[0]_24 ,
    \i_LRU[0]_25 ,
    \i_LRU[0]_26 ,
    \i_LRU[0]_27 ,
    \i_LRU[0]_28 ,
    \i_LRU[0]_29 ,
    \i_LRU[0]_30 ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    i_LRU_IBUF,
    \o_block_to_mem_reg[127]_i_1 ,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output \i_LRU[0] ;
  output [31:0]o_data;
  output \i_LRU[0]_0 ;
  output \i_LRU[0]_1 ;
  output \i_LRU[0]_2 ;
  output \i_LRU[0]_3 ;
  output \i_LRU[0]_4 ;
  output \i_LRU[0]_5 ;
  output \i_LRU[0]_6 ;
  output \i_LRU[0]_7 ;
  output \i_LRU[0]_8 ;
  output \i_LRU[0]_9 ;
  output \i_LRU[0]_10 ;
  output \i_LRU[0]_11 ;
  output \i_LRU[0]_12 ;
  output \i_LRU[0]_13 ;
  output \i_LRU[0]_14 ;
  output \i_LRU[0]_15 ;
  output \i_LRU[0]_16 ;
  output \i_LRU[0]_17 ;
  output \i_LRU[0]_18 ;
  output \i_LRU[0]_19 ;
  output \i_LRU[0]_20 ;
  output \i_LRU[0]_21 ;
  output \i_LRU[0]_22 ;
  output \i_LRU[0]_23 ;
  output \i_LRU[0]_24 ;
  output \i_LRU[0]_25 ;
  output \i_LRU[0]_26 ;
  output \i_LRU[0]_27 ;
  output \i_LRU[0]_28 ;
  output \i_LRU[0]_29 ;
  output \i_LRU[0]_30 ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input [1:0]i_LRU_IBUF;
  input [31:0]\o_block_to_mem_reg[127]_i_1 ;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire \i_LRU[0] ;
  wire \i_LRU[0]_0 ;
  wire \i_LRU[0]_1 ;
  wire \i_LRU[0]_10 ;
  wire \i_LRU[0]_11 ;
  wire \i_LRU[0]_12 ;
  wire \i_LRU[0]_13 ;
  wire \i_LRU[0]_14 ;
  wire \i_LRU[0]_15 ;
  wire \i_LRU[0]_16 ;
  wire \i_LRU[0]_17 ;
  wire \i_LRU[0]_18 ;
  wire \i_LRU[0]_19 ;
  wire \i_LRU[0]_2 ;
  wire \i_LRU[0]_20 ;
  wire \i_LRU[0]_21 ;
  wire \i_LRU[0]_22 ;
  wire \i_LRU[0]_23 ;
  wire \i_LRU[0]_24 ;
  wire \i_LRU[0]_25 ;
  wire \i_LRU[0]_26 ;
  wire \i_LRU[0]_27 ;
  wire \i_LRU[0]_28 ;
  wire \i_LRU[0]_29 ;
  wire \i_LRU[0]_3 ;
  wire \i_LRU[0]_30 ;
  wire \i_LRU[0]_4 ;
  wire \i_LRU[0]_5 ;
  wire \i_LRU[0]_6 ;
  wire \i_LRU[0]_7 ;
  wire \i_LRU[0]_8 ;
  wire \i_LRU[0]_9 ;
  wire [1:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]\o_block_to_mem_reg[127]_i_1 ;
  wire [31:0]o_data;
  wire p_0_in__6;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD224 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    data_mem_reg_0_7_0_0_i_2__3
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__6));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD225 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD226 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD227 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD228 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD229 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD230 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD231 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD232 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD233 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD234 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD235 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD236 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD237 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD238 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD239 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD240 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD241 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD242 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD243 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD244 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD245 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD246 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD247 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD248 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD249 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD250 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD251 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD252 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD253 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD254 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[1].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD255 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__6));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__6
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[100]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[4]),
        .I3(\o_block_to_mem_reg[127]_i_1 [4]),
        .O(\i_LRU[0]_3 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[101]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[5]),
        .I3(\o_block_to_mem_reg[127]_i_1 [5]),
        .O(\i_LRU[0]_4 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[102]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[6]),
        .I3(\o_block_to_mem_reg[127]_i_1 [6]),
        .O(\i_LRU[0]_5 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[103]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[7]),
        .I3(\o_block_to_mem_reg[127]_i_1 [7]),
        .O(\i_LRU[0]_6 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[104]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[8]),
        .I3(\o_block_to_mem_reg[127]_i_1 [8]),
        .O(\i_LRU[0]_7 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[105]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[9]),
        .I3(\o_block_to_mem_reg[127]_i_1 [9]),
        .O(\i_LRU[0]_8 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[106]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[10]),
        .I3(\o_block_to_mem_reg[127]_i_1 [10]),
        .O(\i_LRU[0]_9 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[107]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[11]),
        .I3(\o_block_to_mem_reg[127]_i_1 [11]),
        .O(\i_LRU[0]_10 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[108]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[12]),
        .I3(\o_block_to_mem_reg[127]_i_1 [12]),
        .O(\i_LRU[0]_11 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[109]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[13]),
        .I3(\o_block_to_mem_reg[127]_i_1 [13]),
        .O(\i_LRU[0]_12 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[110]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[14]),
        .I3(\o_block_to_mem_reg[127]_i_1 [14]),
        .O(\i_LRU[0]_13 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[111]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[15]),
        .I3(\o_block_to_mem_reg[127]_i_1 [15]),
        .O(\i_LRU[0]_14 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[112]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[16]),
        .I3(\o_block_to_mem_reg[127]_i_1 [16]),
        .O(\i_LRU[0]_15 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[113]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[17]),
        .I3(\o_block_to_mem_reg[127]_i_1 [17]),
        .O(\i_LRU[0]_16 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[114]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[18]),
        .I3(\o_block_to_mem_reg[127]_i_1 [18]),
        .O(\i_LRU[0]_17 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[115]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[19]),
        .I3(\o_block_to_mem_reg[127]_i_1 [19]),
        .O(\i_LRU[0]_18 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[116]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[20]),
        .I3(\o_block_to_mem_reg[127]_i_1 [20]),
        .O(\i_LRU[0]_19 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[117]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[21]),
        .I3(\o_block_to_mem_reg[127]_i_1 [21]),
        .O(\i_LRU[0]_20 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[118]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[22]),
        .I3(\o_block_to_mem_reg[127]_i_1 [22]),
        .O(\i_LRU[0]_21 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[119]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[23]),
        .I3(\o_block_to_mem_reg[127]_i_1 [23]),
        .O(\i_LRU[0]_22 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[120]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[24]),
        .I3(\o_block_to_mem_reg[127]_i_1 [24]),
        .O(\i_LRU[0]_23 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[121]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[25]),
        .I3(\o_block_to_mem_reg[127]_i_1 [25]),
        .O(\i_LRU[0]_24 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[122]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[26]),
        .I3(\o_block_to_mem_reg[127]_i_1 [26]),
        .O(\i_LRU[0]_25 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[123]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[27]),
        .I3(\o_block_to_mem_reg[127]_i_1 [27]),
        .O(\i_LRU[0]_26 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[124]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[28]),
        .I3(\o_block_to_mem_reg[127]_i_1 [28]),
        .O(\i_LRU[0]_27 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[125]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[29]),
        .I3(\o_block_to_mem_reg[127]_i_1 [29]),
        .O(\i_LRU[0]_28 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[126]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[30]),
        .I3(\o_block_to_mem_reg[127]_i_1 [30]),
        .O(\i_LRU[0]_29 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[127]_i_4 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[31]),
        .I3(\o_block_to_mem_reg[127]_i_1 [31]),
        .O(\i_LRU[0]_30 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[96]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[0]),
        .I3(\o_block_to_mem_reg[127]_i_1 [0]),
        .O(\i_LRU[0] ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[97]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[1]),
        .I3(\o_block_to_mem_reg[127]_i_1 [1]),
        .O(\i_LRU[0]_0 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[98]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[2]),
        .I3(\o_block_to_mem_reg[127]_i_1 [2]),
        .O(\i_LRU[0]_1 ));
  LUT4 #(
    .INIT(16'hEA40)) 
    \o_block_to_mem_reg[99]_i_2 
       (.I0(i_LRU_IBUF[0]),
        .I1(i_LRU_IBUF[1]),
        .I2(o_data[3]),
        .I3(\o_block_to_mem_reg[127]_i_1 [3]),
        .O(\i_LRU[0]_2 ));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_14
   (\i_index[0] ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\i_index[0] ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire p_0_in;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_UNIQ_BASE_ data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\i_index[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h888A8888)) 
    data_mem_reg_0_7_0_0_i_2__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD1 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\i_index[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD2 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\i_index[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD3 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\i_index[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD4 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\i_index[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD5 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\i_index[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD6 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\i_index[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD7 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\i_index[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD8 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\i_index[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD9 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\i_index[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD10 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\i_index[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD11 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\i_index[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD12 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\i_index[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD13 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\i_index[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD14 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\i_index[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD15 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\i_index[0] [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD16 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\i_index[0] [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD17 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\i_index[0] [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD18 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\i_index[0] [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD19 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\i_index[0] [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD20 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\i_index[0] [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD21 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\i_index[0] [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD22 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\i_index[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD23 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\i_index[0] [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD24 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\i_index[0] [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD25 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\i_index[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD26 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\i_index[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD27 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\i_index[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD28 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\i_index[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD29 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\i_index[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD30 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\i_index[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD31 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\i_index[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_15
   (\i_index[0] ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\i_index[0] ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire p_0_in__0;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD32 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\i_index[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__0));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD33 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\i_index[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD34 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\i_index[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD35 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\i_index[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD36 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\i_index[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD37 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\i_index[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD38 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\i_index[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD39 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\i_index[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD40 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\i_index[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD41 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\i_index[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD42 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\i_index[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD43 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\i_index[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD44 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\i_index[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD45 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\i_index[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD46 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\i_index[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD47 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\i_index[0] [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD48 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\i_index[0] [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD49 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\i_index[0] [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD50 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\i_index[0] [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD51 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\i_index[0] [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD52 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\i_index[0] [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD53 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\i_index[0] [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD54 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\i_index[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD55 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\i_index[0] [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD56 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\i_index[0] [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD57 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\i_index[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD58 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\i_index[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD59 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\i_index[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD60 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\i_index[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD61 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\i_index[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD62 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\i_index[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD63 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\i_index[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__0));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_16
   (\data_out_from_way[0] ,
    o_data,
    \o_data_to_core_reg[31]_i_2 ,
    \o_data_to_core_reg[31]_i_2_0 ,
    i_offset_IBUF,
    \o_data_to_core_reg[31]_i_2_1 ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\data_out_from_way[0] ;
  output [31:0]o_data;
  input [31:0]\o_data_to_core_reg[31]_i_2 ;
  input [31:0]\o_data_to_core_reg[31]_i_2_0 ;
  input [1:0]i_offset_IBUF;
  input [31:0]\o_data_to_core_reg[31]_i_2_1 ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[0] ;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]o_data;
  wire [31:0]\o_data_to_core_reg[31]_i_2 ;
  wire [31:0]\o_data_to_core_reg[31]_i_2_0 ;
  wire [31:0]\o_data_to_core_reg[31]_i_2_1 ;
  wire p_0_in__1;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD64 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__0
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[0]),
        .I3(i_offset_IBUF[1]),
        .I4(i_wr_IBUF),
        .O(p_0_in__1));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD65 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD66 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD67 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD68 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD69 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD70 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD71 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD72 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD73 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD74 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD75 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD76 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD77 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD78 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD79 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD80 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD81 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD82 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD83 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD84 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD85 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD86 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD87 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD88 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD89 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD90 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD91 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD92 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD93 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD94 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD95 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__1));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__1
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[0]_i_6 
       (.I0(o_data[0]),
        .I1(\o_data_to_core_reg[31]_i_2 [0]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [0]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [0]),
        .O(\data_out_from_way[0] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[10]_i_6 
       (.I0(o_data[10]),
        .I1(\o_data_to_core_reg[31]_i_2 [10]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [10]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [10]),
        .O(\data_out_from_way[0] [10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[11]_i_6 
       (.I0(o_data[11]),
        .I1(\o_data_to_core_reg[31]_i_2 [11]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [11]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [11]),
        .O(\data_out_from_way[0] [11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[12]_i_6 
       (.I0(o_data[12]),
        .I1(\o_data_to_core_reg[31]_i_2 [12]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [12]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [12]),
        .O(\data_out_from_way[0] [12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[13]_i_6 
       (.I0(o_data[13]),
        .I1(\o_data_to_core_reg[31]_i_2 [13]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [13]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [13]),
        .O(\data_out_from_way[0] [13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[14]_i_6 
       (.I0(o_data[14]),
        .I1(\o_data_to_core_reg[31]_i_2 [14]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [14]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [14]),
        .O(\data_out_from_way[0] [14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[15]_i_6 
       (.I0(o_data[15]),
        .I1(\o_data_to_core_reg[31]_i_2 [15]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [15]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [15]),
        .O(\data_out_from_way[0] [15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[16]_i_6 
       (.I0(o_data[16]),
        .I1(\o_data_to_core_reg[31]_i_2 [16]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [16]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [16]),
        .O(\data_out_from_way[0] [16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[17]_i_6 
       (.I0(o_data[17]),
        .I1(\o_data_to_core_reg[31]_i_2 [17]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [17]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [17]),
        .O(\data_out_from_way[0] [17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[18]_i_6 
       (.I0(o_data[18]),
        .I1(\o_data_to_core_reg[31]_i_2 [18]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [18]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [18]),
        .O(\data_out_from_way[0] [18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[19]_i_6 
       (.I0(o_data[19]),
        .I1(\o_data_to_core_reg[31]_i_2 [19]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [19]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [19]),
        .O(\data_out_from_way[0] [19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[1]_i_6 
       (.I0(o_data[1]),
        .I1(\o_data_to_core_reg[31]_i_2 [1]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [1]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [1]),
        .O(\data_out_from_way[0] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[20]_i_6 
       (.I0(o_data[20]),
        .I1(\o_data_to_core_reg[31]_i_2 [20]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [20]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [20]),
        .O(\data_out_from_way[0] [20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[21]_i_6 
       (.I0(o_data[21]),
        .I1(\o_data_to_core_reg[31]_i_2 [21]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [21]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [21]),
        .O(\data_out_from_way[0] [21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[22]_i_6 
       (.I0(o_data[22]),
        .I1(\o_data_to_core_reg[31]_i_2 [22]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [22]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [22]),
        .O(\data_out_from_way[0] [22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[23]_i_6 
       (.I0(o_data[23]),
        .I1(\o_data_to_core_reg[31]_i_2 [23]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [23]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [23]),
        .O(\data_out_from_way[0] [23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[24]_i_6 
       (.I0(o_data[24]),
        .I1(\o_data_to_core_reg[31]_i_2 [24]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [24]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [24]),
        .O(\data_out_from_way[0] [24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[25]_i_6 
       (.I0(o_data[25]),
        .I1(\o_data_to_core_reg[31]_i_2 [25]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [25]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [25]),
        .O(\data_out_from_way[0] [25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[26]_i_6 
       (.I0(o_data[26]),
        .I1(\o_data_to_core_reg[31]_i_2 [26]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [26]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [26]),
        .O(\data_out_from_way[0] [26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[27]_i_6 
       (.I0(o_data[27]),
        .I1(\o_data_to_core_reg[31]_i_2 [27]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [27]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [27]),
        .O(\data_out_from_way[0] [27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[28]_i_6 
       (.I0(o_data[28]),
        .I1(\o_data_to_core_reg[31]_i_2 [28]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [28]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [28]),
        .O(\data_out_from_way[0] [28]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[29]_i_6 
       (.I0(o_data[29]),
        .I1(\o_data_to_core_reg[31]_i_2 [29]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [29]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [29]),
        .O(\data_out_from_way[0] [29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[2]_i_6 
       (.I0(o_data[2]),
        .I1(\o_data_to_core_reg[31]_i_2 [2]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [2]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [2]),
        .O(\data_out_from_way[0] [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[30]_i_6 
       (.I0(o_data[30]),
        .I1(\o_data_to_core_reg[31]_i_2 [30]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [30]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [30]),
        .O(\data_out_from_way[0] [30]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[31]_i_8 
       (.I0(o_data[31]),
        .I1(\o_data_to_core_reg[31]_i_2 [31]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [31]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [31]),
        .O(\data_out_from_way[0] [31]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[3]_i_6 
       (.I0(o_data[3]),
        .I1(\o_data_to_core_reg[31]_i_2 [3]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [3]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [3]),
        .O(\data_out_from_way[0] [3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[4]_i_6 
       (.I0(o_data[4]),
        .I1(\o_data_to_core_reg[31]_i_2 [4]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [4]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [4]),
        .O(\data_out_from_way[0] [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[5]_i_6 
       (.I0(o_data[5]),
        .I1(\o_data_to_core_reg[31]_i_2 [5]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [5]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [5]),
        .O(\data_out_from_way[0] [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[6]_i_6 
       (.I0(o_data[6]),
        .I1(\o_data_to_core_reg[31]_i_2 [6]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [6]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [6]),
        .O(\data_out_from_way[0] [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[7]_i_6 
       (.I0(o_data[7]),
        .I1(\o_data_to_core_reg[31]_i_2 [7]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [7]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [7]),
        .O(\data_out_from_way[0] [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[8]_i_6 
       (.I0(o_data[8]),
        .I1(\o_data_to_core_reg[31]_i_2 [8]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [8]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [8]),
        .O(\data_out_from_way[0] [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[9]_i_6 
       (.I0(o_data[9]),
        .I1(\o_data_to_core_reg[31]_i_2 [9]),
        .I2(\o_data_to_core_reg[31]_i_2_0 [9]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_2_1 [9]),
        .O(\data_out_from_way[0] [9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_17
   (\i_index[0] ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\i_index[0] ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire p_0_in__2;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD96 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\i_index[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    data_mem_reg_0_7_0_0_i_2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__2));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD97 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\i_index[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD98 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\i_index[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD99 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\i_index[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD100 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\i_index[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD101 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\i_index[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD102 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\i_index[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD103 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\i_index[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD104 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\i_index[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD105 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\i_index[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD106 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\i_index[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD107 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\i_index[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD108 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\i_index[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD109 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\i_index[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD110 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\i_index[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD111 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\i_index[0] [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD112 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\i_index[0] [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD113 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\i_index[0] [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD114 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\i_index[0] [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD115 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\i_index[0] [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD116 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\i_index[0] [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD117 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\i_index[0] [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD118 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\i_index[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD119 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\i_index[0] [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD120 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\i_index[0] [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD121 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\i_index[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD122 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\i_index[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD123 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\i_index[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD124 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\i_index[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD125 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\i_index[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD126 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\i_index[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[0].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD127 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\i_index[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__2));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__2
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_3
   (\i_index[0] ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\i_index[0] ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire p_0_in__12;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD416 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\i_index[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__13
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__12));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD417 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\i_index[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD418 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\i_index[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD419 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\i_index[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD420 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\i_index[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD421 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\i_index[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD422 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\i_index[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD423 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\i_index[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD424 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\i_index[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD425 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\i_index[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD426 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\i_index[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD427 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\i_index[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD428 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\i_index[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD429 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\i_index[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD430 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\i_index[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD431 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\i_index[0] [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD432 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\i_index[0] [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD433 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\i_index[0] [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD434 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\i_index[0] [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD435 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\i_index[0] [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD436 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\i_index[0] [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD437 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\i_index[0] [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD438 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\i_index[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD439 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\i_index[0] [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD440 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\i_index[0] [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD441 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\i_index[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD442 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\i_index[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD443 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\i_index[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD444 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\i_index[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD445 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\i_index[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD446 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\i_index[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD447 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\i_index[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__12));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__12
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_4
   (D,
    \i_index[0] ,
    o_data_to_core1,
    \o_data_to_core_reg[0] ,
    o_data,
    \o_data_to_core_reg[0]_0 ,
    \o_data_to_core_reg[1] ,
    \o_data_to_core_reg[1]_0 ,
    \o_data_to_core_reg[2] ,
    \o_data_to_core_reg[2]_0 ,
    \o_data_to_core_reg[3] ,
    \o_data_to_core_reg[3]_0 ,
    \o_data_to_core_reg[4] ,
    \o_data_to_core_reg[4]_0 ,
    \o_data_to_core_reg[5] ,
    \o_data_to_core_reg[5]_0 ,
    \o_data_to_core_reg[6] ,
    \o_data_to_core_reg[6]_0 ,
    \o_data_to_core_reg[7] ,
    \o_data_to_core_reg[7]_0 ,
    \o_data_to_core_reg[8] ,
    \o_data_to_core_reg[8]_0 ,
    \o_data_to_core_reg[9] ,
    \o_data_to_core_reg[9]_0 ,
    \o_data_to_core_reg[10] ,
    \o_data_to_core_reg[10]_0 ,
    \o_data_to_core_reg[11] ,
    \o_data_to_core_reg[11]_0 ,
    \o_data_to_core_reg[12] ,
    \o_data_to_core_reg[12]_0 ,
    \o_data_to_core_reg[13] ,
    \o_data_to_core_reg[13]_0 ,
    \o_data_to_core_reg[14] ,
    \o_data_to_core_reg[14]_0 ,
    \o_data_to_core_reg[15] ,
    \o_data_to_core_reg[15]_0 ,
    \o_data_to_core_reg[16] ,
    \o_data_to_core_reg[16]_0 ,
    \o_data_to_core_reg[17] ,
    \o_data_to_core_reg[17]_0 ,
    \o_data_to_core_reg[18] ,
    \o_data_to_core_reg[18]_0 ,
    \o_data_to_core_reg[19] ,
    \o_data_to_core_reg[19]_0 ,
    \o_data_to_core_reg[20] ,
    \o_data_to_core_reg[20]_0 ,
    \o_data_to_core_reg[21] ,
    \o_data_to_core_reg[21]_0 ,
    \o_data_to_core_reg[22] ,
    \o_data_to_core_reg[22]_0 ,
    \o_data_to_core_reg[23] ,
    \o_data_to_core_reg[23]_0 ,
    \o_data_to_core_reg[24] ,
    \o_data_to_core_reg[24]_0 ,
    \o_data_to_core_reg[25] ,
    \o_data_to_core_reg[25]_0 ,
    \o_data_to_core_reg[26] ,
    \o_data_to_core_reg[26]_0 ,
    \o_data_to_core_reg[27] ,
    \o_data_to_core_reg[27]_0 ,
    \o_data_to_core_reg[28] ,
    \o_data_to_core_reg[28]_0 ,
    \o_data_to_core_reg[29] ,
    \o_data_to_core_reg[29]_0 ,
    \o_data_to_core_reg[30] ,
    \o_data_to_core_reg[30]_0 ,
    \o_data_to_core_reg[31] ,
    \o_data_to_core_reg[31]_0 ,
    i_way_IBUF,
    i_rd_IBUF,
    i_offset_IBUF,
    \o_data_to_core_reg[31]_i_1_0 ,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]D;
  output [31:0]\i_index[0] ;
  output o_data_to_core1;
  input \o_data_to_core_reg[0] ;
  input [31:0]o_data;
  input \o_data_to_core_reg[0]_0 ;
  input \o_data_to_core_reg[1] ;
  input \o_data_to_core_reg[1]_0 ;
  input \o_data_to_core_reg[2] ;
  input \o_data_to_core_reg[2]_0 ;
  input \o_data_to_core_reg[3] ;
  input \o_data_to_core_reg[3]_0 ;
  input \o_data_to_core_reg[4] ;
  input \o_data_to_core_reg[4]_0 ;
  input \o_data_to_core_reg[5] ;
  input \o_data_to_core_reg[5]_0 ;
  input \o_data_to_core_reg[6] ;
  input \o_data_to_core_reg[6]_0 ;
  input \o_data_to_core_reg[7] ;
  input \o_data_to_core_reg[7]_0 ;
  input \o_data_to_core_reg[8] ;
  input \o_data_to_core_reg[8]_0 ;
  input \o_data_to_core_reg[9] ;
  input \o_data_to_core_reg[9]_0 ;
  input \o_data_to_core_reg[10] ;
  input \o_data_to_core_reg[10]_0 ;
  input \o_data_to_core_reg[11] ;
  input \o_data_to_core_reg[11]_0 ;
  input \o_data_to_core_reg[12] ;
  input \o_data_to_core_reg[12]_0 ;
  input \o_data_to_core_reg[13] ;
  input \o_data_to_core_reg[13]_0 ;
  input \o_data_to_core_reg[14] ;
  input \o_data_to_core_reg[14]_0 ;
  input \o_data_to_core_reg[15] ;
  input \o_data_to_core_reg[15]_0 ;
  input \o_data_to_core_reg[16] ;
  input \o_data_to_core_reg[16]_0 ;
  input \o_data_to_core_reg[17] ;
  input \o_data_to_core_reg[17]_0 ;
  input \o_data_to_core_reg[18] ;
  input \o_data_to_core_reg[18]_0 ;
  input \o_data_to_core_reg[19] ;
  input \o_data_to_core_reg[19]_0 ;
  input \o_data_to_core_reg[20] ;
  input \o_data_to_core_reg[20]_0 ;
  input \o_data_to_core_reg[21] ;
  input \o_data_to_core_reg[21]_0 ;
  input \o_data_to_core_reg[22] ;
  input \o_data_to_core_reg[22]_0 ;
  input \o_data_to_core_reg[23] ;
  input \o_data_to_core_reg[23]_0 ;
  input \o_data_to_core_reg[24] ;
  input \o_data_to_core_reg[24]_0 ;
  input \o_data_to_core_reg[25] ;
  input \o_data_to_core_reg[25]_0 ;
  input \o_data_to_core_reg[26] ;
  input \o_data_to_core_reg[26]_0 ;
  input \o_data_to_core_reg[27] ;
  input \o_data_to_core_reg[27]_0 ;
  input \o_data_to_core_reg[28] ;
  input \o_data_to_core_reg[28]_0 ;
  input \o_data_to_core_reg[29] ;
  input \o_data_to_core_reg[29]_0 ;
  input \o_data_to_core_reg[30] ;
  input \o_data_to_core_reg[30]_0 ;
  input \o_data_to_core_reg[31] ;
  input \o_data_to_core_reg[31]_0 ;
  input [3:0]i_way_IBUF;
  input i_rd_IBUF;
  input [1:0]i_offset_IBUF;
  input [31:0]\o_data_to_core_reg[31]_i_1_0 ;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire [31:0]D;
  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire i_rd_IBUF;
  wire [3:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]o_data;
  wire o_data_to_core1;
  wire \o_data_to_core_reg[0] ;
  wire \o_data_to_core_reg[0]_0 ;
  wire \o_data_to_core_reg[0]_i_3_n_2 ;
  wire \o_data_to_core_reg[10] ;
  wire \o_data_to_core_reg[10]_0 ;
  wire \o_data_to_core_reg[10]_i_3_n_2 ;
  wire \o_data_to_core_reg[11] ;
  wire \o_data_to_core_reg[11]_0 ;
  wire \o_data_to_core_reg[11]_i_3_n_2 ;
  wire \o_data_to_core_reg[12] ;
  wire \o_data_to_core_reg[12]_0 ;
  wire \o_data_to_core_reg[12]_i_3_n_2 ;
  wire \o_data_to_core_reg[13] ;
  wire \o_data_to_core_reg[13]_0 ;
  wire \o_data_to_core_reg[13]_i_3_n_2 ;
  wire \o_data_to_core_reg[14] ;
  wire \o_data_to_core_reg[14]_0 ;
  wire \o_data_to_core_reg[14]_i_3_n_2 ;
  wire \o_data_to_core_reg[15] ;
  wire \o_data_to_core_reg[15]_0 ;
  wire \o_data_to_core_reg[15]_i_3_n_2 ;
  wire \o_data_to_core_reg[16] ;
  wire \o_data_to_core_reg[16]_0 ;
  wire \o_data_to_core_reg[16]_i_3_n_2 ;
  wire \o_data_to_core_reg[17] ;
  wire \o_data_to_core_reg[17]_0 ;
  wire \o_data_to_core_reg[17]_i_3_n_2 ;
  wire \o_data_to_core_reg[18] ;
  wire \o_data_to_core_reg[18]_0 ;
  wire \o_data_to_core_reg[18]_i_3_n_2 ;
  wire \o_data_to_core_reg[19] ;
  wire \o_data_to_core_reg[19]_0 ;
  wire \o_data_to_core_reg[19]_i_3_n_2 ;
  wire \o_data_to_core_reg[1] ;
  wire \o_data_to_core_reg[1]_0 ;
  wire \o_data_to_core_reg[1]_i_3_n_2 ;
  wire \o_data_to_core_reg[20] ;
  wire \o_data_to_core_reg[20]_0 ;
  wire \o_data_to_core_reg[20]_i_3_n_2 ;
  wire \o_data_to_core_reg[21] ;
  wire \o_data_to_core_reg[21]_0 ;
  wire \o_data_to_core_reg[21]_i_3_n_2 ;
  wire \o_data_to_core_reg[22] ;
  wire \o_data_to_core_reg[22]_0 ;
  wire \o_data_to_core_reg[22]_i_3_n_2 ;
  wire \o_data_to_core_reg[23] ;
  wire \o_data_to_core_reg[23]_0 ;
  wire \o_data_to_core_reg[23]_i_3_n_2 ;
  wire \o_data_to_core_reg[24] ;
  wire \o_data_to_core_reg[24]_0 ;
  wire \o_data_to_core_reg[24]_i_3_n_2 ;
  wire \o_data_to_core_reg[25] ;
  wire \o_data_to_core_reg[25]_0 ;
  wire \o_data_to_core_reg[25]_i_3_n_2 ;
  wire \o_data_to_core_reg[26] ;
  wire \o_data_to_core_reg[26]_0 ;
  wire \o_data_to_core_reg[26]_i_3_n_2 ;
  wire \o_data_to_core_reg[27] ;
  wire \o_data_to_core_reg[27]_0 ;
  wire \o_data_to_core_reg[27]_i_3_n_2 ;
  wire \o_data_to_core_reg[28] ;
  wire \o_data_to_core_reg[28]_0 ;
  wire \o_data_to_core_reg[28]_i_3_n_2 ;
  wire \o_data_to_core_reg[29] ;
  wire \o_data_to_core_reg[29]_0 ;
  wire \o_data_to_core_reg[29]_i_3_n_2 ;
  wire \o_data_to_core_reg[2] ;
  wire \o_data_to_core_reg[2]_0 ;
  wire \o_data_to_core_reg[2]_i_3_n_2 ;
  wire \o_data_to_core_reg[30] ;
  wire \o_data_to_core_reg[30]_0 ;
  wire \o_data_to_core_reg[30]_i_3_n_2 ;
  wire \o_data_to_core_reg[31] ;
  wire \o_data_to_core_reg[31]_0 ;
  wire \o_data_to_core_reg[31]_i_10_n_2 ;
  wire [31:0]\o_data_to_core_reg[31]_i_1_0 ;
  wire \o_data_to_core_reg[31]_i_3_n_2 ;
  wire \o_data_to_core_reg[31]_i_4_n_2 ;
  wire \o_data_to_core_reg[3] ;
  wire \o_data_to_core_reg[3]_0 ;
  wire \o_data_to_core_reg[3]_i_3_n_2 ;
  wire \o_data_to_core_reg[4] ;
  wire \o_data_to_core_reg[4]_0 ;
  wire \o_data_to_core_reg[4]_i_3_n_2 ;
  wire \o_data_to_core_reg[5] ;
  wire \o_data_to_core_reg[5]_0 ;
  wire \o_data_to_core_reg[5]_i_3_n_2 ;
  wire \o_data_to_core_reg[6] ;
  wire \o_data_to_core_reg[6]_0 ;
  wire \o_data_to_core_reg[6]_i_3_n_2 ;
  wire \o_data_to_core_reg[7] ;
  wire \o_data_to_core_reg[7]_0 ;
  wire \o_data_to_core_reg[7]_i_3_n_2 ;
  wire \o_data_to_core_reg[8] ;
  wire \o_data_to_core_reg[8]_0 ;
  wire \o_data_to_core_reg[8]_i_3_n_2 ;
  wire \o_data_to_core_reg[9] ;
  wire \o_data_to_core_reg[9]_0 ;
  wire \o_data_to_core_reg[9]_i_3_n_2 ;
  wire p_0_in__13;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD448 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\i_index[0] [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__12
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[0]),
        .I3(i_offset_IBUF[1]),
        .I4(i_wr_IBUF),
        .O(p_0_in__13));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD449 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\i_index[0] [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD450 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\i_index[0] [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD451 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\i_index[0] [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD452 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\i_index[0] [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD453 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\i_index[0] [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD454 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\i_index[0] [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD455 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\i_index[0] [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD456 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\i_index[0] [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD457 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\i_index[0] [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD458 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\i_index[0] [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD459 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\i_index[0] [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD460 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\i_index[0] [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD461 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\i_index[0] [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD462 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\i_index[0] [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD463 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\i_index[0] [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD464 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\i_index[0] [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD465 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\i_index[0] [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD466 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\i_index[0] [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD467 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\i_index[0] [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD468 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\i_index[0] [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD469 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\i_index[0] [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD470 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\i_index[0] [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD471 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\i_index[0] [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD472 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\i_index[0] [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD473 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\i_index[0] [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD474 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\i_index[0] [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD475 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\i_index[0] [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD476 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\i_index[0] [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD477 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\i_index[0] [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD478 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\i_index[0] [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD479 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\i_index[0] [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__13));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__13
       (.I0(i_way_IBUF[3]),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[0]_i_1 
       (.I0(\o_data_to_core_reg[0] ),
        .I1(\o_data_to_core_reg[0]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[0]),
        .I4(\o_data_to_core_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[0]_i_3 
       (.I0(\i_index[0] [0]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [0]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[0]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[10]_i_1 
       (.I0(\o_data_to_core_reg[10] ),
        .I1(\o_data_to_core_reg[10]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[10]),
        .I4(\o_data_to_core_reg[10]_0 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[10]_i_3 
       (.I0(\i_index[0] [10]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [10]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[10]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[11]_i_1 
       (.I0(\o_data_to_core_reg[11] ),
        .I1(\o_data_to_core_reg[11]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[11]),
        .I4(\o_data_to_core_reg[11]_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[11]_i_3 
       (.I0(\i_index[0] [11]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [11]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[11]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[12]_i_1 
       (.I0(\o_data_to_core_reg[12] ),
        .I1(\o_data_to_core_reg[12]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[12]),
        .I4(\o_data_to_core_reg[12]_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[12]_i_3 
       (.I0(\i_index[0] [12]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [12]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[12]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[13]_i_1 
       (.I0(\o_data_to_core_reg[13] ),
        .I1(\o_data_to_core_reg[13]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[13]),
        .I4(\o_data_to_core_reg[13]_0 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[13]_i_3 
       (.I0(\i_index[0] [13]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [13]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[13]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[14]_i_1 
       (.I0(\o_data_to_core_reg[14] ),
        .I1(\o_data_to_core_reg[14]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[14]),
        .I4(\o_data_to_core_reg[14]_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[14]_i_3 
       (.I0(\i_index[0] [14]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [14]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[14]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[15]_i_1 
       (.I0(\o_data_to_core_reg[15] ),
        .I1(\o_data_to_core_reg[15]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[15]),
        .I4(\o_data_to_core_reg[15]_0 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[15]_i_3 
       (.I0(\i_index[0] [15]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [15]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[15]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[16]_i_1 
       (.I0(\o_data_to_core_reg[16] ),
        .I1(\o_data_to_core_reg[16]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[16]),
        .I4(\o_data_to_core_reg[16]_0 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[16]_i_3 
       (.I0(\i_index[0] [16]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [16]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[16]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[17]_i_1 
       (.I0(\o_data_to_core_reg[17] ),
        .I1(\o_data_to_core_reg[17]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[17]),
        .I4(\o_data_to_core_reg[17]_0 ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[17]_i_3 
       (.I0(\i_index[0] [17]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [17]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[17]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[18]_i_1 
       (.I0(\o_data_to_core_reg[18] ),
        .I1(\o_data_to_core_reg[18]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[18]),
        .I4(\o_data_to_core_reg[18]_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[18]_i_3 
       (.I0(\i_index[0] [18]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [18]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[18]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[19]_i_1 
       (.I0(\o_data_to_core_reg[19] ),
        .I1(\o_data_to_core_reg[19]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[19]),
        .I4(\o_data_to_core_reg[19]_0 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[19]_i_3 
       (.I0(\i_index[0] [19]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [19]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[19]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[1]_i_1 
       (.I0(\o_data_to_core_reg[1] ),
        .I1(\o_data_to_core_reg[1]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[1]),
        .I4(\o_data_to_core_reg[1]_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[1]_i_3 
       (.I0(\i_index[0] [1]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [1]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[1]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[20]_i_1 
       (.I0(\o_data_to_core_reg[20] ),
        .I1(\o_data_to_core_reg[20]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[20]),
        .I4(\o_data_to_core_reg[20]_0 ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[20]_i_3 
       (.I0(\i_index[0] [20]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [20]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[20]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[21]_i_1 
       (.I0(\o_data_to_core_reg[21] ),
        .I1(\o_data_to_core_reg[21]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[21]),
        .I4(\o_data_to_core_reg[21]_0 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[21]_i_3 
       (.I0(\i_index[0] [21]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [21]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[21]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[22]_i_1 
       (.I0(\o_data_to_core_reg[22] ),
        .I1(\o_data_to_core_reg[22]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[22]),
        .I4(\o_data_to_core_reg[22]_0 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[22]_i_3 
       (.I0(\i_index[0] [22]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [22]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[22]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[23]_i_1 
       (.I0(\o_data_to_core_reg[23] ),
        .I1(\o_data_to_core_reg[23]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[23]),
        .I4(\o_data_to_core_reg[23]_0 ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[23]_i_3 
       (.I0(\i_index[0] [23]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [23]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[23]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[24]_i_1 
       (.I0(\o_data_to_core_reg[24] ),
        .I1(\o_data_to_core_reg[24]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[24]),
        .I4(\o_data_to_core_reg[24]_0 ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[24]_i_3 
       (.I0(\i_index[0] [24]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [24]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[24]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[25]_i_1 
       (.I0(\o_data_to_core_reg[25] ),
        .I1(\o_data_to_core_reg[25]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[25]),
        .I4(\o_data_to_core_reg[25]_0 ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[25]_i_3 
       (.I0(\i_index[0] [25]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [25]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[25]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[26]_i_1 
       (.I0(\o_data_to_core_reg[26] ),
        .I1(\o_data_to_core_reg[26]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[26]),
        .I4(\o_data_to_core_reg[26]_0 ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[26]_i_3 
       (.I0(\i_index[0] [26]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [26]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[26]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[27]_i_1 
       (.I0(\o_data_to_core_reg[27] ),
        .I1(\o_data_to_core_reg[27]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[27]),
        .I4(\o_data_to_core_reg[27]_0 ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[27]_i_3 
       (.I0(\i_index[0] [27]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [27]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[27]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[28]_i_1 
       (.I0(\o_data_to_core_reg[28] ),
        .I1(\o_data_to_core_reg[28]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[28]),
        .I4(\o_data_to_core_reg[28]_0 ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[28]_i_3 
       (.I0(\i_index[0] [28]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [28]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[28]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[29]_i_1 
       (.I0(\o_data_to_core_reg[29] ),
        .I1(\o_data_to_core_reg[29]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[29]),
        .I4(\o_data_to_core_reg[29]_0 ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[29]_i_3 
       (.I0(\i_index[0] [29]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [29]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[29]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[2]_i_1 
       (.I0(\o_data_to_core_reg[2] ),
        .I1(\o_data_to_core_reg[2]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[2]),
        .I4(\o_data_to_core_reg[2]_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[2]_i_3 
       (.I0(\i_index[0] [2]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [2]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[2]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[30]_i_1 
       (.I0(\o_data_to_core_reg[30] ),
        .I1(\o_data_to_core_reg[30]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[30]),
        .I4(\o_data_to_core_reg[30]_0 ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[30]_i_3 
       (.I0(\i_index[0] [30]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [30]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[30]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[31]_i_1 
       (.I0(\o_data_to_core_reg[31] ),
        .I1(\o_data_to_core_reg[31]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[31]),
        .I4(\o_data_to_core_reg[31]_0 ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \o_data_to_core_reg[31]_i_10 
       (.I0(i_offset_IBUF[0]),
        .I1(i_offset_IBUF[1]),
        .O(\o_data_to_core_reg[31]_i_10_n_2 ));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[31]_i_3 
       (.I0(\i_index[0] [31]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [31]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[31]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \o_data_to_core_reg[31]_i_4 
       (.I0(\o_data_to_core_reg[31]_i_10_n_2 ),
        .I1(i_way_IBUF[2]),
        .I2(i_way_IBUF[0]),
        .I3(i_rd_IBUF),
        .I4(i_way_IBUF[1]),
        .I5(i_way_IBUF[3]),
        .O(\o_data_to_core_reg[31]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \o_data_to_core_reg[31]_i_9 
       (.I0(i_way_IBUF[3]),
        .I1(i_way_IBUF[1]),
        .I2(i_rd_IBUF),
        .I3(i_way_IBUF[0]),
        .I4(i_way_IBUF[2]),
        .O(o_data_to_core1));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[3]_i_1 
       (.I0(\o_data_to_core_reg[3] ),
        .I1(\o_data_to_core_reg[3]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[3]),
        .I4(\o_data_to_core_reg[3]_0 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[3]_i_3 
       (.I0(\i_index[0] [3]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [3]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[4]_i_1 
       (.I0(\o_data_to_core_reg[4] ),
        .I1(\o_data_to_core_reg[4]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[4]),
        .I4(\o_data_to_core_reg[4]_0 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[4]_i_3 
       (.I0(\i_index[0] [4]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [4]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[5]_i_1 
       (.I0(\o_data_to_core_reg[5] ),
        .I1(\o_data_to_core_reg[5]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[5]),
        .I4(\o_data_to_core_reg[5]_0 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[5]_i_3 
       (.I0(\i_index[0] [5]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [5]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[5]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[6]_i_1 
       (.I0(\o_data_to_core_reg[6] ),
        .I1(\o_data_to_core_reg[6]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[6]),
        .I4(\o_data_to_core_reg[6]_0 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[6]_i_3 
       (.I0(\i_index[0] [6]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [6]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[6]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[7]_i_1 
       (.I0(\o_data_to_core_reg[7] ),
        .I1(\o_data_to_core_reg[7]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[7]),
        .I4(\o_data_to_core_reg[7]_0 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[7]_i_3 
       (.I0(\i_index[0] [7]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [7]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[8]_i_1 
       (.I0(\o_data_to_core_reg[8] ),
        .I1(\o_data_to_core_reg[8]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[8]),
        .I4(\o_data_to_core_reg[8]_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[8]_i_3 
       (.I0(\i_index[0] [8]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [8]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \o_data_to_core_reg[9]_i_1 
       (.I0(\o_data_to_core_reg[9] ),
        .I1(\o_data_to_core_reg[9]_i_3_n_2 ),
        .I2(\o_data_to_core_reg[31]_i_4_n_2 ),
        .I3(o_data[9]),
        .I4(\o_data_to_core_reg[9]_0 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00C0A000)) 
    \o_data_to_core_reg[9]_i_3 
       (.I0(\i_index[0] [9]),
        .I1(\o_data_to_core_reg[31]_i_1_0 [9]),
        .I2(o_data_to_core1),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .O(\o_data_to_core_reg[9]_i_3_n_2 ));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_5
   (o_data,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]o_data;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]o_data;
  wire p_0_in__14;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD480 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    data_mem_reg_0_7_0_0_i_2__11
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__14));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD481 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD482 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD483 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD484 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD485 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD486 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD487 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD488 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD489 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD490 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD491 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD492 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD493 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD494 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD495 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD496 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD497 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD498 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD499 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD500 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD501 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD502 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD503 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD504 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD505 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD506 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD507 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD508 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD509 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD510 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[3].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD511 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__14));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__14
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_6
   (D,
    o_data,
    \o_block_to_mem_reg[31] ,
    \o_block_to_mem_reg[31]_0 ,
    \o_block_to_mem_reg[31]_1 ,
    \o_block_to_mem_reg[0] ,
    \o_block_to_mem_reg[1] ,
    \o_block_to_mem_reg[2] ,
    \o_block_to_mem_reg[3] ,
    \o_block_to_mem_reg[4] ,
    \o_block_to_mem_reg[5] ,
    \o_block_to_mem_reg[6] ,
    \o_block_to_mem_reg[7] ,
    \o_block_to_mem_reg[8] ,
    \o_block_to_mem_reg[9] ,
    \o_block_to_mem_reg[10] ,
    \o_block_to_mem_reg[11] ,
    \o_block_to_mem_reg[12] ,
    \o_block_to_mem_reg[13] ,
    \o_block_to_mem_reg[14] ,
    \o_block_to_mem_reg[15] ,
    \o_block_to_mem_reg[16] ,
    \o_block_to_mem_reg[17] ,
    \o_block_to_mem_reg[18] ,
    \o_block_to_mem_reg[19] ,
    \o_block_to_mem_reg[20] ,
    \o_block_to_mem_reg[21] ,
    \o_block_to_mem_reg[22] ,
    \o_block_to_mem_reg[23] ,
    \o_block_to_mem_reg[24] ,
    \o_block_to_mem_reg[25] ,
    \o_block_to_mem_reg[26] ,
    \o_block_to_mem_reg[27] ,
    \o_block_to_mem_reg[28] ,
    \o_block_to_mem_reg[29] ,
    \o_block_to_mem_reg[30] ,
    \o_block_to_mem_reg[31]_2 ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]D;
  output [31:0]o_data;
  input \o_block_to_mem_reg[31] ;
  input \o_block_to_mem_reg[31]_0 ;
  input [31:0]\o_block_to_mem_reg[31]_1 ;
  input \o_block_to_mem_reg[0] ;
  input \o_block_to_mem_reg[1] ;
  input \o_block_to_mem_reg[2] ;
  input \o_block_to_mem_reg[3] ;
  input \o_block_to_mem_reg[4] ;
  input \o_block_to_mem_reg[5] ;
  input \o_block_to_mem_reg[6] ;
  input \o_block_to_mem_reg[7] ;
  input \o_block_to_mem_reg[8] ;
  input \o_block_to_mem_reg[9] ;
  input \o_block_to_mem_reg[10] ;
  input \o_block_to_mem_reg[11] ;
  input \o_block_to_mem_reg[12] ;
  input \o_block_to_mem_reg[13] ;
  input \o_block_to_mem_reg[14] ;
  input \o_block_to_mem_reg[15] ;
  input \o_block_to_mem_reg[16] ;
  input \o_block_to_mem_reg[17] ;
  input \o_block_to_mem_reg[18] ;
  input \o_block_to_mem_reg[19] ;
  input \o_block_to_mem_reg[20] ;
  input \o_block_to_mem_reg[21] ;
  input \o_block_to_mem_reg[22] ;
  input \o_block_to_mem_reg[23] ;
  input \o_block_to_mem_reg[24] ;
  input \o_block_to_mem_reg[25] ;
  input \o_block_to_mem_reg[26] ;
  input \o_block_to_mem_reg[27] ;
  input \o_block_to_mem_reg[28] ;
  input \o_block_to_mem_reg[29] ;
  input \o_block_to_mem_reg[30] ;
  input \o_block_to_mem_reg[31]_2 ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire [31:0]D;
  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire \o_block_to_mem_reg[0] ;
  wire \o_block_to_mem_reg[10] ;
  wire \o_block_to_mem_reg[11] ;
  wire \o_block_to_mem_reg[12] ;
  wire \o_block_to_mem_reg[13] ;
  wire \o_block_to_mem_reg[14] ;
  wire \o_block_to_mem_reg[15] ;
  wire \o_block_to_mem_reg[16] ;
  wire \o_block_to_mem_reg[17] ;
  wire \o_block_to_mem_reg[18] ;
  wire \o_block_to_mem_reg[19] ;
  wire \o_block_to_mem_reg[1] ;
  wire \o_block_to_mem_reg[20] ;
  wire \o_block_to_mem_reg[21] ;
  wire \o_block_to_mem_reg[22] ;
  wire \o_block_to_mem_reg[23] ;
  wire \o_block_to_mem_reg[24] ;
  wire \o_block_to_mem_reg[25] ;
  wire \o_block_to_mem_reg[26] ;
  wire \o_block_to_mem_reg[27] ;
  wire \o_block_to_mem_reg[28] ;
  wire \o_block_to_mem_reg[29] ;
  wire \o_block_to_mem_reg[2] ;
  wire \o_block_to_mem_reg[30] ;
  wire \o_block_to_mem_reg[31] ;
  wire \o_block_to_mem_reg[31]_0 ;
  wire [31:0]\o_block_to_mem_reg[31]_1 ;
  wire \o_block_to_mem_reg[31]_2 ;
  wire \o_block_to_mem_reg[3] ;
  wire \o_block_to_mem_reg[4] ;
  wire \o_block_to_mem_reg[5] ;
  wire \o_block_to_mem_reg[6] ;
  wire \o_block_to_mem_reg[7] ;
  wire \o_block_to_mem_reg[8] ;
  wire \o_block_to_mem_reg[9] ;
  wire [31:0]o_data;
  wire p_0_in__7;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD256 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h888A8888)) 
    data_mem_reg_0_7_0_0_i_2__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__7));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD257 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD258 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD259 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD260 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD261 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD262 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD263 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD264 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD265 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD266 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD267 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD268 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD269 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD270 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD271 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD272 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD273 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD274 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD275 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD276 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD277 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD278 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD279 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD280 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD281 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD282 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD283 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD284 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD285 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD286 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[0].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD287 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__7));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[0]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[0]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [0]),
        .I4(\o_block_to_mem_reg[0] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[10]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[10]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [10]),
        .I4(\o_block_to_mem_reg[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[11]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[11]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [11]),
        .I4(\o_block_to_mem_reg[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[12]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[12]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [12]),
        .I4(\o_block_to_mem_reg[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[13]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[13]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [13]),
        .I4(\o_block_to_mem_reg[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[14]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[14]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [14]),
        .I4(\o_block_to_mem_reg[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[15]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[15]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [15]),
        .I4(\o_block_to_mem_reg[15] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[16]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[16]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [16]),
        .I4(\o_block_to_mem_reg[16] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[17]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[17]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [17]),
        .I4(\o_block_to_mem_reg[17] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[18]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[18]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [18]),
        .I4(\o_block_to_mem_reg[18] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[19]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[19]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [19]),
        .I4(\o_block_to_mem_reg[19] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[1]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[1]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [1]),
        .I4(\o_block_to_mem_reg[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[20]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[20]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [20]),
        .I4(\o_block_to_mem_reg[20] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[21]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[21]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [21]),
        .I4(\o_block_to_mem_reg[21] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[22]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[22]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [22]),
        .I4(\o_block_to_mem_reg[22] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[23]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[23]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [23]),
        .I4(\o_block_to_mem_reg[23] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[24]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[24]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [24]),
        .I4(\o_block_to_mem_reg[24] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[25]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[25]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [25]),
        .I4(\o_block_to_mem_reg[25] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[26]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[26]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [26]),
        .I4(\o_block_to_mem_reg[26] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[27]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[27]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [27]),
        .I4(\o_block_to_mem_reg[27] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[28]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[28]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [28]),
        .I4(\o_block_to_mem_reg[28] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[29]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[29]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [29]),
        .I4(\o_block_to_mem_reg[29] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[2]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[2]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [2]),
        .I4(\o_block_to_mem_reg[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[30]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[30]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [30]),
        .I4(\o_block_to_mem_reg[30] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[31]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[31]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [31]),
        .I4(\o_block_to_mem_reg[31]_2 ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[3]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[3]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [3]),
        .I4(\o_block_to_mem_reg[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[4]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[4]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [4]),
        .I4(\o_block_to_mem_reg[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[5]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[5]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [5]),
        .I4(\o_block_to_mem_reg[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[6]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[6]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [6]),
        .I4(\o_block_to_mem_reg[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[7]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[7]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [7]),
        .I4(\o_block_to_mem_reg[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[8]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[8]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [8]),
        .I4(\o_block_to_mem_reg[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[9]_i_1 
       (.I0(\o_block_to_mem_reg[31] ),
        .I1(o_data[9]),
        .I2(\o_block_to_mem_reg[31]_0 ),
        .I3(\o_block_to_mem_reg[31]_1 [9]),
        .I4(\o_block_to_mem_reg[9] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_7
   (D,
    o_data,
    \o_block_to_mem_reg[63] ,
    \o_block_to_mem_reg[63]_0 ,
    \o_block_to_mem_reg[63]_1 ,
    \o_block_to_mem_reg[32] ,
    \o_block_to_mem_reg[33] ,
    \o_block_to_mem_reg[34] ,
    \o_block_to_mem_reg[35] ,
    \o_block_to_mem_reg[36] ,
    \o_block_to_mem_reg[37] ,
    \o_block_to_mem_reg[38] ,
    \o_block_to_mem_reg[39] ,
    \o_block_to_mem_reg[40] ,
    \o_block_to_mem_reg[41] ,
    \o_block_to_mem_reg[42] ,
    \o_block_to_mem_reg[43] ,
    \o_block_to_mem_reg[44] ,
    \o_block_to_mem_reg[45] ,
    \o_block_to_mem_reg[46] ,
    \o_block_to_mem_reg[47] ,
    \o_block_to_mem_reg[48] ,
    \o_block_to_mem_reg[49] ,
    \o_block_to_mem_reg[50] ,
    \o_block_to_mem_reg[51] ,
    \o_block_to_mem_reg[52] ,
    \o_block_to_mem_reg[53] ,
    \o_block_to_mem_reg[54] ,
    \o_block_to_mem_reg[55] ,
    \o_block_to_mem_reg[56] ,
    \o_block_to_mem_reg[57] ,
    \o_block_to_mem_reg[58] ,
    \o_block_to_mem_reg[59] ,
    \o_block_to_mem_reg[60] ,
    \o_block_to_mem_reg[61] ,
    \o_block_to_mem_reg[62] ,
    \o_block_to_mem_reg[63]_2 ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]D;
  output [31:0]o_data;
  input \o_block_to_mem_reg[63] ;
  input \o_block_to_mem_reg[63]_0 ;
  input [31:0]\o_block_to_mem_reg[63]_1 ;
  input \o_block_to_mem_reg[32] ;
  input \o_block_to_mem_reg[33] ;
  input \o_block_to_mem_reg[34] ;
  input \o_block_to_mem_reg[35] ;
  input \o_block_to_mem_reg[36] ;
  input \o_block_to_mem_reg[37] ;
  input \o_block_to_mem_reg[38] ;
  input \o_block_to_mem_reg[39] ;
  input \o_block_to_mem_reg[40] ;
  input \o_block_to_mem_reg[41] ;
  input \o_block_to_mem_reg[42] ;
  input \o_block_to_mem_reg[43] ;
  input \o_block_to_mem_reg[44] ;
  input \o_block_to_mem_reg[45] ;
  input \o_block_to_mem_reg[46] ;
  input \o_block_to_mem_reg[47] ;
  input \o_block_to_mem_reg[48] ;
  input \o_block_to_mem_reg[49] ;
  input \o_block_to_mem_reg[50] ;
  input \o_block_to_mem_reg[51] ;
  input \o_block_to_mem_reg[52] ;
  input \o_block_to_mem_reg[53] ;
  input \o_block_to_mem_reg[54] ;
  input \o_block_to_mem_reg[55] ;
  input \o_block_to_mem_reg[56] ;
  input \o_block_to_mem_reg[57] ;
  input \o_block_to_mem_reg[58] ;
  input \o_block_to_mem_reg[59] ;
  input \o_block_to_mem_reg[60] ;
  input \o_block_to_mem_reg[61] ;
  input \o_block_to_mem_reg[62] ;
  input \o_block_to_mem_reg[63]_2 ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire [31:0]D;
  wire clk_IBUF_BUFG;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire \o_block_to_mem_reg[32] ;
  wire \o_block_to_mem_reg[33] ;
  wire \o_block_to_mem_reg[34] ;
  wire \o_block_to_mem_reg[35] ;
  wire \o_block_to_mem_reg[36] ;
  wire \o_block_to_mem_reg[37] ;
  wire \o_block_to_mem_reg[38] ;
  wire \o_block_to_mem_reg[39] ;
  wire \o_block_to_mem_reg[40] ;
  wire \o_block_to_mem_reg[41] ;
  wire \o_block_to_mem_reg[42] ;
  wire \o_block_to_mem_reg[43] ;
  wire \o_block_to_mem_reg[44] ;
  wire \o_block_to_mem_reg[45] ;
  wire \o_block_to_mem_reg[46] ;
  wire \o_block_to_mem_reg[47] ;
  wire \o_block_to_mem_reg[48] ;
  wire \o_block_to_mem_reg[49] ;
  wire \o_block_to_mem_reg[50] ;
  wire \o_block_to_mem_reg[51] ;
  wire \o_block_to_mem_reg[52] ;
  wire \o_block_to_mem_reg[53] ;
  wire \o_block_to_mem_reg[54] ;
  wire \o_block_to_mem_reg[55] ;
  wire \o_block_to_mem_reg[56] ;
  wire \o_block_to_mem_reg[57] ;
  wire \o_block_to_mem_reg[58] ;
  wire \o_block_to_mem_reg[59] ;
  wire \o_block_to_mem_reg[60] ;
  wire \o_block_to_mem_reg[61] ;
  wire \o_block_to_mem_reg[62] ;
  wire \o_block_to_mem_reg[63] ;
  wire \o_block_to_mem_reg[63]_0 ;
  wire [31:0]\o_block_to_mem_reg[63]_1 ;
  wire \o_block_to_mem_reg[63]_2 ;
  wire [31:0]o_data;
  wire p_0_in__8;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD288 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__8));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD289 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD290 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD291 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD292 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD293 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD294 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD295 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD296 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD297 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD298 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD299 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD300 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD301 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD302 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD303 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD304 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD305 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD306 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD307 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD308 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD309 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD310 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD311 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD312 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD313 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD314 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD315 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD316 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD317 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD318 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[1].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD319 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__8));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[32]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[0]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [0]),
        .I4(\o_block_to_mem_reg[32] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[33]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[1]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [1]),
        .I4(\o_block_to_mem_reg[33] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[34]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[2]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [2]),
        .I4(\o_block_to_mem_reg[34] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[35]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[3]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [3]),
        .I4(\o_block_to_mem_reg[35] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[36]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[4]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [4]),
        .I4(\o_block_to_mem_reg[36] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[37]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[5]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [5]),
        .I4(\o_block_to_mem_reg[37] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[38]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[6]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [6]),
        .I4(\o_block_to_mem_reg[38] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[39]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[7]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [7]),
        .I4(\o_block_to_mem_reg[39] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[40]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[8]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [8]),
        .I4(\o_block_to_mem_reg[40] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[41]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[9]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [9]),
        .I4(\o_block_to_mem_reg[41] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[42]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[10]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [10]),
        .I4(\o_block_to_mem_reg[42] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[43]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[11]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [11]),
        .I4(\o_block_to_mem_reg[43] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[44]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[12]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [12]),
        .I4(\o_block_to_mem_reg[44] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[45]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[13]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [13]),
        .I4(\o_block_to_mem_reg[45] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[46]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[14]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [14]),
        .I4(\o_block_to_mem_reg[46] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[47]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[15]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [15]),
        .I4(\o_block_to_mem_reg[47] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[48]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[16]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [16]),
        .I4(\o_block_to_mem_reg[48] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[49]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[17]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [17]),
        .I4(\o_block_to_mem_reg[49] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[50]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[18]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [18]),
        .I4(\o_block_to_mem_reg[50] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[51]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[19]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [19]),
        .I4(\o_block_to_mem_reg[51] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[52]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[20]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [20]),
        .I4(\o_block_to_mem_reg[52] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[53]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[21]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [21]),
        .I4(\o_block_to_mem_reg[53] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[54]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[22]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [22]),
        .I4(\o_block_to_mem_reg[54] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[55]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[23]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [23]),
        .I4(\o_block_to_mem_reg[55] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[56]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[24]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [24]),
        .I4(\o_block_to_mem_reg[56] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[57]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[25]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [25]),
        .I4(\o_block_to_mem_reg[57] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[58]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[26]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [26]),
        .I4(\o_block_to_mem_reg[58] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[59]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[27]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [27]),
        .I4(\o_block_to_mem_reg[59] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[60]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[28]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [28]),
        .I4(\o_block_to_mem_reg[60] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[61]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[29]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [29]),
        .I4(\o_block_to_mem_reg[61] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[62]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[30]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [30]),
        .I4(\o_block_to_mem_reg[62] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[63]_i_1 
       (.I0(\o_block_to_mem_reg[63] ),
        .I1(o_data[31]),
        .I2(\o_block_to_mem_reg[63]_0 ),
        .I3(\o_block_to_mem_reg[63]_1 [31]),
        .I4(\o_block_to_mem_reg[63]_2 ),
        .O(D[31]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_8
   (\data_out_from_way[2] ,
    D,
    o_data,
    \o_data_to_core_reg[31]_i_5 ,
    i_offset_IBUF,
    \o_data_to_core_reg[31]_i_5_0 ,
    \o_block_to_mem_reg[95] ,
    \o_block_to_mem_reg[95]_0 ,
    \o_block_to_mem_reg[95]_1 ,
    \o_block_to_mem_reg[64] ,
    \o_block_to_mem_reg[65] ,
    \o_block_to_mem_reg[66] ,
    \o_block_to_mem_reg[67] ,
    \o_block_to_mem_reg[68] ,
    \o_block_to_mem_reg[69] ,
    \o_block_to_mem_reg[70] ,
    \o_block_to_mem_reg[71] ,
    \o_block_to_mem_reg[72] ,
    \o_block_to_mem_reg[73] ,
    \o_block_to_mem_reg[74] ,
    \o_block_to_mem_reg[75] ,
    \o_block_to_mem_reg[76] ,
    \o_block_to_mem_reg[77] ,
    \o_block_to_mem_reg[78] ,
    \o_block_to_mem_reg[79] ,
    \o_block_to_mem_reg[80] ,
    \o_block_to_mem_reg[81] ,
    \o_block_to_mem_reg[82] ,
    \o_block_to_mem_reg[83] ,
    \o_block_to_mem_reg[84] ,
    \o_block_to_mem_reg[85] ,
    \o_block_to_mem_reg[86] ,
    \o_block_to_mem_reg[87] ,
    \o_block_to_mem_reg[88] ,
    \o_block_to_mem_reg[89] ,
    \o_block_to_mem_reg[90] ,
    \o_block_to_mem_reg[91] ,
    \o_block_to_mem_reg[92] ,
    \o_block_to_mem_reg[93] ,
    \o_block_to_mem_reg[94] ,
    \o_block_to_mem_reg[95]_2 ,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\data_out_from_way[2] ;
  output [31:0]D;
  input [31:0]o_data;
  input [31:0]\o_data_to_core_reg[31]_i_5 ;
  input [1:0]i_offset_IBUF;
  input [31:0]\o_data_to_core_reg[31]_i_5_0 ;
  input \o_block_to_mem_reg[95] ;
  input \o_block_to_mem_reg[95]_0 ;
  input [31:0]\o_block_to_mem_reg[95]_1 ;
  input \o_block_to_mem_reg[64] ;
  input \o_block_to_mem_reg[65] ;
  input \o_block_to_mem_reg[66] ;
  input \o_block_to_mem_reg[67] ;
  input \o_block_to_mem_reg[68] ;
  input \o_block_to_mem_reg[69] ;
  input \o_block_to_mem_reg[70] ;
  input \o_block_to_mem_reg[71] ;
  input \o_block_to_mem_reg[72] ;
  input \o_block_to_mem_reg[73] ;
  input \o_block_to_mem_reg[74] ;
  input \o_block_to_mem_reg[75] ;
  input \o_block_to_mem_reg[76] ;
  input \o_block_to_mem_reg[77] ;
  input \o_block_to_mem_reg[78] ;
  input \o_block_to_mem_reg[79] ;
  input \o_block_to_mem_reg[80] ;
  input \o_block_to_mem_reg[81] ;
  input \o_block_to_mem_reg[82] ;
  input \o_block_to_mem_reg[83] ;
  input \o_block_to_mem_reg[84] ;
  input \o_block_to_mem_reg[85] ;
  input \o_block_to_mem_reg[86] ;
  input \o_block_to_mem_reg[87] ;
  input \o_block_to_mem_reg[88] ;
  input \o_block_to_mem_reg[89] ;
  input \o_block_to_mem_reg[90] ;
  input \o_block_to_mem_reg[91] ;
  input \o_block_to_mem_reg[92] ;
  input \o_block_to_mem_reg[93] ;
  input \o_block_to_mem_reg[94] ;
  input \o_block_to_mem_reg[95]_2 ;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire [31:0]D;
  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[2] ;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire \o_block_to_mem_reg[64] ;
  wire \o_block_to_mem_reg[65] ;
  wire \o_block_to_mem_reg[66] ;
  wire \o_block_to_mem_reg[67] ;
  wire \o_block_to_mem_reg[68] ;
  wire \o_block_to_mem_reg[69] ;
  wire \o_block_to_mem_reg[70] ;
  wire \o_block_to_mem_reg[71] ;
  wire \o_block_to_mem_reg[72] ;
  wire \o_block_to_mem_reg[73] ;
  wire \o_block_to_mem_reg[74] ;
  wire \o_block_to_mem_reg[75] ;
  wire \o_block_to_mem_reg[76] ;
  wire \o_block_to_mem_reg[77] ;
  wire \o_block_to_mem_reg[78] ;
  wire \o_block_to_mem_reg[79] ;
  wire \o_block_to_mem_reg[80] ;
  wire \o_block_to_mem_reg[81] ;
  wire \o_block_to_mem_reg[82] ;
  wire \o_block_to_mem_reg[83] ;
  wire \o_block_to_mem_reg[84] ;
  wire \o_block_to_mem_reg[85] ;
  wire \o_block_to_mem_reg[86] ;
  wire \o_block_to_mem_reg[87] ;
  wire \o_block_to_mem_reg[88] ;
  wire \o_block_to_mem_reg[89] ;
  wire \o_block_to_mem_reg[90] ;
  wire \o_block_to_mem_reg[91] ;
  wire \o_block_to_mem_reg[92] ;
  wire \o_block_to_mem_reg[93] ;
  wire \o_block_to_mem_reg[94] ;
  wire \o_block_to_mem_reg[95] ;
  wire \o_block_to_mem_reg[95]_0 ;
  wire [31:0]\o_block_to_mem_reg[95]_1 ;
  wire \o_block_to_mem_reg[95]_2 ;
  wire [31:0]o_data;
  wire [31:0]\o_data_to_core_reg[31]_i_5 ;
  wire [31:0]\o_data_to_core_reg[31]_i_5_0 ;
  wire [31:0]\output_column[2]_2 ;
  wire p_0_in__9;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD320 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(\output_column[2]_2 [0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h8A888888)) 
    data_mem_reg_0_7_0_0_i_2__8
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[0]),
        .I3(i_offset_IBUF[1]),
        .I4(i_wr_IBUF),
        .O(p_0_in__9));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD321 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(\output_column[2]_2 [10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD322 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(\output_column[2]_2 [11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD323 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(\output_column[2]_2 [12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD324 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(\output_column[2]_2 [13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD325 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(\output_column[2]_2 [14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD326 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(\output_column[2]_2 [15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD327 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(\output_column[2]_2 [16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD328 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(\output_column[2]_2 [17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD329 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(\output_column[2]_2 [18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD330 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(\output_column[2]_2 [19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD331 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(\output_column[2]_2 [1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD332 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(\output_column[2]_2 [20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD333 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(\output_column[2]_2 [21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD334 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(\output_column[2]_2 [22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD335 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(\output_column[2]_2 [23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD336 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(\output_column[2]_2 [24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD337 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(\output_column[2]_2 [25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD338 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(\output_column[2]_2 [26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD339 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(\output_column[2]_2 [27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD340 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(\output_column[2]_2 [28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD341 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(\output_column[2]_2 [29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD342 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(\output_column[2]_2 [2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD343 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(\output_column[2]_2 [30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD344 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(\output_column[2]_2 [31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD345 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(\output_column[2]_2 [3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD346 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(\output_column[2]_2 [4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD347 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(\output_column[2]_2 [5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD348 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(\output_column[2]_2 [6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD349 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(\output_column[2]_2 [7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD350 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(\output_column[2]_2 [8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[2].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD351 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(\output_column[2]_2 [9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__9));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__9
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[64]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [0]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [0]),
        .I4(\o_block_to_mem_reg[64] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[65]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [1]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [1]),
        .I4(\o_block_to_mem_reg[65] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[66]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [2]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [2]),
        .I4(\o_block_to_mem_reg[66] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[67]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [3]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [3]),
        .I4(\o_block_to_mem_reg[67] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[68]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [4]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [4]),
        .I4(\o_block_to_mem_reg[68] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[69]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [5]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [5]),
        .I4(\o_block_to_mem_reg[69] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[70]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [6]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [6]),
        .I4(\o_block_to_mem_reg[70] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[71]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [7]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [7]),
        .I4(\o_block_to_mem_reg[71] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[72]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [8]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [8]),
        .I4(\o_block_to_mem_reg[72] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[73]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [9]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [9]),
        .I4(\o_block_to_mem_reg[73] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[74]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [10]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [10]),
        .I4(\o_block_to_mem_reg[74] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[75]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [11]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [11]),
        .I4(\o_block_to_mem_reg[75] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[76]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [12]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [12]),
        .I4(\o_block_to_mem_reg[76] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[77]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [13]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [13]),
        .I4(\o_block_to_mem_reg[77] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[78]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [14]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [14]),
        .I4(\o_block_to_mem_reg[78] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[79]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [15]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [15]),
        .I4(\o_block_to_mem_reg[79] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[80]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [16]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [16]),
        .I4(\o_block_to_mem_reg[80] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[81]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [17]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [17]),
        .I4(\o_block_to_mem_reg[81] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[82]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [18]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [18]),
        .I4(\o_block_to_mem_reg[82] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[83]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [19]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [19]),
        .I4(\o_block_to_mem_reg[83] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[84]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [20]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [20]),
        .I4(\o_block_to_mem_reg[84] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[85]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [21]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [21]),
        .I4(\o_block_to_mem_reg[85] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[86]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [22]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [22]),
        .I4(\o_block_to_mem_reg[86] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[87]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [23]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [23]),
        .I4(\o_block_to_mem_reg[87] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[88]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [24]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [24]),
        .I4(\o_block_to_mem_reg[88] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[89]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [25]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [25]),
        .I4(\o_block_to_mem_reg[89] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[90]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [26]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [26]),
        .I4(\o_block_to_mem_reg[90] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[91]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [27]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [27]),
        .I4(\o_block_to_mem_reg[91] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[92]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [28]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [28]),
        .I4(\o_block_to_mem_reg[92] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[93]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [29]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [29]),
        .I4(\o_block_to_mem_reg[93] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[94]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [30]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [30]),
        .I4(\o_block_to_mem_reg[94] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[95]_i_1 
       (.I0(\o_block_to_mem_reg[95] ),
        .I1(\output_column[2]_2 [31]),
        .I2(\o_block_to_mem_reg[95]_0 ),
        .I3(\o_block_to_mem_reg[95]_1 [31]),
        .I4(\o_block_to_mem_reg[95]_2 ),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[0]_i_7 
       (.I0(\output_column[2]_2 [0]),
        .I1(o_data[0]),
        .I2(\o_data_to_core_reg[31]_i_5 [0]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [0]),
        .O(\data_out_from_way[2] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[10]_i_7 
       (.I0(\output_column[2]_2 [10]),
        .I1(o_data[10]),
        .I2(\o_data_to_core_reg[31]_i_5 [10]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [10]),
        .O(\data_out_from_way[2] [10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[11]_i_7 
       (.I0(\output_column[2]_2 [11]),
        .I1(o_data[11]),
        .I2(\o_data_to_core_reg[31]_i_5 [11]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [11]),
        .O(\data_out_from_way[2] [11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[12]_i_7 
       (.I0(\output_column[2]_2 [12]),
        .I1(o_data[12]),
        .I2(\o_data_to_core_reg[31]_i_5 [12]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [12]),
        .O(\data_out_from_way[2] [12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[13]_i_7 
       (.I0(\output_column[2]_2 [13]),
        .I1(o_data[13]),
        .I2(\o_data_to_core_reg[31]_i_5 [13]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [13]),
        .O(\data_out_from_way[2] [13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[14]_i_7 
       (.I0(\output_column[2]_2 [14]),
        .I1(o_data[14]),
        .I2(\o_data_to_core_reg[31]_i_5 [14]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [14]),
        .O(\data_out_from_way[2] [14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[15]_i_7 
       (.I0(\output_column[2]_2 [15]),
        .I1(o_data[15]),
        .I2(\o_data_to_core_reg[31]_i_5 [15]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [15]),
        .O(\data_out_from_way[2] [15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[16]_i_7 
       (.I0(\output_column[2]_2 [16]),
        .I1(o_data[16]),
        .I2(\o_data_to_core_reg[31]_i_5 [16]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [16]),
        .O(\data_out_from_way[2] [16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[17]_i_7 
       (.I0(\output_column[2]_2 [17]),
        .I1(o_data[17]),
        .I2(\o_data_to_core_reg[31]_i_5 [17]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [17]),
        .O(\data_out_from_way[2] [17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[18]_i_7 
       (.I0(\output_column[2]_2 [18]),
        .I1(o_data[18]),
        .I2(\o_data_to_core_reg[31]_i_5 [18]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [18]),
        .O(\data_out_from_way[2] [18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[19]_i_7 
       (.I0(\output_column[2]_2 [19]),
        .I1(o_data[19]),
        .I2(\o_data_to_core_reg[31]_i_5 [19]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [19]),
        .O(\data_out_from_way[2] [19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[1]_i_7 
       (.I0(\output_column[2]_2 [1]),
        .I1(o_data[1]),
        .I2(\o_data_to_core_reg[31]_i_5 [1]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [1]),
        .O(\data_out_from_way[2] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[20]_i_7 
       (.I0(\output_column[2]_2 [20]),
        .I1(o_data[20]),
        .I2(\o_data_to_core_reg[31]_i_5 [20]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [20]),
        .O(\data_out_from_way[2] [20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[21]_i_7 
       (.I0(\output_column[2]_2 [21]),
        .I1(o_data[21]),
        .I2(\o_data_to_core_reg[31]_i_5 [21]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [21]),
        .O(\data_out_from_way[2] [21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[22]_i_7 
       (.I0(\output_column[2]_2 [22]),
        .I1(o_data[22]),
        .I2(\o_data_to_core_reg[31]_i_5 [22]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [22]),
        .O(\data_out_from_way[2] [22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[23]_i_7 
       (.I0(\output_column[2]_2 [23]),
        .I1(o_data[23]),
        .I2(\o_data_to_core_reg[31]_i_5 [23]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [23]),
        .O(\data_out_from_way[2] [23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[24]_i_7 
       (.I0(\output_column[2]_2 [24]),
        .I1(o_data[24]),
        .I2(\o_data_to_core_reg[31]_i_5 [24]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [24]),
        .O(\data_out_from_way[2] [24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[25]_i_7 
       (.I0(\output_column[2]_2 [25]),
        .I1(o_data[25]),
        .I2(\o_data_to_core_reg[31]_i_5 [25]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [25]),
        .O(\data_out_from_way[2] [25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[26]_i_7 
       (.I0(\output_column[2]_2 [26]),
        .I1(o_data[26]),
        .I2(\o_data_to_core_reg[31]_i_5 [26]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [26]),
        .O(\data_out_from_way[2] [26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[27]_i_7 
       (.I0(\output_column[2]_2 [27]),
        .I1(o_data[27]),
        .I2(\o_data_to_core_reg[31]_i_5 [27]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [27]),
        .O(\data_out_from_way[2] [27]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[28]_i_7 
       (.I0(\output_column[2]_2 [28]),
        .I1(o_data[28]),
        .I2(\o_data_to_core_reg[31]_i_5 [28]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [28]),
        .O(\data_out_from_way[2] [28]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[29]_i_7 
       (.I0(\output_column[2]_2 [29]),
        .I1(o_data[29]),
        .I2(\o_data_to_core_reg[31]_i_5 [29]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [29]),
        .O(\data_out_from_way[2] [29]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[2]_i_7 
       (.I0(\output_column[2]_2 [2]),
        .I1(o_data[2]),
        .I2(\o_data_to_core_reg[31]_i_5 [2]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [2]),
        .O(\data_out_from_way[2] [2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[30]_i_7 
       (.I0(\output_column[2]_2 [30]),
        .I1(o_data[30]),
        .I2(\o_data_to_core_reg[31]_i_5 [30]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [30]),
        .O(\data_out_from_way[2] [30]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[31]_i_11 
       (.I0(\output_column[2]_2 [31]),
        .I1(o_data[31]),
        .I2(\o_data_to_core_reg[31]_i_5 [31]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [31]),
        .O(\data_out_from_way[2] [31]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[3]_i_7 
       (.I0(\output_column[2]_2 [3]),
        .I1(o_data[3]),
        .I2(\o_data_to_core_reg[31]_i_5 [3]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [3]),
        .O(\data_out_from_way[2] [3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[4]_i_7 
       (.I0(\output_column[2]_2 [4]),
        .I1(o_data[4]),
        .I2(\o_data_to_core_reg[31]_i_5 [4]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [4]),
        .O(\data_out_from_way[2] [4]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[5]_i_7 
       (.I0(\output_column[2]_2 [5]),
        .I1(o_data[5]),
        .I2(\o_data_to_core_reg[31]_i_5 [5]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [5]),
        .O(\data_out_from_way[2] [5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[6]_i_7 
       (.I0(\output_column[2]_2 [6]),
        .I1(o_data[6]),
        .I2(\o_data_to_core_reg[31]_i_5 [6]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [6]),
        .O(\data_out_from_way[2] [6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[7]_i_7 
       (.I0(\output_column[2]_2 [7]),
        .I1(o_data[7]),
        .I2(\o_data_to_core_reg[31]_i_5 [7]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [7]),
        .O(\data_out_from_way[2] [7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[8]_i_7 
       (.I0(\output_column[2]_2 [8]),
        .I1(o_data[8]),
        .I2(\o_data_to_core_reg[31]_i_5 [8]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [8]),
        .O(\data_out_from_way[2] [8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \o_data_to_core_reg[9]_i_7 
       (.I0(\output_column[2]_2 [9]),
        .I1(o_data[9]),
        .I2(\o_data_to_core_reg[31]_i_5 [9]),
        .I3(i_offset_IBUF[1]),
        .I4(i_offset_IBUF[0]),
        .I5(\o_data_to_core_reg[31]_i_5_0 [9]),
        .O(\data_out_from_way[2] [9]));
endmodule

(* ORIG_REF_NAME = "data_mem_column" *) 
module data_mem_column_9
   (D,
    \i_LRU[1] ,
    o_data,
    \i_LRU[2] ,
    \o_block_to_mem_reg[127] ,
    \o_block_to_mem_reg[96] ,
    \o_block_to_mem_reg[97] ,
    \o_block_to_mem_reg[98] ,
    \o_block_to_mem_reg[99] ,
    \o_block_to_mem_reg[100] ,
    \o_block_to_mem_reg[101] ,
    \o_block_to_mem_reg[102] ,
    \o_block_to_mem_reg[103] ,
    \o_block_to_mem_reg[104] ,
    \o_block_to_mem_reg[105] ,
    \o_block_to_mem_reg[106] ,
    \o_block_to_mem_reg[107] ,
    \o_block_to_mem_reg[108] ,
    \o_block_to_mem_reg[109] ,
    \o_block_to_mem_reg[110] ,
    \o_block_to_mem_reg[111] ,
    \o_block_to_mem_reg[112] ,
    \o_block_to_mem_reg[113] ,
    \o_block_to_mem_reg[114] ,
    \o_block_to_mem_reg[115] ,
    \o_block_to_mem_reg[116] ,
    \o_block_to_mem_reg[117] ,
    \o_block_to_mem_reg[118] ,
    \o_block_to_mem_reg[119] ,
    \o_block_to_mem_reg[120] ,
    \o_block_to_mem_reg[121] ,
    \o_block_to_mem_reg[122] ,
    \o_block_to_mem_reg[123] ,
    \o_block_to_mem_reg[124] ,
    \o_block_to_mem_reg[125] ,
    \o_block_to_mem_reg[126] ,
    \o_block_to_mem_reg[127]_0 ,
    i_LRU_IBUF,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_offset_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]D;
  output \i_LRU[1] ;
  output [31:0]o_data;
  output \i_LRU[2] ;
  input [31:0]\o_block_to_mem_reg[127] ;
  input \o_block_to_mem_reg[96] ;
  input \o_block_to_mem_reg[97] ;
  input \o_block_to_mem_reg[98] ;
  input \o_block_to_mem_reg[99] ;
  input \o_block_to_mem_reg[100] ;
  input \o_block_to_mem_reg[101] ;
  input \o_block_to_mem_reg[102] ;
  input \o_block_to_mem_reg[103] ;
  input \o_block_to_mem_reg[104] ;
  input \o_block_to_mem_reg[105] ;
  input \o_block_to_mem_reg[106] ;
  input \o_block_to_mem_reg[107] ;
  input \o_block_to_mem_reg[108] ;
  input \o_block_to_mem_reg[109] ;
  input \o_block_to_mem_reg[110] ;
  input \o_block_to_mem_reg[111] ;
  input \o_block_to_mem_reg[112] ;
  input \o_block_to_mem_reg[113] ;
  input \o_block_to_mem_reg[114] ;
  input \o_block_to_mem_reg[115] ;
  input \o_block_to_mem_reg[116] ;
  input \o_block_to_mem_reg[117] ;
  input \o_block_to_mem_reg[118] ;
  input \o_block_to_mem_reg[119] ;
  input \o_block_to_mem_reg[120] ;
  input \o_block_to_mem_reg[121] ;
  input \o_block_to_mem_reg[122] ;
  input \o_block_to_mem_reg[123] ;
  input \o_block_to_mem_reg[124] ;
  input \o_block_to_mem_reg[125] ;
  input \o_block_to_mem_reg[126] ;
  input \o_block_to_mem_reg[127]_0 ;
  input [3:0]i_LRU_IBUF;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [31:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input [1:0]i_offset_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire [31:0]D;
  wire clk_IBUF_BUFG;
  wire \i_LRU[1] ;
  wire \i_LRU[2] ;
  wire [3:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core_IBUF;
  wire [31:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire \o_block_to_mem_reg[100] ;
  wire \o_block_to_mem_reg[101] ;
  wire \o_block_to_mem_reg[102] ;
  wire \o_block_to_mem_reg[103] ;
  wire \o_block_to_mem_reg[104] ;
  wire \o_block_to_mem_reg[105] ;
  wire \o_block_to_mem_reg[106] ;
  wire \o_block_to_mem_reg[107] ;
  wire \o_block_to_mem_reg[108] ;
  wire \o_block_to_mem_reg[109] ;
  wire \o_block_to_mem_reg[110] ;
  wire \o_block_to_mem_reg[111] ;
  wire \o_block_to_mem_reg[112] ;
  wire \o_block_to_mem_reg[113] ;
  wire \o_block_to_mem_reg[114] ;
  wire \o_block_to_mem_reg[115] ;
  wire \o_block_to_mem_reg[116] ;
  wire \o_block_to_mem_reg[117] ;
  wire \o_block_to_mem_reg[118] ;
  wire \o_block_to_mem_reg[119] ;
  wire \o_block_to_mem_reg[120] ;
  wire \o_block_to_mem_reg[121] ;
  wire \o_block_to_mem_reg[122] ;
  wire \o_block_to_mem_reg[123] ;
  wire \o_block_to_mem_reg[124] ;
  wire \o_block_to_mem_reg[125] ;
  wire \o_block_to_mem_reg[126] ;
  wire [31:0]\o_block_to_mem_reg[127] ;
  wire \o_block_to_mem_reg[127]_0 ;
  wire \o_block_to_mem_reg[96] ;
  wire \o_block_to_mem_reg[97] ;
  wire \o_block_to_mem_reg[98] ;
  wire \o_block_to_mem_reg[99] ;
  wire [31:0]o_data;
  wire p_0_in__10;
  wire [31:0]p_1_in;

  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_HD352 data_mem_reg_0_7_0_0
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[0]),
        .O(o_data[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_0_0_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[0]),
        .I3(i_data_from_core_IBUF[0]),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hA8888888)) 
    data_mem_reg_0_7_0_0_i_2__7
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_offset_IBUF[1]),
        .I3(i_offset_IBUF[0]),
        .I4(i_wr_IBUF),
        .O(p_0_in__10));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD353 data_mem_reg_0_7_10_10
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[10]),
        .O(o_data[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_10_10_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[10]),
        .I3(i_data_from_core_IBUF[10]),
        .O(p_1_in[10]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD354 data_mem_reg_0_7_11_11
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[11]),
        .O(o_data[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_11_11_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[11]),
        .I3(i_data_from_core_IBUF[11]),
        .O(p_1_in[11]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD355 data_mem_reg_0_7_12_12
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[12]),
        .O(o_data[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_12_12_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[12]),
        .I3(i_data_from_core_IBUF[12]),
        .O(p_1_in[12]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD356 data_mem_reg_0_7_13_13
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[13]),
        .O(o_data[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_13_13_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[13]),
        .I3(i_data_from_core_IBUF[13]),
        .O(p_1_in[13]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD357 data_mem_reg_0_7_14_14
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[14]),
        .O(o_data[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_14_14_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[14]),
        .I3(i_data_from_core_IBUF[14]),
        .O(p_1_in[14]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD358 data_mem_reg_0_7_15_15
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[15]),
        .O(o_data[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_15_15_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[15]),
        .I3(i_data_from_core_IBUF[15]),
        .O(p_1_in[15]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "16" *) 
  RAM32X1S_HD359 data_mem_reg_0_7_16_16
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[16]),
        .O(o_data[16]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_16_16_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[16]),
        .I3(i_data_from_core_IBUF[16]),
        .O(p_1_in[16]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "17" *) 
  (* ram_slice_end = "17" *) 
  RAM32X1S_HD360 data_mem_reg_0_7_17_17
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[17]),
        .O(o_data[17]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_17_17_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[17]),
        .I3(i_data_from_core_IBUF[17]),
        .O(p_1_in[17]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "18" *) 
  RAM32X1S_HD361 data_mem_reg_0_7_18_18
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[18]),
        .O(o_data[18]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_18_18_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[18]),
        .I3(i_data_from_core_IBUF[18]),
        .O(p_1_in[18]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "19" *) 
  (* ram_slice_end = "19" *) 
  RAM32X1S_HD362 data_mem_reg_0_7_19_19
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[19]),
        .O(o_data[19]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_19_19_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[19]),
        .I3(i_data_from_core_IBUF[19]),
        .O(p_1_in[19]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD363 data_mem_reg_0_7_1_1
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[1]),
        .O(o_data[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_1_1_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[1]),
        .I3(i_data_from_core_IBUF[1]),
        .O(p_1_in[1]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "20" *) 
  (* ram_slice_end = "20" *) 
  RAM32X1S_HD364 data_mem_reg_0_7_20_20
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[20]),
        .O(o_data[20]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_20_20_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[20]),
        .I3(i_data_from_core_IBUF[20]),
        .O(p_1_in[20]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "21" *) 
  RAM32X1S_HD365 data_mem_reg_0_7_21_21
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[21]),
        .O(o_data[21]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_21_21_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[21]),
        .I3(i_data_from_core_IBUF[21]),
        .O(p_1_in[21]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "22" *) 
  (* ram_slice_end = "22" *) 
  RAM32X1S_HD366 data_mem_reg_0_7_22_22
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[22]),
        .O(o_data[22]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_22_22_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[22]),
        .I3(i_data_from_core_IBUF[22]),
        .O(p_1_in[22]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "23" *) 
  (* ram_slice_end = "23" *) 
  RAM32X1S_HD367 data_mem_reg_0_7_23_23
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[23]),
        .O(o_data[23]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_23_23_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[23]),
        .I3(i_data_from_core_IBUF[23]),
        .O(p_1_in[23]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "24" *) 
  RAM32X1S_HD368 data_mem_reg_0_7_24_24
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[24]),
        .O(o_data[24]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_24_24_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[24]),
        .I3(i_data_from_core_IBUF[24]),
        .O(p_1_in[24]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "25" *) 
  (* ram_slice_end = "25" *) 
  RAM32X1S_HD369 data_mem_reg_0_7_25_25
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[25]),
        .O(o_data[25]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_25_25_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[25]),
        .I3(i_data_from_core_IBUF[25]),
        .O(p_1_in[25]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "26" *) 
  (* ram_slice_end = "26" *) 
  RAM32X1S_HD370 data_mem_reg_0_7_26_26
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[26]),
        .O(o_data[26]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_26_26_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[26]),
        .I3(i_data_from_core_IBUF[26]),
        .O(p_1_in[26]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "27" *) 
  (* ram_slice_end = "27" *) 
  RAM32X1S_HD371 data_mem_reg_0_7_27_27
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[27]),
        .O(o_data[27]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_27_27_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[27]),
        .I3(i_data_from_core_IBUF[27]),
        .O(p_1_in[27]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "28" *) 
  RAM32X1S_HD372 data_mem_reg_0_7_28_28
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[28]),
        .O(o_data[28]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_28_28_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[28]),
        .I3(i_data_from_core_IBUF[28]),
        .O(p_1_in[28]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "29" *) 
  (* ram_slice_end = "29" *) 
  RAM32X1S_HD373 data_mem_reg_0_7_29_29
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[29]),
        .O(o_data[29]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_29_29_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[29]),
        .I3(i_data_from_core_IBUF[29]),
        .O(p_1_in[29]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD374 data_mem_reg_0_7_2_2
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[2]),
        .O(o_data[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_2_2_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[2]),
        .I3(i_data_from_core_IBUF[2]),
        .O(p_1_in[2]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "30" *) 
  RAM32X1S_HD375 data_mem_reg_0_7_30_30
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[30]),
        .O(o_data[30]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_30_30_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[30]),
        .I3(i_data_from_core_IBUF[30]),
        .O(p_1_in[30]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "31" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1S_HD376 data_mem_reg_0_7_31_31
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[31]),
        .O(o_data[31]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_31_31_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[31]),
        .I3(i_data_from_core_IBUF[31]),
        .O(p_1_in[31]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD377 data_mem_reg_0_7_3_3
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[3]),
        .O(o_data[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_3_3_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[3]),
        .I3(i_data_from_core_IBUF[3]),
        .O(p_1_in[3]));
  (* INIT = "32'h00000000" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD378 data_mem_reg_0_7_4_4
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[4]),
        .O(o_data[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_4_4_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[4]),
        .I3(i_data_from_core_IBUF[4]),
        .O(p_1_in[4]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD379 data_mem_reg_0_7_5_5
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[5]),
        .O(o_data[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_5_5_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[5]),
        .I3(i_data_from_core_IBUF[5]),
        .O(p_1_in[5]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD380 data_mem_reg_0_7_6_6
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[6]),
        .O(o_data[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_6_6_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[6]),
        .I3(i_data_from_core_IBUF[6]),
        .O(p_1_in[6]));
  (* INIT = "32'h00000003" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD381 data_mem_reg_0_7_7_7
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[7]),
        .O(o_data[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_7_7_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[7]),
        .I3(i_data_from_core_IBUF[7]),
        .O(p_1_in[7]));
  (* INIT = "32'h00000002" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD382 data_mem_reg_0_7_8_8
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[8]),
        .O(o_data[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_8_8_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[8]),
        .I3(i_data_from_core_IBUF[8]),
        .O(p_1_in[8]));
  (* INIT = "32'h00000001" *) 
  (* RTL_RAM_BITS = "256" *) 
  (* RTL_RAM_NAME = "genblk1[2].data_mem_way_n/genblk1[3].data_column/data_mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD383 data_mem_reg_0_7_9_9
       (.A0(i_index_IBUF[0]),
        .A1(i_index_IBUF[1]),
        .A2(i_index_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(p_1_in[9]),
        .O(o_data[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(p_0_in__10));
  LUT4 #(
    .INIT(16'hF780)) 
    data_mem_reg_0_7_9_9_i_1__10
       (.I0(i_way_IBUF),
        .I1(i_data_from_mem_valid_IBUF),
        .I2(i_data_from_mem_IBUF[9]),
        .I3(i_data_from_core_IBUF[9]),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[100]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[4]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [4]),
        .I4(\o_block_to_mem_reg[100] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[101]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[5]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [5]),
        .I4(\o_block_to_mem_reg[101] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[102]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[6]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [6]),
        .I4(\o_block_to_mem_reg[102] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[103]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[7]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [7]),
        .I4(\o_block_to_mem_reg[103] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[104]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[8]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [8]),
        .I4(\o_block_to_mem_reg[104] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[105]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[9]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [9]),
        .I4(\o_block_to_mem_reg[105] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[106]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[10]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [10]),
        .I4(\o_block_to_mem_reg[106] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[107]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[11]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [11]),
        .I4(\o_block_to_mem_reg[107] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[108]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[12]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [12]),
        .I4(\o_block_to_mem_reg[108] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[109]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[13]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [13]),
        .I4(\o_block_to_mem_reg[109] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[110]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[14]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [14]),
        .I4(\o_block_to_mem_reg[110] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[111]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[15]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [15]),
        .I4(\o_block_to_mem_reg[111] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[112]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[16]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [16]),
        .I4(\o_block_to_mem_reg[112] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[113]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[17]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [17]),
        .I4(\o_block_to_mem_reg[113] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[114]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[18]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [18]),
        .I4(\o_block_to_mem_reg[114] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[115]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[19]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [19]),
        .I4(\o_block_to_mem_reg[115] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[116]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[20]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [20]),
        .I4(\o_block_to_mem_reg[116] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[117]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[21]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [21]),
        .I4(\o_block_to_mem_reg[117] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[118]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[22]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [22]),
        .I4(\o_block_to_mem_reg[118] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[119]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[23]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [23]),
        .I4(\o_block_to_mem_reg[119] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[120]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[24]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [24]),
        .I4(\o_block_to_mem_reg[120] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[121]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[25]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [25]),
        .I4(\o_block_to_mem_reg[121] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[122]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[26]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [26]),
        .I4(\o_block_to_mem_reg[122] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[123]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[27]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [27]),
        .I4(\o_block_to_mem_reg[123] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[124]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[28]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [28]),
        .I4(\o_block_to_mem_reg[124] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[125]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[29]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [29]),
        .I4(\o_block_to_mem_reg[125] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[126]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[30]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [30]),
        .I4(\o_block_to_mem_reg[126] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[127]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[31]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [31]),
        .I4(\o_block_to_mem_reg[127]_0 ),
        .O(D[31]));
  LUT3 #(
    .INIT(8'h10)) 
    \o_block_to_mem_reg[127]_i_2 
       (.I0(i_LRU_IBUF[1]),
        .I1(i_LRU_IBUF[0]),
        .I2(i_LRU_IBUF[2]),
        .O(\i_LRU[1] ));
  LUT4 #(
    .INIT(16'h0100)) 
    \o_block_to_mem_reg[127]_i_3 
       (.I0(i_LRU_IBUF[2]),
        .I1(i_LRU_IBUF[0]),
        .I2(i_LRU_IBUF[1]),
        .I3(i_LRU_IBUF[3]),
        .O(\i_LRU[2] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[96]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[0]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [0]),
        .I4(\o_block_to_mem_reg[96] ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[97]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[1]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [1]),
        .I4(\o_block_to_mem_reg[97] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[98]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[2]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [2]),
        .I4(\o_block_to_mem_reg[98] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \o_block_to_mem_reg[99]_i_1 
       (.I0(\i_LRU[1] ),
        .I1(o_data[3]),
        .I2(\i_LRU[2] ),
        .I3(\o_block_to_mem_reg[127] [3]),
        .I4(\o_block_to_mem_reg[99] ),
        .O(D[3]));
endmodule

module data_mem_way
   (\data_out_from_way[0] ,
    o_data,
    \i_index[0] ,
    \i_index[0]_0 ,
    \i_index[0]_1 ,
    i_offset_IBUF,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\data_out_from_way[0] ;
  output [31:0]o_data;
  output [31:0]\i_index[0] ;
  output [31:0]\i_index[0]_0 ;
  output [31:0]\i_index[0]_1 ;
  input [1:0]i_offset_IBUF;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [127:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[0] ;
  wire [31:0]i_data_from_core_IBUF;
  wire [127:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [31:0]\i_index[0]_0 ;
  wire [31:0]\i_index[0]_1 ;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]o_data;

  data_mem_column_14 \genblk1[0].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[127:96]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\i_index[0]_0 ),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF));
  data_mem_column_15 \genblk1[1].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[95:64]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\i_index[0]_1 ),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF));
  data_mem_column_16 \genblk1[2].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[0] (\data_out_from_way[0] ),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[63:32]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .o_data(o_data),
        .\o_data_to_core_reg[31]_i_2 (\i_index[0] ),
        .\o_data_to_core_reg[31]_i_2_0 (\i_index[0]_0 ),
        .\o_data_to_core_reg[31]_i_2_1 (\i_index[0]_1 ));
  data_mem_column_17 \genblk1[3].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[31:0]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\i_index[0] ),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF));
endmodule

(* ORIG_REF_NAME = "data_mem_way" *) 
module data_mem_way_0
   (\i_way[0] ,
    \i_way[0]_0 ,
    \i_way[0]_1 ,
    \i_way[0]_2 ,
    \i_way[0]_3 ,
    \i_way[0]_4 ,
    \i_way[0]_5 ,
    \i_way[0]_6 ,
    \i_way[0]_7 ,
    \i_way[0]_8 ,
    \i_way[0]_9 ,
    \i_way[0]_10 ,
    \i_way[0]_11 ,
    \i_way[0]_12 ,
    \i_way[0]_13 ,
    \i_way[0]_14 ,
    \i_way[0]_15 ,
    \i_way[0]_16 ,
    \i_way[0]_17 ,
    \i_way[0]_18 ,
    \i_way[0]_19 ,
    \i_way[0]_20 ,
    \i_way[0]_21 ,
    \i_way[0]_22 ,
    \i_way[0]_23 ,
    \i_way[0]_24 ,
    \i_way[0]_25 ,
    \i_way[0]_26 ,
    \i_way[0]_27 ,
    \i_way[0]_28 ,
    \i_way[0]_29 ,
    \i_way[0]_30 ,
    \i_LRU[0] ,
    \i_LRU[0]_0 ,
    \i_LRU[0]_1 ,
    \i_LRU[0]_2 ,
    \i_LRU[0]_3 ,
    \i_LRU[0]_4 ,
    \i_LRU[0]_5 ,
    \i_LRU[0]_6 ,
    \i_LRU[0]_7 ,
    \i_LRU[0]_8 ,
    \i_LRU[0]_9 ,
    \i_LRU[0]_10 ,
    \i_LRU[0]_11 ,
    \i_LRU[0]_12 ,
    \i_LRU[0]_13 ,
    \i_LRU[0]_14 ,
    \i_LRU[0]_15 ,
    \i_LRU[0]_16 ,
    \i_LRU[0]_17 ,
    \i_LRU[0]_18 ,
    \i_LRU[0]_19 ,
    \i_LRU[0]_20 ,
    \i_LRU[0]_21 ,
    \i_LRU[0]_22 ,
    \i_LRU[0]_23 ,
    \i_LRU[0]_24 ,
    \i_LRU[0]_25 ,
    \i_LRU[0]_26 ,
    \i_LRU[0]_27 ,
    \i_LRU[0]_28 ,
    \i_LRU[0]_29 ,
    \i_LRU[0]_30 ,
    \i_LRU[0]_31 ,
    \i_LRU[0]_32 ,
    \i_LRU[0]_33 ,
    \i_LRU[0]_34 ,
    \i_LRU[0]_35 ,
    \i_LRU[0]_36 ,
    \i_LRU[0]_37 ,
    \i_LRU[0]_38 ,
    \i_LRU[0]_39 ,
    \i_LRU[0]_40 ,
    \i_LRU[0]_41 ,
    \i_LRU[0]_42 ,
    \i_LRU[0]_43 ,
    \i_LRU[0]_44 ,
    \i_LRU[0]_45 ,
    \i_LRU[0]_46 ,
    \i_LRU[0]_47 ,
    \i_LRU[0]_48 ,
    \i_LRU[0]_49 ,
    \i_LRU[0]_50 ,
    \i_LRU[0]_51 ,
    \i_LRU[0]_52 ,
    \i_LRU[0]_53 ,
    \i_LRU[0]_54 ,
    \i_LRU[0]_55 ,
    \i_LRU[0]_56 ,
    \i_LRU[0]_57 ,
    \i_LRU[0]_58 ,
    \i_LRU[0]_59 ,
    \i_LRU[0]_60 ,
    \i_LRU[0]_61 ,
    \i_LRU[0]_62 ,
    \i_LRU[0]_63 ,
    \i_LRU[0]_64 ,
    \i_LRU[0]_65 ,
    \i_LRU[0]_66 ,
    \i_LRU[0]_67 ,
    \i_LRU[0]_68 ,
    \i_LRU[0]_69 ,
    \i_LRU[0]_70 ,
    \i_LRU[0]_71 ,
    \i_LRU[0]_72 ,
    \i_LRU[0]_73 ,
    \i_LRU[0]_74 ,
    \i_LRU[0]_75 ,
    \i_LRU[0]_76 ,
    \i_LRU[0]_77 ,
    \i_LRU[0]_78 ,
    \i_LRU[0]_79 ,
    \i_LRU[0]_80 ,
    \i_LRU[0]_81 ,
    \i_LRU[0]_82 ,
    \i_LRU[0]_83 ,
    \i_LRU[0]_84 ,
    \i_LRU[0]_85 ,
    \i_LRU[0]_86 ,
    \i_LRU[0]_87 ,
    \i_LRU[0]_88 ,
    \i_LRU[0]_89 ,
    \i_LRU[0]_90 ,
    \i_LRU[0]_91 ,
    \i_LRU[0]_92 ,
    \i_LRU[0]_93 ,
    \i_LRU[0]_94 ,
    \i_LRU[0]_95 ,
    \i_LRU[0]_96 ,
    \i_LRU[0]_97 ,
    \i_LRU[0]_98 ,
    \i_LRU[0]_99 ,
    \i_LRU[0]_100 ,
    \i_LRU[0]_101 ,
    \i_LRU[0]_102 ,
    \i_LRU[0]_103 ,
    \i_LRU[0]_104 ,
    \i_LRU[0]_105 ,
    \i_LRU[0]_106 ,
    \i_LRU[0]_107 ,
    \i_LRU[0]_108 ,
    \i_LRU[0]_109 ,
    \i_LRU[0]_110 ,
    \i_LRU[0]_111 ,
    \i_LRU[0]_112 ,
    \i_LRU[0]_113 ,
    \i_LRU[0]_114 ,
    \i_LRU[0]_115 ,
    \i_LRU[0]_116 ,
    \i_LRU[0]_117 ,
    \i_LRU[0]_118 ,
    \i_LRU[0]_119 ,
    \i_LRU[0]_120 ,
    \i_LRU[0]_121 ,
    \i_LRU[0]_122 ,
    \i_LRU[0]_123 ,
    \i_LRU[0]_124 ,
    \i_LRU[0]_125 ,
    \i_LRU[0]_126 ,
    i_offset_IBUF,
    i_way_IBUF,
    i_rd_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    \data_out_from_way[0] ,
    i_LRU_IBUF,
    \o_block_to_mem_reg[31]_i_1 ,
    \o_block_to_mem_reg[63]_i_1 ,
    o_data,
    \o_block_to_mem_reg[127]_i_1 ,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output \i_way[0] ;
  output \i_way[0]_0 ;
  output \i_way[0]_1 ;
  output \i_way[0]_2 ;
  output \i_way[0]_3 ;
  output \i_way[0]_4 ;
  output \i_way[0]_5 ;
  output \i_way[0]_6 ;
  output \i_way[0]_7 ;
  output \i_way[0]_8 ;
  output \i_way[0]_9 ;
  output \i_way[0]_10 ;
  output \i_way[0]_11 ;
  output \i_way[0]_12 ;
  output \i_way[0]_13 ;
  output \i_way[0]_14 ;
  output \i_way[0]_15 ;
  output \i_way[0]_16 ;
  output \i_way[0]_17 ;
  output \i_way[0]_18 ;
  output \i_way[0]_19 ;
  output \i_way[0]_20 ;
  output \i_way[0]_21 ;
  output \i_way[0]_22 ;
  output \i_way[0]_23 ;
  output \i_way[0]_24 ;
  output \i_way[0]_25 ;
  output \i_way[0]_26 ;
  output \i_way[0]_27 ;
  output \i_way[0]_28 ;
  output \i_way[0]_29 ;
  output \i_way[0]_30 ;
  output \i_LRU[0] ;
  output \i_LRU[0]_0 ;
  output \i_LRU[0]_1 ;
  output \i_LRU[0]_2 ;
  output \i_LRU[0]_3 ;
  output \i_LRU[0]_4 ;
  output \i_LRU[0]_5 ;
  output \i_LRU[0]_6 ;
  output \i_LRU[0]_7 ;
  output \i_LRU[0]_8 ;
  output \i_LRU[0]_9 ;
  output \i_LRU[0]_10 ;
  output \i_LRU[0]_11 ;
  output \i_LRU[0]_12 ;
  output \i_LRU[0]_13 ;
  output \i_LRU[0]_14 ;
  output \i_LRU[0]_15 ;
  output \i_LRU[0]_16 ;
  output \i_LRU[0]_17 ;
  output \i_LRU[0]_18 ;
  output \i_LRU[0]_19 ;
  output \i_LRU[0]_20 ;
  output \i_LRU[0]_21 ;
  output \i_LRU[0]_22 ;
  output \i_LRU[0]_23 ;
  output \i_LRU[0]_24 ;
  output \i_LRU[0]_25 ;
  output \i_LRU[0]_26 ;
  output \i_LRU[0]_27 ;
  output \i_LRU[0]_28 ;
  output \i_LRU[0]_29 ;
  output \i_LRU[0]_30 ;
  output \i_LRU[0]_31 ;
  output \i_LRU[0]_32 ;
  output \i_LRU[0]_33 ;
  output \i_LRU[0]_34 ;
  output \i_LRU[0]_35 ;
  output \i_LRU[0]_36 ;
  output \i_LRU[0]_37 ;
  output \i_LRU[0]_38 ;
  output \i_LRU[0]_39 ;
  output \i_LRU[0]_40 ;
  output \i_LRU[0]_41 ;
  output \i_LRU[0]_42 ;
  output \i_LRU[0]_43 ;
  output \i_LRU[0]_44 ;
  output \i_LRU[0]_45 ;
  output \i_LRU[0]_46 ;
  output \i_LRU[0]_47 ;
  output \i_LRU[0]_48 ;
  output \i_LRU[0]_49 ;
  output \i_LRU[0]_50 ;
  output \i_LRU[0]_51 ;
  output \i_LRU[0]_52 ;
  output \i_LRU[0]_53 ;
  output \i_LRU[0]_54 ;
  output \i_LRU[0]_55 ;
  output \i_LRU[0]_56 ;
  output \i_LRU[0]_57 ;
  output \i_LRU[0]_58 ;
  output \i_LRU[0]_59 ;
  output \i_LRU[0]_60 ;
  output \i_LRU[0]_61 ;
  output \i_LRU[0]_62 ;
  output \i_LRU[0]_63 ;
  output \i_LRU[0]_64 ;
  output \i_LRU[0]_65 ;
  output \i_LRU[0]_66 ;
  output \i_LRU[0]_67 ;
  output \i_LRU[0]_68 ;
  output \i_LRU[0]_69 ;
  output \i_LRU[0]_70 ;
  output \i_LRU[0]_71 ;
  output \i_LRU[0]_72 ;
  output \i_LRU[0]_73 ;
  output \i_LRU[0]_74 ;
  output \i_LRU[0]_75 ;
  output \i_LRU[0]_76 ;
  output \i_LRU[0]_77 ;
  output \i_LRU[0]_78 ;
  output \i_LRU[0]_79 ;
  output \i_LRU[0]_80 ;
  output \i_LRU[0]_81 ;
  output \i_LRU[0]_82 ;
  output \i_LRU[0]_83 ;
  output \i_LRU[0]_84 ;
  output \i_LRU[0]_85 ;
  output \i_LRU[0]_86 ;
  output \i_LRU[0]_87 ;
  output \i_LRU[0]_88 ;
  output \i_LRU[0]_89 ;
  output \i_LRU[0]_90 ;
  output \i_LRU[0]_91 ;
  output \i_LRU[0]_92 ;
  output \i_LRU[0]_93 ;
  output \i_LRU[0]_94 ;
  output \i_LRU[0]_95 ;
  output \i_LRU[0]_96 ;
  output \i_LRU[0]_97 ;
  output \i_LRU[0]_98 ;
  output \i_LRU[0]_99 ;
  output \i_LRU[0]_100 ;
  output \i_LRU[0]_101 ;
  output \i_LRU[0]_102 ;
  output \i_LRU[0]_103 ;
  output \i_LRU[0]_104 ;
  output \i_LRU[0]_105 ;
  output \i_LRU[0]_106 ;
  output \i_LRU[0]_107 ;
  output \i_LRU[0]_108 ;
  output \i_LRU[0]_109 ;
  output \i_LRU[0]_110 ;
  output \i_LRU[0]_111 ;
  output \i_LRU[0]_112 ;
  output \i_LRU[0]_113 ;
  output \i_LRU[0]_114 ;
  output \i_LRU[0]_115 ;
  output \i_LRU[0]_116 ;
  output \i_LRU[0]_117 ;
  output \i_LRU[0]_118 ;
  output \i_LRU[0]_119 ;
  output \i_LRU[0]_120 ;
  output \i_LRU[0]_121 ;
  output \i_LRU[0]_122 ;
  output \i_LRU[0]_123 ;
  output \i_LRU[0]_124 ;
  output \i_LRU[0]_125 ;
  output \i_LRU[0]_126 ;
  input [1:0]i_offset_IBUF;
  input [3:0]i_way_IBUF;
  input i_rd_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [127:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input [31:0]\data_out_from_way[0] ;
  input [1:0]i_LRU_IBUF;
  input [31:0]\o_block_to_mem_reg[31]_i_1 ;
  input [31:0]\o_block_to_mem_reg[63]_i_1 ;
  input [31:0]o_data;
  input [31:0]\o_block_to_mem_reg[127]_i_1 ;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[0] ;
  wire \i_LRU[0] ;
  wire \i_LRU[0]_0 ;
  wire \i_LRU[0]_1 ;
  wire \i_LRU[0]_10 ;
  wire \i_LRU[0]_100 ;
  wire \i_LRU[0]_101 ;
  wire \i_LRU[0]_102 ;
  wire \i_LRU[0]_103 ;
  wire \i_LRU[0]_104 ;
  wire \i_LRU[0]_105 ;
  wire \i_LRU[0]_106 ;
  wire \i_LRU[0]_107 ;
  wire \i_LRU[0]_108 ;
  wire \i_LRU[0]_109 ;
  wire \i_LRU[0]_11 ;
  wire \i_LRU[0]_110 ;
  wire \i_LRU[0]_111 ;
  wire \i_LRU[0]_112 ;
  wire \i_LRU[0]_113 ;
  wire \i_LRU[0]_114 ;
  wire \i_LRU[0]_115 ;
  wire \i_LRU[0]_116 ;
  wire \i_LRU[0]_117 ;
  wire \i_LRU[0]_118 ;
  wire \i_LRU[0]_119 ;
  wire \i_LRU[0]_12 ;
  wire \i_LRU[0]_120 ;
  wire \i_LRU[0]_121 ;
  wire \i_LRU[0]_122 ;
  wire \i_LRU[0]_123 ;
  wire \i_LRU[0]_124 ;
  wire \i_LRU[0]_125 ;
  wire \i_LRU[0]_126 ;
  wire \i_LRU[0]_13 ;
  wire \i_LRU[0]_14 ;
  wire \i_LRU[0]_15 ;
  wire \i_LRU[0]_16 ;
  wire \i_LRU[0]_17 ;
  wire \i_LRU[0]_18 ;
  wire \i_LRU[0]_19 ;
  wire \i_LRU[0]_2 ;
  wire \i_LRU[0]_20 ;
  wire \i_LRU[0]_21 ;
  wire \i_LRU[0]_22 ;
  wire \i_LRU[0]_23 ;
  wire \i_LRU[0]_24 ;
  wire \i_LRU[0]_25 ;
  wire \i_LRU[0]_26 ;
  wire \i_LRU[0]_27 ;
  wire \i_LRU[0]_28 ;
  wire \i_LRU[0]_29 ;
  wire \i_LRU[0]_3 ;
  wire \i_LRU[0]_30 ;
  wire \i_LRU[0]_31 ;
  wire \i_LRU[0]_32 ;
  wire \i_LRU[0]_33 ;
  wire \i_LRU[0]_34 ;
  wire \i_LRU[0]_35 ;
  wire \i_LRU[0]_36 ;
  wire \i_LRU[0]_37 ;
  wire \i_LRU[0]_38 ;
  wire \i_LRU[0]_39 ;
  wire \i_LRU[0]_4 ;
  wire \i_LRU[0]_40 ;
  wire \i_LRU[0]_41 ;
  wire \i_LRU[0]_42 ;
  wire \i_LRU[0]_43 ;
  wire \i_LRU[0]_44 ;
  wire \i_LRU[0]_45 ;
  wire \i_LRU[0]_46 ;
  wire \i_LRU[0]_47 ;
  wire \i_LRU[0]_48 ;
  wire \i_LRU[0]_49 ;
  wire \i_LRU[0]_5 ;
  wire \i_LRU[0]_50 ;
  wire \i_LRU[0]_51 ;
  wire \i_LRU[0]_52 ;
  wire \i_LRU[0]_53 ;
  wire \i_LRU[0]_54 ;
  wire \i_LRU[0]_55 ;
  wire \i_LRU[0]_56 ;
  wire \i_LRU[0]_57 ;
  wire \i_LRU[0]_58 ;
  wire \i_LRU[0]_59 ;
  wire \i_LRU[0]_6 ;
  wire \i_LRU[0]_60 ;
  wire \i_LRU[0]_61 ;
  wire \i_LRU[0]_62 ;
  wire \i_LRU[0]_63 ;
  wire \i_LRU[0]_64 ;
  wire \i_LRU[0]_65 ;
  wire \i_LRU[0]_66 ;
  wire \i_LRU[0]_67 ;
  wire \i_LRU[0]_68 ;
  wire \i_LRU[0]_69 ;
  wire \i_LRU[0]_7 ;
  wire \i_LRU[0]_70 ;
  wire \i_LRU[0]_71 ;
  wire \i_LRU[0]_72 ;
  wire \i_LRU[0]_73 ;
  wire \i_LRU[0]_74 ;
  wire \i_LRU[0]_75 ;
  wire \i_LRU[0]_76 ;
  wire \i_LRU[0]_77 ;
  wire \i_LRU[0]_78 ;
  wire \i_LRU[0]_79 ;
  wire \i_LRU[0]_8 ;
  wire \i_LRU[0]_80 ;
  wire \i_LRU[0]_81 ;
  wire \i_LRU[0]_82 ;
  wire \i_LRU[0]_83 ;
  wire \i_LRU[0]_84 ;
  wire \i_LRU[0]_85 ;
  wire \i_LRU[0]_86 ;
  wire \i_LRU[0]_87 ;
  wire \i_LRU[0]_88 ;
  wire \i_LRU[0]_89 ;
  wire \i_LRU[0]_9 ;
  wire \i_LRU[0]_90 ;
  wire \i_LRU[0]_91 ;
  wire \i_LRU[0]_92 ;
  wire \i_LRU[0]_93 ;
  wire \i_LRU[0]_94 ;
  wire \i_LRU[0]_95 ;
  wire \i_LRU[0]_96 ;
  wire \i_LRU[0]_97 ;
  wire \i_LRU[0]_98 ;
  wire \i_LRU[0]_99 ;
  wire [1:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core_IBUF;
  wire [127:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire i_rd_IBUF;
  wire \i_way[0] ;
  wire \i_way[0]_0 ;
  wire \i_way[0]_1 ;
  wire \i_way[0]_10 ;
  wire \i_way[0]_11 ;
  wire \i_way[0]_12 ;
  wire \i_way[0]_13 ;
  wire \i_way[0]_14 ;
  wire \i_way[0]_15 ;
  wire \i_way[0]_16 ;
  wire \i_way[0]_17 ;
  wire \i_way[0]_18 ;
  wire \i_way[0]_19 ;
  wire \i_way[0]_2 ;
  wire \i_way[0]_20 ;
  wire \i_way[0]_21 ;
  wire \i_way[0]_22 ;
  wire \i_way[0]_23 ;
  wire \i_way[0]_24 ;
  wire \i_way[0]_25 ;
  wire \i_way[0]_26 ;
  wire \i_way[0]_27 ;
  wire \i_way[0]_28 ;
  wire \i_way[0]_29 ;
  wire \i_way[0]_3 ;
  wire \i_way[0]_30 ;
  wire \i_way[0]_4 ;
  wire \i_way[0]_5 ;
  wire \i_way[0]_6 ;
  wire \i_way[0]_7 ;
  wire \i_way[0]_8 ;
  wire \i_way[0]_9 ;
  wire [3:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]\o_block_to_mem_reg[127]_i_1 ;
  wire [31:0]\o_block_to_mem_reg[31]_i_1 ;
  wire [31:0]\o_block_to_mem_reg[63]_i_1 ;
  wire [31:0]o_data;
  wire [31:0]\output_column[0]_0 ;
  wire [31:0]\output_column[1]_1 ;
  wire [31:0]\output_column[3]_3 ;

  data_mem_column_10 \genblk1[0].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\i_LRU[0] (\i_LRU[0] ),
        .\i_LRU[0]_0 (\i_LRU[0]_0 ),
        .\i_LRU[0]_1 (\i_LRU[0]_1 ),
        .\i_LRU[0]_10 (\i_LRU[0]_10 ),
        .\i_LRU[0]_11 (\i_LRU[0]_11 ),
        .\i_LRU[0]_12 (\i_LRU[0]_12 ),
        .\i_LRU[0]_13 (\i_LRU[0]_13 ),
        .\i_LRU[0]_14 (\i_LRU[0]_14 ),
        .\i_LRU[0]_15 (\i_LRU[0]_15 ),
        .\i_LRU[0]_16 (\i_LRU[0]_16 ),
        .\i_LRU[0]_17 (\i_LRU[0]_17 ),
        .\i_LRU[0]_18 (\i_LRU[0]_18 ),
        .\i_LRU[0]_19 (\i_LRU[0]_19 ),
        .\i_LRU[0]_2 (\i_LRU[0]_2 ),
        .\i_LRU[0]_20 (\i_LRU[0]_20 ),
        .\i_LRU[0]_21 (\i_LRU[0]_21 ),
        .\i_LRU[0]_22 (\i_LRU[0]_22 ),
        .\i_LRU[0]_23 (\i_LRU[0]_23 ),
        .\i_LRU[0]_24 (\i_LRU[0]_24 ),
        .\i_LRU[0]_25 (\i_LRU[0]_25 ),
        .\i_LRU[0]_26 (\i_LRU[0]_26 ),
        .\i_LRU[0]_27 (\i_LRU[0]_27 ),
        .\i_LRU[0]_28 (\i_LRU[0]_28 ),
        .\i_LRU[0]_29 (\i_LRU[0]_29 ),
        .\i_LRU[0]_3 (\i_LRU[0]_3 ),
        .\i_LRU[0]_30 (\i_LRU[0]_30 ),
        .\i_LRU[0]_4 (\i_LRU[0]_4 ),
        .\i_LRU[0]_5 (\i_LRU[0]_5 ),
        .\i_LRU[0]_6 (\i_LRU[0]_6 ),
        .\i_LRU[0]_7 (\i_LRU[0]_7 ),
        .\i_LRU[0]_8 (\i_LRU[0]_8 ),
        .\i_LRU[0]_9 (\i_LRU[0]_9 ),
        .i_LRU_IBUF(i_LRU_IBUF),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[127:96]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF[1]),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[31]_i_1 (\o_block_to_mem_reg[31]_i_1 ),
        .o_data(\output_column[0]_0 ));
  data_mem_column_11 \genblk1[1].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\i_LRU[0] (\i_LRU[0]_31 ),
        .\i_LRU[0]_0 (\i_LRU[0]_32 ),
        .\i_LRU[0]_1 (\i_LRU[0]_33 ),
        .\i_LRU[0]_10 (\i_LRU[0]_42 ),
        .\i_LRU[0]_11 (\i_LRU[0]_43 ),
        .\i_LRU[0]_12 (\i_LRU[0]_44 ),
        .\i_LRU[0]_13 (\i_LRU[0]_45 ),
        .\i_LRU[0]_14 (\i_LRU[0]_46 ),
        .\i_LRU[0]_15 (\i_LRU[0]_47 ),
        .\i_LRU[0]_16 (\i_LRU[0]_48 ),
        .\i_LRU[0]_17 (\i_LRU[0]_49 ),
        .\i_LRU[0]_18 (\i_LRU[0]_50 ),
        .\i_LRU[0]_19 (\i_LRU[0]_51 ),
        .\i_LRU[0]_2 (\i_LRU[0]_34 ),
        .\i_LRU[0]_20 (\i_LRU[0]_52 ),
        .\i_LRU[0]_21 (\i_LRU[0]_53 ),
        .\i_LRU[0]_22 (\i_LRU[0]_54 ),
        .\i_LRU[0]_23 (\i_LRU[0]_55 ),
        .\i_LRU[0]_24 (\i_LRU[0]_56 ),
        .\i_LRU[0]_25 (\i_LRU[0]_57 ),
        .\i_LRU[0]_26 (\i_LRU[0]_58 ),
        .\i_LRU[0]_27 (\i_LRU[0]_59 ),
        .\i_LRU[0]_28 (\i_LRU[0]_60 ),
        .\i_LRU[0]_29 (\i_LRU[0]_61 ),
        .\i_LRU[0]_3 (\i_LRU[0]_35 ),
        .\i_LRU[0]_30 (\i_LRU[0]_62 ),
        .\i_LRU[0]_4 (\i_LRU[0]_36 ),
        .\i_LRU[0]_5 (\i_LRU[0]_37 ),
        .\i_LRU[0]_6 (\i_LRU[0]_38 ),
        .\i_LRU[0]_7 (\i_LRU[0]_39 ),
        .\i_LRU[0]_8 (\i_LRU[0]_40 ),
        .\i_LRU[0]_9 (\i_LRU[0]_41 ),
        .i_LRU_IBUF(i_LRU_IBUF),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[95:64]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF[1]),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[63]_i_1 (\o_block_to_mem_reg[63]_i_1 ),
        .o_data(\output_column[1]_1 ));
  data_mem_column_12 \genblk1[2].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[0] (\data_out_from_way[0] ),
        .\i_LRU[0] (\i_LRU[0]_63 ),
        .\i_LRU[0]_0 (\i_LRU[0]_64 ),
        .\i_LRU[0]_1 (\i_LRU[0]_65 ),
        .\i_LRU[0]_10 (\i_LRU[0]_74 ),
        .\i_LRU[0]_11 (\i_LRU[0]_75 ),
        .\i_LRU[0]_12 (\i_LRU[0]_76 ),
        .\i_LRU[0]_13 (\i_LRU[0]_77 ),
        .\i_LRU[0]_14 (\i_LRU[0]_78 ),
        .\i_LRU[0]_15 (\i_LRU[0]_79 ),
        .\i_LRU[0]_16 (\i_LRU[0]_80 ),
        .\i_LRU[0]_17 (\i_LRU[0]_81 ),
        .\i_LRU[0]_18 (\i_LRU[0]_82 ),
        .\i_LRU[0]_19 (\i_LRU[0]_83 ),
        .\i_LRU[0]_2 (\i_LRU[0]_66 ),
        .\i_LRU[0]_20 (\i_LRU[0]_84 ),
        .\i_LRU[0]_21 (\i_LRU[0]_85 ),
        .\i_LRU[0]_22 (\i_LRU[0]_86 ),
        .\i_LRU[0]_23 (\i_LRU[0]_87 ),
        .\i_LRU[0]_24 (\i_LRU[0]_88 ),
        .\i_LRU[0]_25 (\i_LRU[0]_89 ),
        .\i_LRU[0]_26 (\i_LRU[0]_90 ),
        .\i_LRU[0]_27 (\i_LRU[0]_91 ),
        .\i_LRU[0]_28 (\i_LRU[0]_92 ),
        .\i_LRU[0]_29 (\i_LRU[0]_93 ),
        .\i_LRU[0]_3 (\i_LRU[0]_67 ),
        .\i_LRU[0]_30 (\i_LRU[0]_94 ),
        .\i_LRU[0]_4 (\i_LRU[0]_68 ),
        .\i_LRU[0]_5 (\i_LRU[0]_69 ),
        .\i_LRU[0]_6 (\i_LRU[0]_70 ),
        .\i_LRU[0]_7 (\i_LRU[0]_71 ),
        .\i_LRU[0]_8 (\i_LRU[0]_72 ),
        .\i_LRU[0]_9 (\i_LRU[0]_73 ),
        .i_LRU_IBUF(i_LRU_IBUF),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[63:32]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_rd_IBUF(i_rd_IBUF),
        .\i_way[0] (\i_way[0] ),
        .\i_way[0]_0 (\i_way[0]_0 ),
        .\i_way[0]_1 (\i_way[0]_1 ),
        .\i_way[0]_10 (\i_way[0]_10 ),
        .\i_way[0]_11 (\i_way[0]_11 ),
        .\i_way[0]_12 (\i_way[0]_12 ),
        .\i_way[0]_13 (\i_way[0]_13 ),
        .\i_way[0]_14 (\i_way[0]_14 ),
        .\i_way[0]_15 (\i_way[0]_15 ),
        .\i_way[0]_16 (\i_way[0]_16 ),
        .\i_way[0]_17 (\i_way[0]_17 ),
        .\i_way[0]_18 (\i_way[0]_18 ),
        .\i_way[0]_19 (\i_way[0]_19 ),
        .\i_way[0]_2 (\i_way[0]_2 ),
        .\i_way[0]_20 (\i_way[0]_20 ),
        .\i_way[0]_21 (\i_way[0]_21 ),
        .\i_way[0]_22 (\i_way[0]_22 ),
        .\i_way[0]_23 (\i_way[0]_23 ),
        .\i_way[0]_24 (\i_way[0]_24 ),
        .\i_way[0]_25 (\i_way[0]_25 ),
        .\i_way[0]_26 (\i_way[0]_26 ),
        .\i_way[0]_27 (\i_way[0]_27 ),
        .\i_way[0]_28 (\i_way[0]_28 ),
        .\i_way[0]_29 (\i_way[0]_29 ),
        .\i_way[0]_3 (\i_way[0]_3 ),
        .\i_way[0]_30 (\i_way[0]_30 ),
        .\i_way[0]_4 (\i_way[0]_4 ),
        .\i_way[0]_5 (\i_way[0]_5 ),
        .\i_way[0]_6 (\i_way[0]_6 ),
        .\i_way[0]_7 (\i_way[0]_7 ),
        .\i_way[0]_8 (\i_way[0]_8 ),
        .\i_way[0]_9 (\i_way[0]_9 ),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[95]_i_1 (o_data),
        .o_data(\output_column[3]_3 ),
        .\o_data_to_core_reg[31]_i_2_0 (\output_column[0]_0 ),
        .\o_data_to_core_reg[31]_i_2_1 (\output_column[1]_1 ));
  data_mem_column_13 \genblk1[3].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\i_LRU[0] (\i_LRU[0]_95 ),
        .\i_LRU[0]_0 (\i_LRU[0]_96 ),
        .\i_LRU[0]_1 (\i_LRU[0]_97 ),
        .\i_LRU[0]_10 (\i_LRU[0]_106 ),
        .\i_LRU[0]_11 (\i_LRU[0]_107 ),
        .\i_LRU[0]_12 (\i_LRU[0]_108 ),
        .\i_LRU[0]_13 (\i_LRU[0]_109 ),
        .\i_LRU[0]_14 (\i_LRU[0]_110 ),
        .\i_LRU[0]_15 (\i_LRU[0]_111 ),
        .\i_LRU[0]_16 (\i_LRU[0]_112 ),
        .\i_LRU[0]_17 (\i_LRU[0]_113 ),
        .\i_LRU[0]_18 (\i_LRU[0]_114 ),
        .\i_LRU[0]_19 (\i_LRU[0]_115 ),
        .\i_LRU[0]_2 (\i_LRU[0]_98 ),
        .\i_LRU[0]_20 (\i_LRU[0]_116 ),
        .\i_LRU[0]_21 (\i_LRU[0]_117 ),
        .\i_LRU[0]_22 (\i_LRU[0]_118 ),
        .\i_LRU[0]_23 (\i_LRU[0]_119 ),
        .\i_LRU[0]_24 (\i_LRU[0]_120 ),
        .\i_LRU[0]_25 (\i_LRU[0]_121 ),
        .\i_LRU[0]_26 (\i_LRU[0]_122 ),
        .\i_LRU[0]_27 (\i_LRU[0]_123 ),
        .\i_LRU[0]_28 (\i_LRU[0]_124 ),
        .\i_LRU[0]_29 (\i_LRU[0]_125 ),
        .\i_LRU[0]_3 (\i_LRU[0]_99 ),
        .\i_LRU[0]_30 (\i_LRU[0]_126 ),
        .\i_LRU[0]_4 (\i_LRU[0]_100 ),
        .\i_LRU[0]_5 (\i_LRU[0]_101 ),
        .\i_LRU[0]_6 (\i_LRU[0]_102 ),
        .\i_LRU[0]_7 (\i_LRU[0]_103 ),
        .\i_LRU[0]_8 (\i_LRU[0]_104 ),
        .\i_LRU[0]_9 (\i_LRU[0]_105 ),
        .i_LRU_IBUF(i_LRU_IBUF),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[31:0]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF[1]),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[127]_i_1 (\o_block_to_mem_reg[127]_i_1 ),
        .o_data(\output_column[3]_3 ));
endmodule

(* ORIG_REF_NAME = "data_mem_way" *) 
module data_mem_way_1
   (\data_out_from_way[2] ,
    D,
    i_offset_IBUF,
    o_data,
    \o_block_to_mem_reg[0] ,
    \o_block_to_mem_reg[1] ,
    \o_block_to_mem_reg[2] ,
    \o_block_to_mem_reg[3] ,
    \o_block_to_mem_reg[4] ,
    \o_block_to_mem_reg[5] ,
    \o_block_to_mem_reg[6] ,
    \o_block_to_mem_reg[7] ,
    \o_block_to_mem_reg[8] ,
    \o_block_to_mem_reg[9] ,
    \o_block_to_mem_reg[10] ,
    \o_block_to_mem_reg[11] ,
    \o_block_to_mem_reg[12] ,
    \o_block_to_mem_reg[13] ,
    \o_block_to_mem_reg[14] ,
    \o_block_to_mem_reg[15] ,
    \o_block_to_mem_reg[16] ,
    \o_block_to_mem_reg[17] ,
    \o_block_to_mem_reg[18] ,
    \o_block_to_mem_reg[19] ,
    \o_block_to_mem_reg[20] ,
    \o_block_to_mem_reg[21] ,
    \o_block_to_mem_reg[22] ,
    \o_block_to_mem_reg[23] ,
    \o_block_to_mem_reg[24] ,
    \o_block_to_mem_reg[25] ,
    \o_block_to_mem_reg[26] ,
    \o_block_to_mem_reg[27] ,
    \o_block_to_mem_reg[28] ,
    \o_block_to_mem_reg[29] ,
    \o_block_to_mem_reg[30] ,
    \o_block_to_mem_reg[31] ,
    \o_block_to_mem_reg[63] ,
    \o_block_to_mem_reg[32] ,
    \o_block_to_mem_reg[33] ,
    \o_block_to_mem_reg[34] ,
    \o_block_to_mem_reg[35] ,
    \o_block_to_mem_reg[36] ,
    \o_block_to_mem_reg[37] ,
    \o_block_to_mem_reg[38] ,
    \o_block_to_mem_reg[39] ,
    \o_block_to_mem_reg[40] ,
    \o_block_to_mem_reg[41] ,
    \o_block_to_mem_reg[42] ,
    \o_block_to_mem_reg[43] ,
    \o_block_to_mem_reg[44] ,
    \o_block_to_mem_reg[45] ,
    \o_block_to_mem_reg[46] ,
    \o_block_to_mem_reg[47] ,
    \o_block_to_mem_reg[48] ,
    \o_block_to_mem_reg[49] ,
    \o_block_to_mem_reg[50] ,
    \o_block_to_mem_reg[51] ,
    \o_block_to_mem_reg[52] ,
    \o_block_to_mem_reg[53] ,
    \o_block_to_mem_reg[54] ,
    \o_block_to_mem_reg[55] ,
    \o_block_to_mem_reg[56] ,
    \o_block_to_mem_reg[57] ,
    \o_block_to_mem_reg[58] ,
    \o_block_to_mem_reg[59] ,
    \o_block_to_mem_reg[60] ,
    \o_block_to_mem_reg[61] ,
    \o_block_to_mem_reg[62] ,
    \o_block_to_mem_reg[63]_0 ,
    \o_block_to_mem_reg[95] ,
    \o_block_to_mem_reg[64] ,
    \o_block_to_mem_reg[65] ,
    \o_block_to_mem_reg[66] ,
    \o_block_to_mem_reg[67] ,
    \o_block_to_mem_reg[68] ,
    \o_block_to_mem_reg[69] ,
    \o_block_to_mem_reg[70] ,
    \o_block_to_mem_reg[71] ,
    \o_block_to_mem_reg[72] ,
    \o_block_to_mem_reg[73] ,
    \o_block_to_mem_reg[74] ,
    \o_block_to_mem_reg[75] ,
    \o_block_to_mem_reg[76] ,
    \o_block_to_mem_reg[77] ,
    \o_block_to_mem_reg[78] ,
    \o_block_to_mem_reg[79] ,
    \o_block_to_mem_reg[80] ,
    \o_block_to_mem_reg[81] ,
    \o_block_to_mem_reg[82] ,
    \o_block_to_mem_reg[83] ,
    \o_block_to_mem_reg[84] ,
    \o_block_to_mem_reg[85] ,
    \o_block_to_mem_reg[86] ,
    \o_block_to_mem_reg[87] ,
    \o_block_to_mem_reg[88] ,
    \o_block_to_mem_reg[89] ,
    \o_block_to_mem_reg[90] ,
    \o_block_to_mem_reg[91] ,
    \o_block_to_mem_reg[92] ,
    \o_block_to_mem_reg[93] ,
    \o_block_to_mem_reg[94] ,
    \o_block_to_mem_reg[95]_0 ,
    \o_block_to_mem_reg[127] ,
    \o_block_to_mem_reg[96] ,
    \o_block_to_mem_reg[97] ,
    \o_block_to_mem_reg[98] ,
    \o_block_to_mem_reg[99] ,
    \o_block_to_mem_reg[100] ,
    \o_block_to_mem_reg[101] ,
    \o_block_to_mem_reg[102] ,
    \o_block_to_mem_reg[103] ,
    \o_block_to_mem_reg[104] ,
    \o_block_to_mem_reg[105] ,
    \o_block_to_mem_reg[106] ,
    \o_block_to_mem_reg[107] ,
    \o_block_to_mem_reg[108] ,
    \o_block_to_mem_reg[109] ,
    \o_block_to_mem_reg[110] ,
    \o_block_to_mem_reg[111] ,
    \o_block_to_mem_reg[112] ,
    \o_block_to_mem_reg[113] ,
    \o_block_to_mem_reg[114] ,
    \o_block_to_mem_reg[115] ,
    \o_block_to_mem_reg[116] ,
    \o_block_to_mem_reg[117] ,
    \o_block_to_mem_reg[118] ,
    \o_block_to_mem_reg[119] ,
    \o_block_to_mem_reg[120] ,
    \o_block_to_mem_reg[121] ,
    \o_block_to_mem_reg[122] ,
    \o_block_to_mem_reg[123] ,
    \o_block_to_mem_reg[124] ,
    \o_block_to_mem_reg[125] ,
    \o_block_to_mem_reg[126] ,
    \o_block_to_mem_reg[127]_0 ,
    i_LRU_IBUF,
    i_way_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]\data_out_from_way[2] ;
  output [127:0]D;
  input [1:0]i_offset_IBUF;
  input [31:0]o_data;
  input \o_block_to_mem_reg[0] ;
  input \o_block_to_mem_reg[1] ;
  input \o_block_to_mem_reg[2] ;
  input \o_block_to_mem_reg[3] ;
  input \o_block_to_mem_reg[4] ;
  input \o_block_to_mem_reg[5] ;
  input \o_block_to_mem_reg[6] ;
  input \o_block_to_mem_reg[7] ;
  input \o_block_to_mem_reg[8] ;
  input \o_block_to_mem_reg[9] ;
  input \o_block_to_mem_reg[10] ;
  input \o_block_to_mem_reg[11] ;
  input \o_block_to_mem_reg[12] ;
  input \o_block_to_mem_reg[13] ;
  input \o_block_to_mem_reg[14] ;
  input \o_block_to_mem_reg[15] ;
  input \o_block_to_mem_reg[16] ;
  input \o_block_to_mem_reg[17] ;
  input \o_block_to_mem_reg[18] ;
  input \o_block_to_mem_reg[19] ;
  input \o_block_to_mem_reg[20] ;
  input \o_block_to_mem_reg[21] ;
  input \o_block_to_mem_reg[22] ;
  input \o_block_to_mem_reg[23] ;
  input \o_block_to_mem_reg[24] ;
  input \o_block_to_mem_reg[25] ;
  input \o_block_to_mem_reg[26] ;
  input \o_block_to_mem_reg[27] ;
  input \o_block_to_mem_reg[28] ;
  input \o_block_to_mem_reg[29] ;
  input \o_block_to_mem_reg[30] ;
  input \o_block_to_mem_reg[31] ;
  input [31:0]\o_block_to_mem_reg[63] ;
  input \o_block_to_mem_reg[32] ;
  input \o_block_to_mem_reg[33] ;
  input \o_block_to_mem_reg[34] ;
  input \o_block_to_mem_reg[35] ;
  input \o_block_to_mem_reg[36] ;
  input \o_block_to_mem_reg[37] ;
  input \o_block_to_mem_reg[38] ;
  input \o_block_to_mem_reg[39] ;
  input \o_block_to_mem_reg[40] ;
  input \o_block_to_mem_reg[41] ;
  input \o_block_to_mem_reg[42] ;
  input \o_block_to_mem_reg[43] ;
  input \o_block_to_mem_reg[44] ;
  input \o_block_to_mem_reg[45] ;
  input \o_block_to_mem_reg[46] ;
  input \o_block_to_mem_reg[47] ;
  input \o_block_to_mem_reg[48] ;
  input \o_block_to_mem_reg[49] ;
  input \o_block_to_mem_reg[50] ;
  input \o_block_to_mem_reg[51] ;
  input \o_block_to_mem_reg[52] ;
  input \o_block_to_mem_reg[53] ;
  input \o_block_to_mem_reg[54] ;
  input \o_block_to_mem_reg[55] ;
  input \o_block_to_mem_reg[56] ;
  input \o_block_to_mem_reg[57] ;
  input \o_block_to_mem_reg[58] ;
  input \o_block_to_mem_reg[59] ;
  input \o_block_to_mem_reg[60] ;
  input \o_block_to_mem_reg[61] ;
  input \o_block_to_mem_reg[62] ;
  input \o_block_to_mem_reg[63]_0 ;
  input [31:0]\o_block_to_mem_reg[95] ;
  input \o_block_to_mem_reg[64] ;
  input \o_block_to_mem_reg[65] ;
  input \o_block_to_mem_reg[66] ;
  input \o_block_to_mem_reg[67] ;
  input \o_block_to_mem_reg[68] ;
  input \o_block_to_mem_reg[69] ;
  input \o_block_to_mem_reg[70] ;
  input \o_block_to_mem_reg[71] ;
  input \o_block_to_mem_reg[72] ;
  input \o_block_to_mem_reg[73] ;
  input \o_block_to_mem_reg[74] ;
  input \o_block_to_mem_reg[75] ;
  input \o_block_to_mem_reg[76] ;
  input \o_block_to_mem_reg[77] ;
  input \o_block_to_mem_reg[78] ;
  input \o_block_to_mem_reg[79] ;
  input \o_block_to_mem_reg[80] ;
  input \o_block_to_mem_reg[81] ;
  input \o_block_to_mem_reg[82] ;
  input \o_block_to_mem_reg[83] ;
  input \o_block_to_mem_reg[84] ;
  input \o_block_to_mem_reg[85] ;
  input \o_block_to_mem_reg[86] ;
  input \o_block_to_mem_reg[87] ;
  input \o_block_to_mem_reg[88] ;
  input \o_block_to_mem_reg[89] ;
  input \o_block_to_mem_reg[90] ;
  input \o_block_to_mem_reg[91] ;
  input \o_block_to_mem_reg[92] ;
  input \o_block_to_mem_reg[93] ;
  input \o_block_to_mem_reg[94] ;
  input \o_block_to_mem_reg[95]_0 ;
  input [31:0]\o_block_to_mem_reg[127] ;
  input \o_block_to_mem_reg[96] ;
  input \o_block_to_mem_reg[97] ;
  input \o_block_to_mem_reg[98] ;
  input \o_block_to_mem_reg[99] ;
  input \o_block_to_mem_reg[100] ;
  input \o_block_to_mem_reg[101] ;
  input \o_block_to_mem_reg[102] ;
  input \o_block_to_mem_reg[103] ;
  input \o_block_to_mem_reg[104] ;
  input \o_block_to_mem_reg[105] ;
  input \o_block_to_mem_reg[106] ;
  input \o_block_to_mem_reg[107] ;
  input \o_block_to_mem_reg[108] ;
  input \o_block_to_mem_reg[109] ;
  input \o_block_to_mem_reg[110] ;
  input \o_block_to_mem_reg[111] ;
  input \o_block_to_mem_reg[112] ;
  input \o_block_to_mem_reg[113] ;
  input \o_block_to_mem_reg[114] ;
  input \o_block_to_mem_reg[115] ;
  input \o_block_to_mem_reg[116] ;
  input \o_block_to_mem_reg[117] ;
  input \o_block_to_mem_reg[118] ;
  input \o_block_to_mem_reg[119] ;
  input \o_block_to_mem_reg[120] ;
  input \o_block_to_mem_reg[121] ;
  input \o_block_to_mem_reg[122] ;
  input \o_block_to_mem_reg[123] ;
  input \o_block_to_mem_reg[124] ;
  input \o_block_to_mem_reg[125] ;
  input \o_block_to_mem_reg[126] ;
  input \o_block_to_mem_reg[127]_0 ;
  input [3:0]i_LRU_IBUF;
  input [0:0]i_way_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [127:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire [127:0]D;
  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[2] ;
  wire \genblk1[3].data_column_n_34 ;
  wire \genblk1[3].data_column_n_67 ;
  wire [3:0]i_LRU_IBUF;
  wire [31:0]i_data_from_core_IBUF;
  wire [127:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire [0:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire \o_block_to_mem_reg[0] ;
  wire \o_block_to_mem_reg[100] ;
  wire \o_block_to_mem_reg[101] ;
  wire \o_block_to_mem_reg[102] ;
  wire \o_block_to_mem_reg[103] ;
  wire \o_block_to_mem_reg[104] ;
  wire \o_block_to_mem_reg[105] ;
  wire \o_block_to_mem_reg[106] ;
  wire \o_block_to_mem_reg[107] ;
  wire \o_block_to_mem_reg[108] ;
  wire \o_block_to_mem_reg[109] ;
  wire \o_block_to_mem_reg[10] ;
  wire \o_block_to_mem_reg[110] ;
  wire \o_block_to_mem_reg[111] ;
  wire \o_block_to_mem_reg[112] ;
  wire \o_block_to_mem_reg[113] ;
  wire \o_block_to_mem_reg[114] ;
  wire \o_block_to_mem_reg[115] ;
  wire \o_block_to_mem_reg[116] ;
  wire \o_block_to_mem_reg[117] ;
  wire \o_block_to_mem_reg[118] ;
  wire \o_block_to_mem_reg[119] ;
  wire \o_block_to_mem_reg[11] ;
  wire \o_block_to_mem_reg[120] ;
  wire \o_block_to_mem_reg[121] ;
  wire \o_block_to_mem_reg[122] ;
  wire \o_block_to_mem_reg[123] ;
  wire \o_block_to_mem_reg[124] ;
  wire \o_block_to_mem_reg[125] ;
  wire \o_block_to_mem_reg[126] ;
  wire [31:0]\o_block_to_mem_reg[127] ;
  wire \o_block_to_mem_reg[127]_0 ;
  wire \o_block_to_mem_reg[12] ;
  wire \o_block_to_mem_reg[13] ;
  wire \o_block_to_mem_reg[14] ;
  wire \o_block_to_mem_reg[15] ;
  wire \o_block_to_mem_reg[16] ;
  wire \o_block_to_mem_reg[17] ;
  wire \o_block_to_mem_reg[18] ;
  wire \o_block_to_mem_reg[19] ;
  wire \o_block_to_mem_reg[1] ;
  wire \o_block_to_mem_reg[20] ;
  wire \o_block_to_mem_reg[21] ;
  wire \o_block_to_mem_reg[22] ;
  wire \o_block_to_mem_reg[23] ;
  wire \o_block_to_mem_reg[24] ;
  wire \o_block_to_mem_reg[25] ;
  wire \o_block_to_mem_reg[26] ;
  wire \o_block_to_mem_reg[27] ;
  wire \o_block_to_mem_reg[28] ;
  wire \o_block_to_mem_reg[29] ;
  wire \o_block_to_mem_reg[2] ;
  wire \o_block_to_mem_reg[30] ;
  wire \o_block_to_mem_reg[31] ;
  wire \o_block_to_mem_reg[32] ;
  wire \o_block_to_mem_reg[33] ;
  wire \o_block_to_mem_reg[34] ;
  wire \o_block_to_mem_reg[35] ;
  wire \o_block_to_mem_reg[36] ;
  wire \o_block_to_mem_reg[37] ;
  wire \o_block_to_mem_reg[38] ;
  wire \o_block_to_mem_reg[39] ;
  wire \o_block_to_mem_reg[3] ;
  wire \o_block_to_mem_reg[40] ;
  wire \o_block_to_mem_reg[41] ;
  wire \o_block_to_mem_reg[42] ;
  wire \o_block_to_mem_reg[43] ;
  wire \o_block_to_mem_reg[44] ;
  wire \o_block_to_mem_reg[45] ;
  wire \o_block_to_mem_reg[46] ;
  wire \o_block_to_mem_reg[47] ;
  wire \o_block_to_mem_reg[48] ;
  wire \o_block_to_mem_reg[49] ;
  wire \o_block_to_mem_reg[4] ;
  wire \o_block_to_mem_reg[50] ;
  wire \o_block_to_mem_reg[51] ;
  wire \o_block_to_mem_reg[52] ;
  wire \o_block_to_mem_reg[53] ;
  wire \o_block_to_mem_reg[54] ;
  wire \o_block_to_mem_reg[55] ;
  wire \o_block_to_mem_reg[56] ;
  wire \o_block_to_mem_reg[57] ;
  wire \o_block_to_mem_reg[58] ;
  wire \o_block_to_mem_reg[59] ;
  wire \o_block_to_mem_reg[5] ;
  wire \o_block_to_mem_reg[60] ;
  wire \o_block_to_mem_reg[61] ;
  wire \o_block_to_mem_reg[62] ;
  wire [31:0]\o_block_to_mem_reg[63] ;
  wire \o_block_to_mem_reg[63]_0 ;
  wire \o_block_to_mem_reg[64] ;
  wire \o_block_to_mem_reg[65] ;
  wire \o_block_to_mem_reg[66] ;
  wire \o_block_to_mem_reg[67] ;
  wire \o_block_to_mem_reg[68] ;
  wire \o_block_to_mem_reg[69] ;
  wire \o_block_to_mem_reg[6] ;
  wire \o_block_to_mem_reg[70] ;
  wire \o_block_to_mem_reg[71] ;
  wire \o_block_to_mem_reg[72] ;
  wire \o_block_to_mem_reg[73] ;
  wire \o_block_to_mem_reg[74] ;
  wire \o_block_to_mem_reg[75] ;
  wire \o_block_to_mem_reg[76] ;
  wire \o_block_to_mem_reg[77] ;
  wire \o_block_to_mem_reg[78] ;
  wire \o_block_to_mem_reg[79] ;
  wire \o_block_to_mem_reg[7] ;
  wire \o_block_to_mem_reg[80] ;
  wire \o_block_to_mem_reg[81] ;
  wire \o_block_to_mem_reg[82] ;
  wire \o_block_to_mem_reg[83] ;
  wire \o_block_to_mem_reg[84] ;
  wire \o_block_to_mem_reg[85] ;
  wire \o_block_to_mem_reg[86] ;
  wire \o_block_to_mem_reg[87] ;
  wire \o_block_to_mem_reg[88] ;
  wire \o_block_to_mem_reg[89] ;
  wire \o_block_to_mem_reg[8] ;
  wire \o_block_to_mem_reg[90] ;
  wire \o_block_to_mem_reg[91] ;
  wire \o_block_to_mem_reg[92] ;
  wire \o_block_to_mem_reg[93] ;
  wire \o_block_to_mem_reg[94] ;
  wire [31:0]\o_block_to_mem_reg[95] ;
  wire \o_block_to_mem_reg[95]_0 ;
  wire \o_block_to_mem_reg[96] ;
  wire \o_block_to_mem_reg[97] ;
  wire \o_block_to_mem_reg[98] ;
  wire \o_block_to_mem_reg[99] ;
  wire \o_block_to_mem_reg[9] ;
  wire [31:0]o_data;
  wire [31:0]\output_column[0]_0 ;
  wire [31:0]\output_column[1]_1 ;
  wire [31:0]\output_column[3]_3 ;

  data_mem_column_6 \genblk1[0].data_column 
       (.D(D[31:0]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[127:96]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[0] (\o_block_to_mem_reg[0] ),
        .\o_block_to_mem_reg[10] (\o_block_to_mem_reg[10] ),
        .\o_block_to_mem_reg[11] (\o_block_to_mem_reg[11] ),
        .\o_block_to_mem_reg[12] (\o_block_to_mem_reg[12] ),
        .\o_block_to_mem_reg[13] (\o_block_to_mem_reg[13] ),
        .\o_block_to_mem_reg[14] (\o_block_to_mem_reg[14] ),
        .\o_block_to_mem_reg[15] (\o_block_to_mem_reg[15] ),
        .\o_block_to_mem_reg[16] (\o_block_to_mem_reg[16] ),
        .\o_block_to_mem_reg[17] (\o_block_to_mem_reg[17] ),
        .\o_block_to_mem_reg[18] (\o_block_to_mem_reg[18] ),
        .\o_block_to_mem_reg[19] (\o_block_to_mem_reg[19] ),
        .\o_block_to_mem_reg[1] (\o_block_to_mem_reg[1] ),
        .\o_block_to_mem_reg[20] (\o_block_to_mem_reg[20] ),
        .\o_block_to_mem_reg[21] (\o_block_to_mem_reg[21] ),
        .\o_block_to_mem_reg[22] (\o_block_to_mem_reg[22] ),
        .\o_block_to_mem_reg[23] (\o_block_to_mem_reg[23] ),
        .\o_block_to_mem_reg[24] (\o_block_to_mem_reg[24] ),
        .\o_block_to_mem_reg[25] (\o_block_to_mem_reg[25] ),
        .\o_block_to_mem_reg[26] (\o_block_to_mem_reg[26] ),
        .\o_block_to_mem_reg[27] (\o_block_to_mem_reg[27] ),
        .\o_block_to_mem_reg[28] (\o_block_to_mem_reg[28] ),
        .\o_block_to_mem_reg[29] (\o_block_to_mem_reg[29] ),
        .\o_block_to_mem_reg[2] (\o_block_to_mem_reg[2] ),
        .\o_block_to_mem_reg[30] (\o_block_to_mem_reg[30] ),
        .\o_block_to_mem_reg[31] (\genblk1[3].data_column_n_34 ),
        .\o_block_to_mem_reg[31]_0 (\genblk1[3].data_column_n_67 ),
        .\o_block_to_mem_reg[31]_1 (o_data),
        .\o_block_to_mem_reg[31]_2 (\o_block_to_mem_reg[31] ),
        .\o_block_to_mem_reg[3] (\o_block_to_mem_reg[3] ),
        .\o_block_to_mem_reg[4] (\o_block_to_mem_reg[4] ),
        .\o_block_to_mem_reg[5] (\o_block_to_mem_reg[5] ),
        .\o_block_to_mem_reg[6] (\o_block_to_mem_reg[6] ),
        .\o_block_to_mem_reg[7] (\o_block_to_mem_reg[7] ),
        .\o_block_to_mem_reg[8] (\o_block_to_mem_reg[8] ),
        .\o_block_to_mem_reg[9] (\o_block_to_mem_reg[9] ),
        .o_data(\output_column[0]_0 ));
  data_mem_column_7 \genblk1[1].data_column 
       (.D(D[63:32]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[95:64]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[32] (\o_block_to_mem_reg[32] ),
        .\o_block_to_mem_reg[33] (\o_block_to_mem_reg[33] ),
        .\o_block_to_mem_reg[34] (\o_block_to_mem_reg[34] ),
        .\o_block_to_mem_reg[35] (\o_block_to_mem_reg[35] ),
        .\o_block_to_mem_reg[36] (\o_block_to_mem_reg[36] ),
        .\o_block_to_mem_reg[37] (\o_block_to_mem_reg[37] ),
        .\o_block_to_mem_reg[38] (\o_block_to_mem_reg[38] ),
        .\o_block_to_mem_reg[39] (\o_block_to_mem_reg[39] ),
        .\o_block_to_mem_reg[40] (\o_block_to_mem_reg[40] ),
        .\o_block_to_mem_reg[41] (\o_block_to_mem_reg[41] ),
        .\o_block_to_mem_reg[42] (\o_block_to_mem_reg[42] ),
        .\o_block_to_mem_reg[43] (\o_block_to_mem_reg[43] ),
        .\o_block_to_mem_reg[44] (\o_block_to_mem_reg[44] ),
        .\o_block_to_mem_reg[45] (\o_block_to_mem_reg[45] ),
        .\o_block_to_mem_reg[46] (\o_block_to_mem_reg[46] ),
        .\o_block_to_mem_reg[47] (\o_block_to_mem_reg[47] ),
        .\o_block_to_mem_reg[48] (\o_block_to_mem_reg[48] ),
        .\o_block_to_mem_reg[49] (\o_block_to_mem_reg[49] ),
        .\o_block_to_mem_reg[50] (\o_block_to_mem_reg[50] ),
        .\o_block_to_mem_reg[51] (\o_block_to_mem_reg[51] ),
        .\o_block_to_mem_reg[52] (\o_block_to_mem_reg[52] ),
        .\o_block_to_mem_reg[53] (\o_block_to_mem_reg[53] ),
        .\o_block_to_mem_reg[54] (\o_block_to_mem_reg[54] ),
        .\o_block_to_mem_reg[55] (\o_block_to_mem_reg[55] ),
        .\o_block_to_mem_reg[56] (\o_block_to_mem_reg[56] ),
        .\o_block_to_mem_reg[57] (\o_block_to_mem_reg[57] ),
        .\o_block_to_mem_reg[58] (\o_block_to_mem_reg[58] ),
        .\o_block_to_mem_reg[59] (\o_block_to_mem_reg[59] ),
        .\o_block_to_mem_reg[60] (\o_block_to_mem_reg[60] ),
        .\o_block_to_mem_reg[61] (\o_block_to_mem_reg[61] ),
        .\o_block_to_mem_reg[62] (\o_block_to_mem_reg[62] ),
        .\o_block_to_mem_reg[63] (\genblk1[3].data_column_n_34 ),
        .\o_block_to_mem_reg[63]_0 (\genblk1[3].data_column_n_67 ),
        .\o_block_to_mem_reg[63]_1 (\o_block_to_mem_reg[63] ),
        .\o_block_to_mem_reg[63]_2 (\o_block_to_mem_reg[63]_0 ),
        .o_data(\output_column[1]_1 ));
  data_mem_column_8 \genblk1[2].data_column 
       (.D(D[95:64]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[2] (\data_out_from_way[2] ),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[63:32]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[64] (\o_block_to_mem_reg[64] ),
        .\o_block_to_mem_reg[65] (\o_block_to_mem_reg[65] ),
        .\o_block_to_mem_reg[66] (\o_block_to_mem_reg[66] ),
        .\o_block_to_mem_reg[67] (\o_block_to_mem_reg[67] ),
        .\o_block_to_mem_reg[68] (\o_block_to_mem_reg[68] ),
        .\o_block_to_mem_reg[69] (\o_block_to_mem_reg[69] ),
        .\o_block_to_mem_reg[70] (\o_block_to_mem_reg[70] ),
        .\o_block_to_mem_reg[71] (\o_block_to_mem_reg[71] ),
        .\o_block_to_mem_reg[72] (\o_block_to_mem_reg[72] ),
        .\o_block_to_mem_reg[73] (\o_block_to_mem_reg[73] ),
        .\o_block_to_mem_reg[74] (\o_block_to_mem_reg[74] ),
        .\o_block_to_mem_reg[75] (\o_block_to_mem_reg[75] ),
        .\o_block_to_mem_reg[76] (\o_block_to_mem_reg[76] ),
        .\o_block_to_mem_reg[77] (\o_block_to_mem_reg[77] ),
        .\o_block_to_mem_reg[78] (\o_block_to_mem_reg[78] ),
        .\o_block_to_mem_reg[79] (\o_block_to_mem_reg[79] ),
        .\o_block_to_mem_reg[80] (\o_block_to_mem_reg[80] ),
        .\o_block_to_mem_reg[81] (\o_block_to_mem_reg[81] ),
        .\o_block_to_mem_reg[82] (\o_block_to_mem_reg[82] ),
        .\o_block_to_mem_reg[83] (\o_block_to_mem_reg[83] ),
        .\o_block_to_mem_reg[84] (\o_block_to_mem_reg[84] ),
        .\o_block_to_mem_reg[85] (\o_block_to_mem_reg[85] ),
        .\o_block_to_mem_reg[86] (\o_block_to_mem_reg[86] ),
        .\o_block_to_mem_reg[87] (\o_block_to_mem_reg[87] ),
        .\o_block_to_mem_reg[88] (\o_block_to_mem_reg[88] ),
        .\o_block_to_mem_reg[89] (\o_block_to_mem_reg[89] ),
        .\o_block_to_mem_reg[90] (\o_block_to_mem_reg[90] ),
        .\o_block_to_mem_reg[91] (\o_block_to_mem_reg[91] ),
        .\o_block_to_mem_reg[92] (\o_block_to_mem_reg[92] ),
        .\o_block_to_mem_reg[93] (\o_block_to_mem_reg[93] ),
        .\o_block_to_mem_reg[94] (\o_block_to_mem_reg[94] ),
        .\o_block_to_mem_reg[95] (\genblk1[3].data_column_n_34 ),
        .\o_block_to_mem_reg[95]_0 (\genblk1[3].data_column_n_67 ),
        .\o_block_to_mem_reg[95]_1 (\o_block_to_mem_reg[95] ),
        .\o_block_to_mem_reg[95]_2 (\o_block_to_mem_reg[95]_0 ),
        .o_data(\output_column[3]_3 ),
        .\o_data_to_core_reg[31]_i_5 (\output_column[0]_0 ),
        .\o_data_to_core_reg[31]_i_5_0 (\output_column[1]_1 ));
  data_mem_column_9 \genblk1[3].data_column 
       (.D(D[127:96]),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\i_LRU[1] (\genblk1[3].data_column_n_34 ),
        .\i_LRU[2] (\genblk1[3].data_column_n_67 ),
        .i_LRU_IBUF(i_LRU_IBUF),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[31:0]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .\o_block_to_mem_reg[100] (\o_block_to_mem_reg[100] ),
        .\o_block_to_mem_reg[101] (\o_block_to_mem_reg[101] ),
        .\o_block_to_mem_reg[102] (\o_block_to_mem_reg[102] ),
        .\o_block_to_mem_reg[103] (\o_block_to_mem_reg[103] ),
        .\o_block_to_mem_reg[104] (\o_block_to_mem_reg[104] ),
        .\o_block_to_mem_reg[105] (\o_block_to_mem_reg[105] ),
        .\o_block_to_mem_reg[106] (\o_block_to_mem_reg[106] ),
        .\o_block_to_mem_reg[107] (\o_block_to_mem_reg[107] ),
        .\o_block_to_mem_reg[108] (\o_block_to_mem_reg[108] ),
        .\o_block_to_mem_reg[109] (\o_block_to_mem_reg[109] ),
        .\o_block_to_mem_reg[110] (\o_block_to_mem_reg[110] ),
        .\o_block_to_mem_reg[111] (\o_block_to_mem_reg[111] ),
        .\o_block_to_mem_reg[112] (\o_block_to_mem_reg[112] ),
        .\o_block_to_mem_reg[113] (\o_block_to_mem_reg[113] ),
        .\o_block_to_mem_reg[114] (\o_block_to_mem_reg[114] ),
        .\o_block_to_mem_reg[115] (\o_block_to_mem_reg[115] ),
        .\o_block_to_mem_reg[116] (\o_block_to_mem_reg[116] ),
        .\o_block_to_mem_reg[117] (\o_block_to_mem_reg[117] ),
        .\o_block_to_mem_reg[118] (\o_block_to_mem_reg[118] ),
        .\o_block_to_mem_reg[119] (\o_block_to_mem_reg[119] ),
        .\o_block_to_mem_reg[120] (\o_block_to_mem_reg[120] ),
        .\o_block_to_mem_reg[121] (\o_block_to_mem_reg[121] ),
        .\o_block_to_mem_reg[122] (\o_block_to_mem_reg[122] ),
        .\o_block_to_mem_reg[123] (\o_block_to_mem_reg[123] ),
        .\o_block_to_mem_reg[124] (\o_block_to_mem_reg[124] ),
        .\o_block_to_mem_reg[125] (\o_block_to_mem_reg[125] ),
        .\o_block_to_mem_reg[126] (\o_block_to_mem_reg[126] ),
        .\o_block_to_mem_reg[127] (\o_block_to_mem_reg[127] ),
        .\o_block_to_mem_reg[127]_0 (\o_block_to_mem_reg[127]_0 ),
        .\o_block_to_mem_reg[96] (\o_block_to_mem_reg[96] ),
        .\o_block_to_mem_reg[97] (\o_block_to_mem_reg[97] ),
        .\o_block_to_mem_reg[98] (\o_block_to_mem_reg[98] ),
        .\o_block_to_mem_reg[99] (\o_block_to_mem_reg[99] ),
        .o_data(\output_column[3]_3 ));
endmodule

(* ORIG_REF_NAME = "data_mem_way" *) 
module data_mem_way_2
   (D,
    o_data,
    \i_index[0] ,
    \i_index[0]_0 ,
    \i_index[0]_1 ,
    \o_data_to_core_reg[0] ,
    i_offset_IBUF,
    \data_out_from_way[2] ,
    \o_data_to_core_reg[1] ,
    \o_data_to_core_reg[2] ,
    \o_data_to_core_reg[3] ,
    \o_data_to_core_reg[4] ,
    \o_data_to_core_reg[5] ,
    \o_data_to_core_reg[6] ,
    \o_data_to_core_reg[7] ,
    \o_data_to_core_reg[8] ,
    \o_data_to_core_reg[9] ,
    \o_data_to_core_reg[10] ,
    \o_data_to_core_reg[11] ,
    \o_data_to_core_reg[12] ,
    \o_data_to_core_reg[13] ,
    \o_data_to_core_reg[14] ,
    \o_data_to_core_reg[15] ,
    \o_data_to_core_reg[16] ,
    \o_data_to_core_reg[17] ,
    \o_data_to_core_reg[18] ,
    \o_data_to_core_reg[19] ,
    \o_data_to_core_reg[20] ,
    \o_data_to_core_reg[21] ,
    \o_data_to_core_reg[22] ,
    \o_data_to_core_reg[23] ,
    \o_data_to_core_reg[24] ,
    \o_data_to_core_reg[25] ,
    \o_data_to_core_reg[26] ,
    \o_data_to_core_reg[27] ,
    \o_data_to_core_reg[28] ,
    \o_data_to_core_reg[29] ,
    \o_data_to_core_reg[30] ,
    \o_data_to_core_reg[31] ,
    i_way_IBUF,
    i_rd_IBUF,
    i_data_from_mem_valid_IBUF,
    i_data_from_mem_IBUF,
    i_data_from_core_IBUF,
    i_wr_IBUF,
    clk_IBUF_BUFG,
    i_index_IBUF);
  output [31:0]D;
  output [31:0]o_data;
  output [31:0]\i_index[0] ;
  output [31:0]\i_index[0]_0 ;
  output [31:0]\i_index[0]_1 ;
  input \o_data_to_core_reg[0] ;
  input [1:0]i_offset_IBUF;
  input [31:0]\data_out_from_way[2] ;
  input \o_data_to_core_reg[1] ;
  input \o_data_to_core_reg[2] ;
  input \o_data_to_core_reg[3] ;
  input \o_data_to_core_reg[4] ;
  input \o_data_to_core_reg[5] ;
  input \o_data_to_core_reg[6] ;
  input \o_data_to_core_reg[7] ;
  input \o_data_to_core_reg[8] ;
  input \o_data_to_core_reg[9] ;
  input \o_data_to_core_reg[10] ;
  input \o_data_to_core_reg[11] ;
  input \o_data_to_core_reg[12] ;
  input \o_data_to_core_reg[13] ;
  input \o_data_to_core_reg[14] ;
  input \o_data_to_core_reg[15] ;
  input \o_data_to_core_reg[16] ;
  input \o_data_to_core_reg[17] ;
  input \o_data_to_core_reg[18] ;
  input \o_data_to_core_reg[19] ;
  input \o_data_to_core_reg[20] ;
  input \o_data_to_core_reg[21] ;
  input \o_data_to_core_reg[22] ;
  input \o_data_to_core_reg[23] ;
  input \o_data_to_core_reg[24] ;
  input \o_data_to_core_reg[25] ;
  input \o_data_to_core_reg[26] ;
  input \o_data_to_core_reg[27] ;
  input \o_data_to_core_reg[28] ;
  input \o_data_to_core_reg[29] ;
  input \o_data_to_core_reg[30] ;
  input \o_data_to_core_reg[31] ;
  input [3:0]i_way_IBUF;
  input i_rd_IBUF;
  input i_data_from_mem_valid_IBUF;
  input [127:0]i_data_from_mem_IBUF;
  input [31:0]i_data_from_core_IBUF;
  input i_wr_IBUF;
  input clk_IBUF_BUFG;
  input [2:0]i_index_IBUF;

  wire [31:0]D;
  wire clk_IBUF_BUFG;
  wire [31:0]\data_out_from_way[2] ;
  wire \genblk1[0].data_column_n_2 ;
  wire \genblk1[0].data_column_n_35 ;
  wire \genblk1[0].data_column_n_36 ;
  wire \genblk1[0].data_column_n_37 ;
  wire \genblk1[0].data_column_n_38 ;
  wire \genblk1[0].data_column_n_39 ;
  wire \genblk1[0].data_column_n_40 ;
  wire \genblk1[0].data_column_n_41 ;
  wire \genblk1[0].data_column_n_42 ;
  wire \genblk1[0].data_column_n_43 ;
  wire \genblk1[0].data_column_n_44 ;
  wire \genblk1[0].data_column_n_45 ;
  wire \genblk1[0].data_column_n_46 ;
  wire \genblk1[0].data_column_n_47 ;
  wire \genblk1[0].data_column_n_48 ;
  wire \genblk1[0].data_column_n_49 ;
  wire \genblk1[0].data_column_n_50 ;
  wire \genblk1[0].data_column_n_51 ;
  wire \genblk1[0].data_column_n_52 ;
  wire \genblk1[0].data_column_n_53 ;
  wire \genblk1[0].data_column_n_54 ;
  wire \genblk1[0].data_column_n_55 ;
  wire \genblk1[0].data_column_n_56 ;
  wire \genblk1[0].data_column_n_57 ;
  wire \genblk1[0].data_column_n_58 ;
  wire \genblk1[0].data_column_n_59 ;
  wire \genblk1[0].data_column_n_60 ;
  wire \genblk1[0].data_column_n_61 ;
  wire \genblk1[0].data_column_n_62 ;
  wire \genblk1[0].data_column_n_63 ;
  wire \genblk1[0].data_column_n_64 ;
  wire \genblk1[0].data_column_n_65 ;
  wire [31:0]i_data_from_core_IBUF;
  wire [127:0]i_data_from_mem_IBUF;
  wire i_data_from_mem_valid_IBUF;
  wire [31:0]\i_index[0] ;
  wire [31:0]\i_index[0]_0 ;
  wire [31:0]\i_index[0]_1 ;
  wire [2:0]i_index_IBUF;
  wire [1:0]i_offset_IBUF;
  wire i_rd_IBUF;
  wire [3:0]i_way_IBUF;
  wire i_wr_IBUF;
  wire [31:0]o_data;
  wire o_data_to_core1;
  wire \o_data_to_core_reg[0] ;
  wire \o_data_to_core_reg[10] ;
  wire \o_data_to_core_reg[11] ;
  wire \o_data_to_core_reg[12] ;
  wire \o_data_to_core_reg[13] ;
  wire \o_data_to_core_reg[14] ;
  wire \o_data_to_core_reg[15] ;
  wire \o_data_to_core_reg[16] ;
  wire \o_data_to_core_reg[17] ;
  wire \o_data_to_core_reg[18] ;
  wire \o_data_to_core_reg[19] ;
  wire \o_data_to_core_reg[1] ;
  wire \o_data_to_core_reg[20] ;
  wire \o_data_to_core_reg[21] ;
  wire \o_data_to_core_reg[22] ;
  wire \o_data_to_core_reg[23] ;
  wire \o_data_to_core_reg[24] ;
  wire \o_data_to_core_reg[25] ;
  wire \o_data_to_core_reg[26] ;
  wire \o_data_to_core_reg[27] ;
  wire \o_data_to_core_reg[28] ;
  wire \o_data_to_core_reg[29] ;
  wire \o_data_to_core_reg[2] ;
  wire \o_data_to_core_reg[30] ;
  wire \o_data_to_core_reg[31] ;
  wire \o_data_to_core_reg[3] ;
  wire \o_data_to_core_reg[4] ;
  wire \o_data_to_core_reg[5] ;
  wire \o_data_to_core_reg[6] ;
  wire \o_data_to_core_reg[7] ;
  wire \o_data_to_core_reg[8] ;
  wire \o_data_to_core_reg[9] ;

  data_mem_column \genblk1[0].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .\data_out_from_way[2] (\data_out_from_way[2] ),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[127:96]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\i_index[0] ),
        .i_index_IBUF(i_index_IBUF),
        .\i_offset[1] (\genblk1[0].data_column_n_2 ),
        .\i_offset[1]_0 (\genblk1[0].data_column_n_35 ),
        .\i_offset[1]_1 (\genblk1[0].data_column_n_36 ),
        .\i_offset[1]_10 (\genblk1[0].data_column_n_45 ),
        .\i_offset[1]_11 (\genblk1[0].data_column_n_46 ),
        .\i_offset[1]_12 (\genblk1[0].data_column_n_47 ),
        .\i_offset[1]_13 (\genblk1[0].data_column_n_48 ),
        .\i_offset[1]_14 (\genblk1[0].data_column_n_49 ),
        .\i_offset[1]_15 (\genblk1[0].data_column_n_50 ),
        .\i_offset[1]_16 (\genblk1[0].data_column_n_51 ),
        .\i_offset[1]_17 (\genblk1[0].data_column_n_52 ),
        .\i_offset[1]_18 (\genblk1[0].data_column_n_53 ),
        .\i_offset[1]_19 (\genblk1[0].data_column_n_54 ),
        .\i_offset[1]_2 (\genblk1[0].data_column_n_37 ),
        .\i_offset[1]_20 (\genblk1[0].data_column_n_55 ),
        .\i_offset[1]_21 (\genblk1[0].data_column_n_56 ),
        .\i_offset[1]_22 (\genblk1[0].data_column_n_57 ),
        .\i_offset[1]_23 (\genblk1[0].data_column_n_58 ),
        .\i_offset[1]_24 (\genblk1[0].data_column_n_59 ),
        .\i_offset[1]_25 (\genblk1[0].data_column_n_60 ),
        .\i_offset[1]_26 (\genblk1[0].data_column_n_61 ),
        .\i_offset[1]_27 (\genblk1[0].data_column_n_62 ),
        .\i_offset[1]_28 (\genblk1[0].data_column_n_63 ),
        .\i_offset[1]_29 (\genblk1[0].data_column_n_64 ),
        .\i_offset[1]_3 (\genblk1[0].data_column_n_38 ),
        .\i_offset[1]_30 (\genblk1[0].data_column_n_65 ),
        .\i_offset[1]_4 (\genblk1[0].data_column_n_39 ),
        .\i_offset[1]_5 (\genblk1[0].data_column_n_40 ),
        .\i_offset[1]_6 (\genblk1[0].data_column_n_41 ),
        .\i_offset[1]_7 (\genblk1[0].data_column_n_42 ),
        .\i_offset[1]_8 (\genblk1[0].data_column_n_43 ),
        .\i_offset[1]_9 (\genblk1[0].data_column_n_44 ),
        .i_offset_IBUF(i_offset_IBUF),
        .i_rd_IBUF(i_rd_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .o_data_to_core1(o_data_to_core1));
  data_mem_column_3 \genblk1[1].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[95:64]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\i_index[0]_1 ),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF[3]),
        .i_wr_IBUF(i_wr_IBUF));
  data_mem_column_4 \genblk1[2].data_column 
       (.D(D),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[63:32]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .\i_index[0] (\i_index[0]_0 ),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_rd_IBUF(i_rd_IBUF),
        .i_way_IBUF(i_way_IBUF),
        .i_wr_IBUF(i_wr_IBUF),
        .o_data(o_data),
        .o_data_to_core1(o_data_to_core1),
        .\o_data_to_core_reg[0] (\o_data_to_core_reg[0] ),
        .\o_data_to_core_reg[0]_0 (\genblk1[0].data_column_n_2 ),
        .\o_data_to_core_reg[10] (\o_data_to_core_reg[10] ),
        .\o_data_to_core_reg[10]_0 (\genblk1[0].data_column_n_44 ),
        .\o_data_to_core_reg[11] (\o_data_to_core_reg[11] ),
        .\o_data_to_core_reg[11]_0 (\genblk1[0].data_column_n_45 ),
        .\o_data_to_core_reg[12] (\o_data_to_core_reg[12] ),
        .\o_data_to_core_reg[12]_0 (\genblk1[0].data_column_n_46 ),
        .\o_data_to_core_reg[13] (\o_data_to_core_reg[13] ),
        .\o_data_to_core_reg[13]_0 (\genblk1[0].data_column_n_47 ),
        .\o_data_to_core_reg[14] (\o_data_to_core_reg[14] ),
        .\o_data_to_core_reg[14]_0 (\genblk1[0].data_column_n_48 ),
        .\o_data_to_core_reg[15] (\o_data_to_core_reg[15] ),
        .\o_data_to_core_reg[15]_0 (\genblk1[0].data_column_n_49 ),
        .\o_data_to_core_reg[16] (\o_data_to_core_reg[16] ),
        .\o_data_to_core_reg[16]_0 (\genblk1[0].data_column_n_50 ),
        .\o_data_to_core_reg[17] (\o_data_to_core_reg[17] ),
        .\o_data_to_core_reg[17]_0 (\genblk1[0].data_column_n_51 ),
        .\o_data_to_core_reg[18] (\o_data_to_core_reg[18] ),
        .\o_data_to_core_reg[18]_0 (\genblk1[0].data_column_n_52 ),
        .\o_data_to_core_reg[19] (\o_data_to_core_reg[19] ),
        .\o_data_to_core_reg[19]_0 (\genblk1[0].data_column_n_53 ),
        .\o_data_to_core_reg[1] (\o_data_to_core_reg[1] ),
        .\o_data_to_core_reg[1]_0 (\genblk1[0].data_column_n_35 ),
        .\o_data_to_core_reg[20] (\o_data_to_core_reg[20] ),
        .\o_data_to_core_reg[20]_0 (\genblk1[0].data_column_n_54 ),
        .\o_data_to_core_reg[21] (\o_data_to_core_reg[21] ),
        .\o_data_to_core_reg[21]_0 (\genblk1[0].data_column_n_55 ),
        .\o_data_to_core_reg[22] (\o_data_to_core_reg[22] ),
        .\o_data_to_core_reg[22]_0 (\genblk1[0].data_column_n_56 ),
        .\o_data_to_core_reg[23] (\o_data_to_core_reg[23] ),
        .\o_data_to_core_reg[23]_0 (\genblk1[0].data_column_n_57 ),
        .\o_data_to_core_reg[24] (\o_data_to_core_reg[24] ),
        .\o_data_to_core_reg[24]_0 (\genblk1[0].data_column_n_58 ),
        .\o_data_to_core_reg[25] (\o_data_to_core_reg[25] ),
        .\o_data_to_core_reg[25]_0 (\genblk1[0].data_column_n_59 ),
        .\o_data_to_core_reg[26] (\o_data_to_core_reg[26] ),
        .\o_data_to_core_reg[26]_0 (\genblk1[0].data_column_n_60 ),
        .\o_data_to_core_reg[27] (\o_data_to_core_reg[27] ),
        .\o_data_to_core_reg[27]_0 (\genblk1[0].data_column_n_61 ),
        .\o_data_to_core_reg[28] (\o_data_to_core_reg[28] ),
        .\o_data_to_core_reg[28]_0 (\genblk1[0].data_column_n_62 ),
        .\o_data_to_core_reg[29] (\o_data_to_core_reg[29] ),
        .\o_data_to_core_reg[29]_0 (\genblk1[0].data_column_n_63 ),
        .\o_data_to_core_reg[2] (\o_data_to_core_reg[2] ),
        .\o_data_to_core_reg[2]_0 (\genblk1[0].data_column_n_36 ),
        .\o_data_to_core_reg[30] (\o_data_to_core_reg[30] ),
        .\o_data_to_core_reg[30]_0 (\genblk1[0].data_column_n_64 ),
        .\o_data_to_core_reg[31] (\o_data_to_core_reg[31] ),
        .\o_data_to_core_reg[31]_0 (\genblk1[0].data_column_n_65 ),
        .\o_data_to_core_reg[31]_i_1_0 (\i_index[0]_1 ),
        .\o_data_to_core_reg[3] (\o_data_to_core_reg[3] ),
        .\o_data_to_core_reg[3]_0 (\genblk1[0].data_column_n_37 ),
        .\o_data_to_core_reg[4] (\o_data_to_core_reg[4] ),
        .\o_data_to_core_reg[4]_0 (\genblk1[0].data_column_n_38 ),
        .\o_data_to_core_reg[5] (\o_data_to_core_reg[5] ),
        .\o_data_to_core_reg[5]_0 (\genblk1[0].data_column_n_39 ),
        .\o_data_to_core_reg[6] (\o_data_to_core_reg[6] ),
        .\o_data_to_core_reg[6]_0 (\genblk1[0].data_column_n_40 ),
        .\o_data_to_core_reg[7] (\o_data_to_core_reg[7] ),
        .\o_data_to_core_reg[7]_0 (\genblk1[0].data_column_n_41 ),
        .\o_data_to_core_reg[8] (\o_data_to_core_reg[8] ),
        .\o_data_to_core_reg[8]_0 (\genblk1[0].data_column_n_42 ),
        .\o_data_to_core_reg[9] (\o_data_to_core_reg[9] ),
        .\o_data_to_core_reg[9]_0 (\genblk1[0].data_column_n_43 ));
  data_mem_column_5 \genblk1[3].data_column 
       (.clk_IBUF_BUFG(clk_IBUF_BUFG),
        .i_data_from_core_IBUF(i_data_from_core_IBUF),
        .i_data_from_mem_IBUF(i_data_from_mem_IBUF[31:0]),
        .i_data_from_mem_valid_IBUF(i_data_from_mem_valid_IBUF),
        .i_index_IBUF(i_index_IBUF),
        .i_offset_IBUF(i_offset_IBUF),
        .i_way_IBUF(i_way_IBUF[3]),
        .i_wr_IBUF(i_wr_IBUF),
        .o_data(o_data));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
