INFO: [VRFC 10-163] Analyzing VHDL file "/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/project_vhdl.srcs/sim_1/new/test_aul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_aul
