# Loading project lab2
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.cla_32_bit_testbench
# vsim work.cla_32_bit_testbench 
# Start time: 13:44:08 on Oct 07,2021
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (4) for port 'Cin'. The port definition is at: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_4_bit.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 46
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(46): [TFMPC] - Missing connection for port 'Cout'.
# WARNING: No extended dataflow license exists
do cla_32_bit.do
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
restart -f
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
# Compile of cla_1_bit.v was successful.
# Compile of cla_1_bit_testbench.v was successful.
# Compile of cla_4_bit.v was successful.
# Compile of cla_4_bit_testbench.v was successful.
# Compile of ripple_carry_adder_1_bit.v was successful.
# Compile of ripple_carry_adder_1_bit_testbench.v was successful.
# Compile of ripple_carry_adder_32_bit.v was successful.
# Compile of ripple_carry_adder_32_bit_testbench.v was successful.
# Compile of cla_16_bit.v was successful.
# Compile of cla_16_bit_testbench.v was successful.
# Compile of cla_32_bit.v was successful.
# Compile of cla_32_bit_testbench.v was successful.
# Compile of clk.v was successful.
# Compile of slow_clk.v was successful.
# 14 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cla_32_bit_testbench
# Loading work.clock
# Loading work.slow_clock
# Loading work.cla_32_bit
# Loading work.cla_4_bit
# Loading work.cla_1_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[0]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[1]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[2]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[3]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[4]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[5]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[6]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c'.  Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /cla_32_bit_testbench/adder/nate[7]/c File: /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v Line: 45
# ** Warning: (vsim-3722) /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit.v(45): [TFMPC] - Missing connection for port 'Cout'.
run -all
# ** Note: $stop    : /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v(39)
#    Time: 200 us  Iteration: 0  Instance: /cla_32_bit_testbench
# Break in Module cla_32_bit_testbench at /home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/cla/cla_32_bit_testbench.v line 39
# End time: 14:26:12 on Oct 07,2021, Elapsed time: 0:42:04
# Errors: 0, Warnings: 17
