$date
	Sun Apr 13 16:48:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Top $end
$var wire 1 ! q_ $end
$var wire 1 " q $end
$var reg 1 # rst $end
$var reg 1 $ set $end
$scope module m1 $end
$var wire 1 " q $end
$var wire 1 ! q_ $end
$var wire 1 # rst $end
$var wire 1 $ set $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
1"
1!
$end
#5
0"
1$
#10
1#
#15
0!
1"
0$
#20
1!
0#
#25
0"
1$
#30
1#
#35
0!
1"
0$
#40
1!
0#
#45
