// Seed: 2580434230
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd95,
    parameter id_3 = 32'd88,
    parameter id_4 = 32'd39,
    parameter id_6 = 32'd83
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  ;
  wire [id_2 : id_2] _id_3;
  wire [id_3  << "" : id_2  ==  id_3] _id_4;
  wand [-1 : -1 'd0] id_5;
  wire [id_3 : id_2] _id_6;
  logic [1 : id_4] id_7[-1 : id_6];
  ;
  wire id_8;
  logic [7:0] id_9, id_10;
  assign id_9[id_3+:id_6] = 1;
  wire [1 : -1] id_11;
  module_0 modCall_1 (
      id_5,
      id_8,
      id_8
  );
  assign id_5 = 1;
endmodule
