Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Tue Oct  3 15:46:07 2017
| Host              : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -rpx design_2_wrapper_timing_summary_routed.rpx
| Design            : design_2_wrapper
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1078 register/latch pins with no clock driven by root clock pin: design_2_i/top_wrapper_0/inst/t1/clk3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.671        0.000                      0                   21        0.054        0.000                      0                   21        2.000        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sysclk_125_clk_p                 {0.000 4.000}        8.000           125.000         
  clk_out1_design_2_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_2_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_125_clk_p                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_1        8.671        0.000                      0                   21        0.054        0.000                      0                   21        4.146        0.000                       0                    15  
  clkfbout_design_2_clk_wiz_0_1                                                                                                                                                    6.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_125_clk_p
  To Clock:  sysclk_125_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_125_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_125_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_1
  To Clock:  clk_out1_design_2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.375ns (35.988%)  route 0.667ns (64.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.973ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.893ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.238    -0.679    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.565 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.333    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.144 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.080    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.008 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.371     0.363    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.983     9.036    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                         clock pessimism              0.154     9.190    
                         clock uncertainty           -0.072     9.118    
    SLICE_X40Y98         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084     9.034    design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.375ns (35.988%)  route 0.667ns (64.012%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.964ns = ( 9.036 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.973ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.983ns (routing 0.893ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.238    -0.679    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.565 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.333    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.144 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.080    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.008 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.371     0.363    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.983     9.036    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                         clock pessimism              0.154     9.190    
                         clock uncertainty           -0.072     9.118    
    SLICE_X40Y98         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082     9.036    design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 9.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.973ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.893ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.238    -0.679    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.565 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.333    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.144 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.080    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.008 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.409    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.986     9.039    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                         clock pessimism              0.216     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X39Y99         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.099    design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.690ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 9.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.973ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.893ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.238    -0.679    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.565 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.333    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.144 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.080    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.008 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.409    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.986     9.039    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
                         clock pessimism              0.216     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X39Y99         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     9.099    design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.099    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  8.690    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 9.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.973ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.893ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.238    -0.679    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.565 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.333    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.144 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.080    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.008 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.409    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.986     9.039    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                         clock pessimism              0.216     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X39Y99         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.082     9.101    design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 9.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.973ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.893ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.238    -0.679    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.565 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.333    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.144 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.080    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.008 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.409    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.986     9.039    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                         clock pessimism              0.216     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X39Y99         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     9.101    design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.375ns (34.467%)  route 0.713ns (65.533%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.961ns = ( 9.039 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.238ns (routing 0.973ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.986ns (routing 0.893ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.238    -0.679    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.565 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/Q
                         net (fo=3, routed)           0.232    -0.333    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[8]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189    -0.144 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.080    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.008 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.417     0.409    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.986     9.039    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                         clock pessimism              0.216     9.255    
                         clock uncertainty           -0.072     9.183    
    SLICE_X39Y99         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.082     9.101    design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]
  -------------------------------------------------------------------
                         required time                          9.101    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.361ns (35.323%)  route 0.661ns (64.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 9.044 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 0.973ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.893ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.226    -0.691    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.574 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.238    -0.336    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    -0.164 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.100    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.028 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.359     0.331    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.991     9.044    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
                         clock pessimism              0.216     9.260    
                         clock uncertainty           -0.072     9.189    
    SLICE_X39Y98         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.084     9.105    design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.361ns (35.323%)  route 0.661ns (64.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 9.044 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 0.973ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.893ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.226    -0.691    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.574 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.238    -0.336    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    -0.164 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.100    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.028 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.359     0.331    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.991     9.044    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                         clock pessimism              0.216     9.260    
                         clock uncertainty           -0.072     9.189    
    SLICE_X39Y98         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     9.105    design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.105    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@10.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.361ns (35.323%)  route 0.661ns (64.677%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 9.044 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 0.973ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.893ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.521 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.611    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.611 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.476    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.879    -3.403 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    -3.000    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.917 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          2.226    -0.691    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    -0.574 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.238    -0.336    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y98         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    -0.164 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_2/O
                         net (fo=1, routed)           0.064    -0.100    design_2_i/top_wrapper_0/inst/t1/clk3_i_2_n_0
    SLICE_X39Y98         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    -0.028 r  design_2_i/top_wrapper_0/inst/t1/clk3_i_1/O
                         net (fo=11, routed)          0.359     0.331    design_2_i/top_wrapper_0/inst/t1/clear
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    G10                                               0.000    10.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.324    10.324 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.375    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.375 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.153    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.520     6.633 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345     6.978    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     7.053 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.991     9.044    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                         clock pessimism              0.216     9.260    
                         clock uncertainty           -0.072     9.189    
    SLICE_X39Y98         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082     9.107    design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.107    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  8.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.064ns (41.290%)  route 0.091ns (58.710%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.515ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.501 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/Q
                         net (fo=7, routed)           0.075    -0.426    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[1]
    SLICE_X39Y98         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015    -0.411 r  design_2_i/top_wrapper_0/inst/t1/clk2[5]_i_1/O
                         net (fo=1, routed)           0.016    -0.395    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[5]
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.145    -0.669    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
                         clock pessimism              0.164    -0.505    
    SLICE_X39Y98         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.449    design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.086ns (64.662%)  route 0.047ns (35.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.515ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.502 f  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.034    -0.468    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X39Y99         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.038    -0.430 r  design_2_i/top_wrapper_0/inst/t1/clk2[0]_i_1/O
                         net (fo=1, routed)           0.013    -0.417    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[0]
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.138    -0.676    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                         clock pessimism              0.130    -0.545    
    SLICE_X39Y99         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056    -0.489    design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.087ns (64.925%)  route 0.047ns (35.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.515ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.501 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.036    -0.465    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y99         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.038    -0.427 r  design_2_i/top_wrapper_0/inst/t1/clk2[2]_i_1/O
                         net (fo=1, routed)           0.011    -0.416    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[2]
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.138    -0.676    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                         clock pessimism              0.130    -0.545    
    SLICE_X39Y99         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.489    design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.086ns (63.704%)  route 0.049ns (36.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.515ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048    -0.502 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/Q
                         net (fo=4, routed)           0.038    -0.464    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[4]
    SLICE_X39Y99         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.038    -0.426 r  design_2_i/top_wrapper_0/inst/t1/clk2[4]_i_1/O
                         net (fo=1, routed)           0.011    -0.415    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[4]
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.138    -0.676    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
                         clock pessimism              0.130    -0.545    
    SLICE_X39Y99         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056    -0.489    design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.087ns (64.444%)  route 0.048ns (35.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.126ns
  Clock Net Delay (Source):      0.977ns (routing 0.464ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.515ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.977    -0.547    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.498 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/Q
                         net (fo=2, routed)           0.037    -0.461    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[9]
    SLICE_X39Y98         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.038    -0.423 r  design_2_i/top_wrapper_0/inst/t1/clk2[9]_i_1/O
                         net (fo=1, routed)           0.011    -0.412    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[9]
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.145    -0.669    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]/C
                         clock pessimism              0.126    -0.542    
    SLICE_X39Y98         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056    -0.486    design_2_i/top_wrapper_0/inst/t1/clk2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.515ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.501 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/Q
                         net (fo=4, routed)           0.039    -0.462    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[7]
    SLICE_X40Y98         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.040    -0.422 r  design_2_i/top_wrapper_0/inst/t1/clk2[7]_i_1/O
                         net (fo=1, routed)           0.012    -0.410    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[7]
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.138    -0.676    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                         clock pessimism              0.130    -0.545    
    SLICE_X40Y98         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056    -0.489    design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.094ns (40.171%)  route 0.140ns (59.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.194ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.515ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049    -0.501 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/Q
                         net (fo=4, routed)           0.124    -0.377    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[7]
    SLICE_X39Y98         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045    -0.332 r  design_2_i/top_wrapper_0/inst/t1/clk2[8]_i_1/O
                         net (fo=1, routed)           0.016    -0.316    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[8]
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.145    -0.669    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]/C
                         clock pessimism              0.194    -0.474    
    SLICE_X39Y98         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.418    design_2_i/top_wrapper_0/inst/t1/clk2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.101ns (52.062%)  route 0.093ns (47.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.515ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049    -0.501 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/Q
                         net (fo=6, routed)           0.077    -0.424    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[2]
    SLICE_X39Y99         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.052    -0.372 r  design_2_i/top_wrapper_0/inst/t1/clk2[3]_i_1/O
                         net (fo=1, routed)           0.016    -0.356    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[3]
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.138    -0.676    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
                         clock pessimism              0.130    -0.545    
    SLICE_X39Y99         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056    -0.489    design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.515ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048    -0.502 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/Q
                         net (fo=8, routed)           0.108    -0.394    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[0]
    SLICE_X39Y99         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.064    -0.330 r  design_2_i/top_wrapper_0/inst/t1/clk2[1]_i_1/O
                         net (fo=1, routed)           0.016    -0.314    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[1]
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.138    -0.676    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X39Y99         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
                         clock pessimism              0.130    -0.545    
    SLICE_X39Y99         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056    -0.489    design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_1 rise@0.000ns - clk_out1_design_2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.103ns (38.433%)  route 0.165ns (61.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Net Delay (Source):      0.974ns (routing 0.464ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.515ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.202     0.202 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.230    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.230 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.635    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.352    -1.717 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -1.551    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.524 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          0.974    -0.550    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049    -0.501 r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/Q
                         net (fo=5, routed)           0.149    -0.352    design_2_i/top_wrapper_0/inst/t1/clk2_reg__0[6]
    SLICE_X40Y98         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.054    -0.298 r  design_2_i/top_wrapper_0/inst/t1/clk2[6]_i_1/O
                         net (fo=1, routed)           0.016    -0.282    design_2_i/top_wrapper_0/inst/t1/p_0_in__0[6]
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    G10                                               0.000     0.000 r  sysclk_125_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y59 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.457     0.457 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.505    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.505 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.962    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_1
    MMCME3_ADV_X1Y2      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.015    -2.053 r  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208    -1.845    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1
    BUFGCE_X1Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.814 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=13, routed)          1.138    -0.676    design_2_i/top_wrapper_0/inst/t1/clk
    SLICE_X40Y98         FDRE                                         r  design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
                         clock pessimism              0.130    -0.545    
    SLICE_X40Y98         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056    -0.489    design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X1Y62     design_2_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X39Y98     design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y98     design_2_i/top_wrapper_0/inst/t1/clk2_reg[5]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.854         5.000       4.146      RAMB36_X4Y15     design_2_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y98     design_2_i/top_wrapper_0/inst/t1/clk2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y98     design_2_i/top_wrapper_0/inst/t1/clk2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X39Y99     design_2_i/top_wrapper_0/inst/t1/clk2_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_1
  To Clock:  clkfbout_design_2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         8.000       6.621      BUFGCE_X1Y68     design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME3_ADV_X1Y2  design_2_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBIN



