module CLK_create(
    input  wire clk, //74250000
    input  wire rst_n,
  	 output reg clk_out
);
  
reg [26:0] count_s;
  
parameter [26:0] freq = 5;

always @(posedge clk, negedge rst_n) begin 
   if (!rst_n) begin 
      count_s <= 0; 
      clk_out <= 0;
   end 
   else begin
      if (count_s >= (freq-1)) begin
          count_s <= 0;
          clk_out <= ~clk_out;
      end 
      else begin 
         count_s <= count_s + 1;
      end
   end
end

endmodule