Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/erene/OneDrive/Belgeler/Dersler/20182/CENG232/hw3/part1/hw3_part_1_2019/testbench_icplusplus_isim_beh.exe -prj C:/Users/erene/OneDrive/Belgeler/Dersler/20182/CENG232/hw3/part1/hw3_part_1_2019/testbench_icplusplus_beh.prj work.testbench_icplusplus work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/erene/OneDrive/Belgeler/Dersler/20182/CENG232/hw3/part1/hw3_part_1_2019/lab3_1.v" into library work
Analyzing Verilog file "C:/Users/erene/OneDrive/Belgeler/Dersler/20182/CENG232/hw3/part1/hw3_part_1_2019/testbench_icplusplus.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160848 KB
Fuse CPU Usage: 202 ms
Compiling module df
Compiling module icplusplus
Compiling module testbench_icplusplus
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/erene/OneDrive/Belgeler/Dersler/20182/CENG232/hw3/part1/hw3_part_1_2019/testbench_icplusplus_isim_beh.exe
Fuse Memory Usage: 167348 KB
Fuse CPU Usage: 264 ms
