Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Sep 11 15:04:49 2021
| Host         : DESKTOP-5VIDJ10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file inPlaceNTT_DIF_precomp_control_sets_placed.rpt
| Design       : inPlaceNTT_DIF_precomp
| Device       : xcvu13p
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |             490 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              71 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                  Enable Signal                                                 |                                                Set/Reset Signal                                                | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_staller_inst/run_rsc_rdy_OBUF                     |                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/FSM_onehot_state_var_reg[17]_0[0]   | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/SR[0]                               |                2 |              4 |
|  clk_IBUF_BUFG |                                                                                                                | rst_IBUF_inst/O                                                                                                |                3 |              6 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/CEP                                 | rst_IBUF_inst/O                                                                                                |                1 |              6 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/FSM_onehot_state_var_reg[14]_1[0]   | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/reg_complete_rsci_oswt_cse_reg_3[0] |                6 |             10 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/reg_complete_rsci_oswt_cse_reg_2[0] |                                                                                                                |                5 |             10 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/FSM_onehot_state_var_reg[14]_0[0]   |                                                                                                                |                8 |             11 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/reg_complete_rsci_oswt_cse_reg_2[0] | rst_IBUF_inst/O                                                                                                |                2 |             11 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/FSM_onehot_state_var_reg[3]_0[0]    | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/reg_complete_rsci_oswt_cse_reg_1[0] |                6 |             12 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/reg_complete_rsci_oswt_cse_reg      | rst_IBUF_inst/O                                                                                                |               18 |             28 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_staller_inst/E[0]                                 |                                                                                                                |                9 |             32 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/CEA1                                |                                                                                                                |                4 |             32 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/E[0]                                |                                                                                                                |                7 |             32 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/reg_complete_rsci_oswt_cse_reg      |                                                                                                                |                6 |             32 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/reg_complete_rsci_oswt_cse_reg_0[0] |                                                                                                                |                9 |             32 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/mult_core_wait_dp_inst/E[0]                           |                                                                                                                |               13 |             32 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/z_asn_itm_10                                          |                                                                                                                |                7 |             32 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_staller_inst/reg_twiddle_rsci_oswt_cse_reg[0]     |                                                                                                                |               12 |             64 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/mult_cmp/mult_core_inst/p_and_cse                                             |                                                                                                                |               19 |             64 |
|  clk_IBUF_BUFG | inPlaceNTT_DIF_precomp_core_inst/inPlaceNTT_DIF_precomp_core_core_fsm_inst/CEP                                 |                                                                                                                |               30 |            116 |
+----------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+----------------+


