// Seed: 1874533266
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    inout uwire id_2,
    output wor id_3,
    output wor id_4,
    output uwire id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    input logic id_9,
    output logic id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13
);
  wand id_15 = 1 + id_12;
  always id_10 <= id_9;
  assign id_10 = 1'b0;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
