
RTOS_002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008064  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08008204  08008204  00018204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008320  08008320  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08008320  08008320  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008320  08008320  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008320  08008320  00018320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008324  08008324  00018324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000259c  20000010  08008338  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200025ac  08008338  000225ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000155b3  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ba2  00000000  00000000  000355f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001208  00000000  00000000  00038198  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010f0  00000000  00000000  000393a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000219ef  00000000  00000000  0003a490  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f622  00000000  00000000  0005be7f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1d08  00000000  00000000  0006b4a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013d1a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b44  00000000  00000000  0013d224  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080081ec 	.word	0x080081ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	080081ec 	.word	0x080081ec

080001e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80001e0:	b480      	push	{r7}
 80001e2:	b085      	sub	sp, #20
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	60f8      	str	r0, [r7, #12]
 80001e8:	60b9      	str	r1, [r7, #8]
 80001ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80001ec:	68fb      	ldr	r3, [r7, #12]
 80001ee:	4a07      	ldr	r2, [pc, #28]	; (800020c <vApplicationGetIdleTaskMemory+0x2c>)
 80001f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80001f2:	68bb      	ldr	r3, [r7, #8]
 80001f4:	4a06      	ldr	r2, [pc, #24]	; (8000210 <vApplicationGetIdleTaskMemory+0x30>)
 80001f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	2280      	movs	r2, #128	; 0x80
 80001fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001fe:	bf00      	nop
 8000200:	3714      	adds	r7, #20
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	2000002c 	.word	0x2000002c
 8000210:	20000088 	.word	0x20000088

08000214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000214:	b5b0      	push	{r4, r5, r7, lr}
 8000216:	b0ac      	sub	sp, #176	; 0xb0
 8000218:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021a:	f000 fed7 	bl	8000fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021e:	f000 f8bb 	bl	8000398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000222:	f000 fa55 	bl	80006d0 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000226:	f000 f99d 	bl	8000564 <MX_TIM3_Init>
  MX_TIM1_Init();
 800022a:	f000 f919 	bl	8000460 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800022e:	f000 fa1f 	bl	8000670 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of MutexEncoder */
  osMutexDef(MutexEncoder);
 8000232:	2300      	movs	r3, #0
 8000234:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000238:	2300      	movs	r3, #0
 800023a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  MutexEncoderHandle = osMutexCreate(osMutex(MutexEncoder));
 800023e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000242:	4618      	mov	r0, r3
 8000244:	f005 f880 	bl	8005348 <osMutexCreate>
 8000248:	4602      	mov	r2, r0
 800024a:	4b43      	ldr	r3, [pc, #268]	; (8000358 <main+0x144>)
 800024c:	601a      	str	r2, [r3, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of binSem1 */
  osSemaphoreDef(binSem1);
 800024e:	2300      	movs	r3, #0
 8000250:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000254:	2300      	movs	r3, #0
 8000256:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  binSem1Handle = osSemaphoreCreate(osSemaphore(binSem1), 1);
 800025a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800025e:	2101      	movs	r1, #1
 8000260:	4618      	mov	r0, r3
 8000262:	f005 f889 	bl	8005378 <osSemaphoreCreate>
 8000266:	4602      	mov	r2, r0
 8000268:	4b3c      	ldr	r3, [pc, #240]	; (800035c <main+0x148>)
 800026a:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of QueueUARTSend */
  osMessageQDef(QueueUARTSend, 32, UART_DATA_SEND_t);
 800026c:	4b3c      	ldr	r3, [pc, #240]	; (8000360 <main+0x14c>)
 800026e:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000272:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000274:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  QueueUARTSendHandle = osMessageCreate(osMessageQ(QueueUARTSend), NULL);
 8000278:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f005 fa32 	bl	80056e8 <osMessageCreate>
 8000284:	4602      	mov	r2, r0
 8000286:	4b37      	ldr	r3, [pc, #220]	; (8000364 <main+0x150>)
 8000288:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  QueueUARTSndHandle = osMailCreate(osMailQ(QueueUARTSnd), NULL);      // create mail queue
 800028a:	2100      	movs	r1, #0
 800028c:	4836      	ldr	r0, [pc, #216]	; (8000368 <main+0x154>)
 800028e:	f005 fa54 	bl	800573a <osMailCreate>
 8000292:	4602      	mov	r2, r0
 8000294:	4b35      	ldr	r3, [pc, #212]	; (800036c <main+0x158>)
 8000296:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, Task1_App, osPriorityNormal, 0, 128);
 8000298:	4b35      	ldr	r3, [pc, #212]	; (8000370 <main+0x15c>)
 800029a:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800029e:	461d      	mov	r5, r3
 80002a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002a4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 80002ac:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f004 ffe8 	bl	8005288 <osThreadCreate>
 80002b8:	4602      	mov	r2, r0
 80002ba:	4b2e      	ldr	r3, [pc, #184]	; (8000374 <main+0x160>)
 80002bc:	601a      	str	r2, [r3, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, Task2_App, osPriorityNormal, 0, 128);
 80002be:	4b2e      	ldr	r3, [pc, #184]	; (8000378 <main+0x164>)
 80002c0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80002c4:	461d      	mov	r5, r3
 80002c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 80002d2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80002d6:	2100      	movs	r1, #0
 80002d8:	4618      	mov	r0, r3
 80002da:	f004 ffd5 	bl	8005288 <osThreadCreate>
 80002de:	4602      	mov	r2, r0
 80002e0:	4b26      	ldr	r3, [pc, #152]	; (800037c <main+0x168>)
 80002e2:	601a      	str	r2, [r3, #0]

  /* definition and creation of TaskPWM */
  osThreadDef(TaskPWM, TaskPWM_App, osPriorityNormal, 0, 128);
 80002e4:	4b26      	ldr	r3, [pc, #152]	; (8000380 <main+0x16c>)
 80002e6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80002ea:	461d      	mov	r5, r3
 80002ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002f4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskPWMHandle = osThreadCreate(osThread(TaskPWM), NULL);
 80002f8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80002fc:	2100      	movs	r1, #0
 80002fe:	4618      	mov	r0, r3
 8000300:	f004 ffc2 	bl	8005288 <osThreadCreate>
 8000304:	4602      	mov	r2, r0
 8000306:	4b1f      	ldr	r3, [pc, #124]	; (8000384 <main+0x170>)
 8000308:	601a      	str	r2, [r3, #0]

  /* definition and creation of readMotorSpeed */
  osThreadDef(readMotorSpeed, readMotorSpeed_App, osPriorityNormal, 0, 128);
 800030a:	4b1f      	ldr	r3, [pc, #124]	; (8000388 <main+0x174>)
 800030c:	f107 0420 	add.w	r4, r7, #32
 8000310:	461d      	mov	r5, r3
 8000312:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000314:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000316:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800031a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readMotorSpeedHandle = osThreadCreate(osThread(readMotorSpeed), NULL);
 800031e:	f107 0320 	add.w	r3, r7, #32
 8000322:	2100      	movs	r1, #0
 8000324:	4618      	mov	r0, r3
 8000326:	f004 ffaf 	bl	8005288 <osThreadCreate>
 800032a:	4602      	mov	r2, r0
 800032c:	4b17      	ldr	r3, [pc, #92]	; (800038c <main+0x178>)
 800032e:	601a      	str	r2, [r3, #0]

  /* definition and creation of uartSend */
  osThreadDef(uartSend, uartSend_App, osPriorityNormal, 0, 128);
 8000330:	4b17      	ldr	r3, [pc, #92]	; (8000390 <main+0x17c>)
 8000332:	1d3c      	adds	r4, r7, #4
 8000334:	461d      	mov	r5, r3
 8000336:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800033a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800033e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uartSendHandle = osThreadCreate(osThread(uartSend), NULL);
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2100      	movs	r1, #0
 8000346:	4618      	mov	r0, r3
 8000348:	f004 ff9e 	bl	8005288 <osThreadCreate>
 800034c:	4602      	mov	r2, r0
 800034e:	4b11      	ldr	r3, [pc, #68]	; (8000394 <main+0x180>)
 8000350:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000352:	f004 ff92 	bl	800527a <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000356:	e7fe      	b.n	8000356 <main+0x142>
 8000358:	200023dc 	.word	0x200023dc
 800035c:	200023d4 	.word	0x200023d4
 8000360:	08008204 	.word	0x08008204
 8000364:	2000245c 	.word	0x2000245c
 8000368:	080082dc 	.word	0x080082dc
 800036c:	20002558 	.word	0x20002558
 8000370:	0800821c 	.word	0x0800821c
 8000374:	20002458 	.word	0x20002458
 8000378:	08008240 	.word	0x08008240
 800037c:	200024b4 	.word	0x200024b4
 8000380:	08008264 	.word	0x08008264
 8000384:	20002460 	.word	0x20002460
 8000388:	08008290 	.word	0x08008290
 800038c:	20002454 	.word	0x20002454
 8000390:	080082b8 	.word	0x080082b8
 8000394:	20002554 	.word	0x20002554

08000398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	b0a6      	sub	sp, #152	; 0x98
 800039c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800039e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80003a2:	2228      	movs	r2, #40	; 0x28
 80003a4:	2100      	movs	r1, #0
 80003a6:	4618      	mov	r0, r3
 80003a8:	f007 ff17 	bl	80081da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80003b0:	2200      	movs	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
 80003b4:	605a      	str	r2, [r3, #4]
 80003b6:	609a      	str	r2, [r3, #8]
 80003b8:	60da      	str	r2, [r3, #12]
 80003ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003bc:	1d3b      	adds	r3, r7, #4
 80003be:	2258      	movs	r2, #88	; 0x58
 80003c0:	2100      	movs	r1, #0
 80003c2:	4618      	mov	r0, r3
 80003c4:	f007 ff09 	bl	80081da <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003c8:	2302      	movs	r3, #2
 80003ca:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003cc:	2301      	movs	r3, #1
 80003ce:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003d0:	2310      	movs	r3, #16
 80003d2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d6:	2302      	movs	r3, #2
 80003d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80003e0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003e4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003e8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003ec:	2300      	movs	r3, #0
 80003ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80003f6:	4618      	mov	r0, r3
 80003f8:	f001 f8d4 	bl	80015a4 <HAL_RCC_OscConfig>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000402:	f000 fc15 	bl	8000c30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000406:	230f      	movs	r3, #15
 8000408:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800040a:	2302      	movs	r3, #2
 800040c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800040e:	2300      	movs	r3, #0
 8000410:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000416:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000418:	2300      	movs	r3, #0
 800041a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800041c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000420:	2102      	movs	r1, #2
 8000422:	4618      	mov	r0, r3
 8000424:	f001 ffd4 	bl	80023d0 <HAL_RCC_ClockConfig>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800042e:	f000 fbff 	bl	8000c30 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM1
 8000432:	4b0a      	ldr	r3, [pc, #40]	; (800045c <SystemClock_Config+0xc4>)
 8000434:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000436:	2300      	movs	r3, #0
 8000438:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800043a:	2300      	movs	r3, #0
 800043c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 800043e:	2300      	movs	r3, #0
 8000440:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	4618      	mov	r0, r3
 8000446:	f002 fa2b 	bl	80028a0 <HAL_RCCEx_PeriphCLKConfig>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000450:	f000 fbee 	bl	8000c30 <Error_Handler>
  }
}
 8000454:	bf00      	nop
 8000456:	3798      	adds	r7, #152	; 0x98
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}
 800045c:	00201002 	.word	0x00201002

08000460 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b08c      	sub	sp, #48	; 0x30
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000466:	f107 0320 	add.w	r3, r7, #32
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
 800046e:	605a      	str	r2, [r3, #4]
 8000470:	609a      	str	r2, [r3, #8]
 8000472:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000474:	f107 0314 	add.w	r3, r7, #20
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
 800047c:	605a      	str	r2, [r3, #4]
 800047e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	2200      	movs	r2, #0
 8000484:	601a      	str	r2, [r3, #0]
 8000486:	605a      	str	r2, [r3, #4]
 8000488:	609a      	str	r2, [r3, #8]
 800048a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800048c:	4b33      	ldr	r3, [pc, #204]	; (800055c <MX_TIM1_Init+0xfc>)
 800048e:	4a34      	ldr	r2, [pc, #208]	; (8000560 <MX_TIM1_Init+0x100>)
 8000490:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8000492:	4b32      	ldr	r3, [pc, #200]	; (800055c <MX_TIM1_Init+0xfc>)
 8000494:	2248      	movs	r2, #72	; 0x48
 8000496:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000498:	4b30      	ldr	r3, [pc, #192]	; (800055c <MX_TIM1_Init+0xfc>)
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800049e:	4b2f      	ldr	r3, [pc, #188]	; (800055c <MX_TIM1_Init+0xfc>)
 80004a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80004a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004a6:	4b2d      	ldr	r3, [pc, #180]	; (800055c <MX_TIM1_Init+0xfc>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004ac:	4b2b      	ldr	r3, [pc, #172]	; (800055c <MX_TIM1_Init+0xfc>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004b2:	4b2a      	ldr	r3, [pc, #168]	; (800055c <MX_TIM1_Init+0xfc>)
 80004b4:	2280      	movs	r2, #128	; 0x80
 80004b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004b8:	4828      	ldr	r0, [pc, #160]	; (800055c <MX_TIM1_Init+0xfc>)
 80004ba:	f002 fc0f 	bl	8002cdc <HAL_TIM_Base_Init>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 80004c4:	f000 fbb4 	bl	8000c30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004ce:	f107 0320 	add.w	r3, r7, #32
 80004d2:	4619      	mov	r1, r3
 80004d4:	4821      	ldr	r0, [pc, #132]	; (800055c <MX_TIM1_Init+0xfc>)
 80004d6:	f003 fb3b 	bl	8003b50 <HAL_TIM_ConfigClockSource>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80004e0:	f000 fba6 	bl	8000c30 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80004e4:	481d      	ldr	r0, [pc, #116]	; (800055c <MX_TIM1_Init+0xfc>)
 80004e6:	f002 fecb 	bl	8003280 <HAL_TIM_IC_Init>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d001      	beq.n	80004f4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80004f0:	f000 fb9e 	bl	8000c30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80004f8:	2300      	movs	r3, #0
 80004fa:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004fc:	2300      	movs	r3, #0
 80004fe:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000500:	f107 0314 	add.w	r3, r7, #20
 8000504:	4619      	mov	r1, r3
 8000506:	4815      	ldr	r0, [pc, #84]	; (800055c <MX_TIM1_Init+0xfc>)
 8000508:	f004 f9c6 	bl	8004898 <HAL_TIMEx_MasterConfigSynchronization>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8000512:	f000 fb8d 	bl	8000c30 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000516:	2300      	movs	r3, #0
 8000518:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800051a:	2301      	movs	r3, #1
 800051c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800051e:	2300      	movs	r3, #0
 8000520:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000522:	2300      	movs	r3, #0
 8000524:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	2200      	movs	r2, #0
 800052a:	4619      	mov	r1, r3
 800052c:	480b      	ldr	r0, [pc, #44]	; (800055c <MX_TIM1_Init+0xfc>)
 800052e:	f003 f96a 	bl	8003806 <HAL_TIM_IC_ConfigChannel>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d001      	beq.n	800053c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000538:	f000 fb7a 	bl	8000c30 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800053c:	1d3b      	adds	r3, r7, #4
 800053e:	2204      	movs	r2, #4
 8000540:	4619      	mov	r1, r3
 8000542:	4806      	ldr	r0, [pc, #24]	; (800055c <MX_TIM1_Init+0xfc>)
 8000544:	f003 f95f 	bl	8003806 <HAL_TIM_IC_ConfigChannel>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 800054e:	f000 fb6f 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000552:	bf00      	nop
 8000554:	3730      	adds	r7, #48	; 0x30
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	20002468 	.word	0x20002468
 8000560:	40012c00 	.word	0x40012c00

08000564 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b08e      	sub	sp, #56	; 0x38
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800056a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	605a      	str	r2, [r3, #4]
 8000574:	609a      	str	r2, [r3, #8]
 8000576:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000578:	f107 031c 	add.w	r3, r7, #28
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000584:	463b      	mov	r3, r7
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
 8000590:	611a      	str	r2, [r3, #16]
 8000592:	615a      	str	r2, [r3, #20]
 8000594:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000596:	4b34      	ldr	r3, [pc, #208]	; (8000668 <MX_TIM3_Init+0x104>)
 8000598:	4a34      	ldr	r2, [pc, #208]	; (800066c <MX_TIM3_Init+0x108>)
 800059a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800059c:	4b32      	ldr	r3, [pc, #200]	; (8000668 <MX_TIM3_Init+0x104>)
 800059e:	2200      	movs	r2, #0
 80005a0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005a2:	4b31      	ldr	r3, [pc, #196]	; (8000668 <MX_TIM3_Init+0x104>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3600;
 80005a8:	4b2f      	ldr	r3, [pc, #188]	; (8000668 <MX_TIM3_Init+0x104>)
 80005aa:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80005ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005b0:	4b2d      	ldr	r3, [pc, #180]	; (8000668 <MX_TIM3_Init+0x104>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005b6:	4b2c      	ldr	r3, [pc, #176]	; (8000668 <MX_TIM3_Init+0x104>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80005bc:	482a      	ldr	r0, [pc, #168]	; (8000668 <MX_TIM3_Init+0x104>)
 80005be:	f002 fb8d 	bl	8002cdc <HAL_TIM_Base_Init>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80005c8:	f000 fb32 	bl	8000c30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80005d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005d6:	4619      	mov	r1, r3
 80005d8:	4823      	ldr	r0, [pc, #140]	; (8000668 <MX_TIM3_Init+0x104>)
 80005da:	f003 fab9 	bl	8003b50 <HAL_TIM_ConfigClockSource>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80005e4:	f000 fb24 	bl	8000c30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80005e8:	481f      	ldr	r0, [pc, #124]	; (8000668 <MX_TIM3_Init+0x104>)
 80005ea:	f002 fc3f 	bl	8002e6c <HAL_TIM_PWM_Init>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80005f4:	f000 fb1c 	bl	8000c30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005f8:	2300      	movs	r3, #0
 80005fa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005fc:	2300      	movs	r3, #0
 80005fe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000600:	f107 031c 	add.w	r3, r7, #28
 8000604:	4619      	mov	r1, r3
 8000606:	4818      	ldr	r0, [pc, #96]	; (8000668 <MX_TIM3_Init+0x104>)
 8000608:	f004 f946 	bl	8004898 <HAL_TIMEx_MasterConfigSynchronization>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000612:	f000 fb0d 	bl	8000c30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000616:	2360      	movs	r3, #96	; 0x60
 8000618:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1200;
 800061a:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800061e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000620:	2300      	movs	r3, #0
 8000622:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000624:	2300      	movs	r3, #0
 8000626:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000628:	463b      	mov	r3, r7
 800062a:	2200      	movs	r2, #0
 800062c:	4619      	mov	r1, r3
 800062e:	480e      	ldr	r0, [pc, #56]	; (8000668 <MX_TIM3_Init+0x104>)
 8000630:	f003 f97e 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800063a:	f000 faf9 	bl	8000c30 <Error_Handler>
  }
  sConfigOC.Pulse = 2400;
 800063e:	f44f 6316 	mov.w	r3, #2400	; 0x960
 8000642:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000644:	463b      	mov	r3, r7
 8000646:	2204      	movs	r2, #4
 8000648:	4619      	mov	r1, r3
 800064a:	4807      	ldr	r0, [pc, #28]	; (8000668 <MX_TIM3_Init+0x104>)
 800064c:	f003 f970 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <MX_TIM3_Init+0xf6>
  {
    Error_Handler();
 8000656:	f000 faeb 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800065a:	4803      	ldr	r0, [pc, #12]	; (8000668 <MX_TIM3_Init+0x104>)
 800065c:	f000 fb74 	bl	8000d48 <HAL_TIM_MspPostInit>

}
 8000660:	bf00      	nop
 8000662:	3738      	adds	r7, #56	; 0x38
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}
 8000668:	200023e0 	.word	0x200023e0
 800066c:	40000400 	.word	0x40000400

08000670 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000674:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 8000676:	4a15      	ldr	r2, [pc, #84]	; (80006cc <MX_USART2_UART_Init+0x5c>)
 8000678:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800067a:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 800067c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000680:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000682:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 800068a:	2200      	movs	r2, #0
 800068c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800068e:	4b0e      	ldr	r3, [pc, #56]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 8000690:	2200      	movs	r2, #0
 8000692:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000694:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 8000696:	220c      	movs	r2, #12
 8000698:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800069a:	4b0b      	ldr	r3, [pc, #44]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 800069c:	2200      	movs	r2, #0
 800069e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006a0:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006a6:	4b08      	ldr	r3, [pc, #32]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006b2:	4805      	ldr	r0, [pc, #20]	; (80006c8 <MX_USART2_UART_Init+0x58>)
 80006b4:	f004 f99a 	bl	80049ec <HAL_UART_Init>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006be:	f000 fab7 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	200024b8 	.word	0x200024b8
 80006cc:	40004400 	.word	0x40004400

080006d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	; 0x28
 80006d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 0314 	add.w	r3, r7, #20
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	4b30      	ldr	r3, [pc, #192]	; (80007a8 <MX_GPIO_Init+0xd8>)
 80006e8:	695b      	ldr	r3, [r3, #20]
 80006ea:	4a2f      	ldr	r2, [pc, #188]	; (80007a8 <MX_GPIO_Init+0xd8>)
 80006ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80006f0:	6153      	str	r3, [r2, #20]
 80006f2:	4b2d      	ldr	r3, [pc, #180]	; (80007a8 <MX_GPIO_Init+0xd8>)
 80006f4:	695b      	ldr	r3, [r3, #20]
 80006f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80006fa:	613b      	str	r3, [r7, #16]
 80006fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006fe:	4b2a      	ldr	r3, [pc, #168]	; (80007a8 <MX_GPIO_Init+0xd8>)
 8000700:	695b      	ldr	r3, [r3, #20]
 8000702:	4a29      	ldr	r2, [pc, #164]	; (80007a8 <MX_GPIO_Init+0xd8>)
 8000704:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000708:	6153      	str	r3, [r2, #20]
 800070a:	4b27      	ldr	r3, [pc, #156]	; (80007a8 <MX_GPIO_Init+0xd8>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000712:	60fb      	str	r3, [r7, #12]
 8000714:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000716:	4b24      	ldr	r3, [pc, #144]	; (80007a8 <MX_GPIO_Init+0xd8>)
 8000718:	695b      	ldr	r3, [r3, #20]
 800071a:	4a23      	ldr	r2, [pc, #140]	; (80007a8 <MX_GPIO_Init+0xd8>)
 800071c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000720:	6153      	str	r3, [r2, #20]
 8000722:	4b21      	ldr	r3, [pc, #132]	; (80007a8 <MX_GPIO_Init+0xd8>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800072e:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <MX_GPIO_Init+0xd8>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	4a1d      	ldr	r2, [pc, #116]	; (80007a8 <MX_GPIO_Init+0xd8>)
 8000734:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000738:	6153      	str	r3, [r2, #20]
 800073a:	4b1b      	ldr	r3, [pc, #108]	; (80007a8 <MX_GPIO_Init+0xd8>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000742:	607b      	str	r3, [r7, #4]
 8000744:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|MotorA_INA_Pin|MotorA_INB_Pin, GPIO_PIN_RESET);
 8000746:	2200      	movs	r2, #0
 8000748:	f44f 51c1 	mov.w	r1, #6176	; 0x1820
 800074c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000750:	f000 fede 	bl	8001510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000754:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <MX_GPIO_Init+0xdc>)
 800075c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	4619      	mov	r1, r3
 8000768:	4811      	ldr	r0, [pc, #68]	; (80007b0 <MX_GPIO_Init+0xe0>)
 800076a:	f000 fd47 	bl	80011fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin MotorA_INA_Pin MotorA_INB_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|MotorA_INA_Pin|MotorA_INB_Pin;
 800076e:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8000772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000774:	2301      	movs	r3, #1
 8000776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	2300      	movs	r3, #0
 800077a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077c:	2300      	movs	r3, #0
 800077e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000780:	f107 0314 	add.w	r3, r7, #20
 8000784:	4619      	mov	r1, r3
 8000786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800078a:	f000 fd37 	bl	80011fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 800078e:	2200      	movs	r2, #0
 8000790:	2102      	movs	r1, #2
 8000792:	2028      	movs	r0, #40	; 0x28
 8000794:	f000 fd08 	bl	80011a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000798:	2028      	movs	r0, #40	; 0x28
 800079a:	f000 fd21 	bl	80011e0 <HAL_NVIC_EnableIRQ>

}
 800079e:	bf00      	nop
 80007a0:	3728      	adds	r7, #40	; 0x28
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40021000 	.word	0x40021000
 80007ac:	10210000 	.word	0x10210000
 80007b0:	48000800 	.word	0x48000800

080007b4 <set_PWM>:

/* USER CODE BEGIN 4 */
void set_PWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 80007b4:	b084      	sub	sp, #16
 80007b6:	b580      	push	{r7, lr}
 80007b8:	b088      	sub	sp, #32
 80007ba:	af00      	add	r7, sp, #0
 80007bc:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80007c0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_TIM_PWM_Stop(&timer,channel);
 80007c4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80007c6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80007ca:	f002 fcbd 	bl	8003148 <HAL_TIM_PWM_Stop>
    TIM_OC_InitTypeDef sConfigOC;
    timer.Init.Period = period;
 80007ce:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80007d2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_TIM_PWM_Init(&timer);
 80007d4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80007d8:	f002 fb48 	bl	8002e6c <HAL_TIM_PWM_Init>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007dc:	2360      	movs	r3, #96	; 0x60
 80007de:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = pulse;
 80007e0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80007e4:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ea:	2300      	movs	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&timer,&sConfigOC,channel);
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80007f2:	4619      	mov	r1, r3
 80007f4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80007f8:	f003 f89a 	bl	8003930 <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_Start(&timer,channel);
 80007fc:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80007fe:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8000802:	f002 fb95 	bl	8002f30 <HAL_TIM_PWM_Start>
}
 8000806:	bf00      	nop
 8000808:	3720      	adds	r7, #32
 800080a:	46bd      	mov	sp, r7
 800080c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000810:	b004      	add	sp, #16
 8000812:	4770      	bx	lr

08000814 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	7f1b      	ldrb	r3, [r3, #28]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d13d      	bne.n	80008a0 <HAL_TIM_IC_CaptureCallback+0x8c>
	{
		if(MotorA_EncA.Is_First_Captured==0)
 8000824:	4b41      	ldr	r3, [pc, #260]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	b2db      	uxtb	r3, r3
 800082a:	2b00      	cmp	r3, #0
 800082c:	d10a      	bne.n	8000844 <HAL_TIM_IC_CaptureCallback+0x30>
		{
			MotorA_EncA.IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800082e:	2100      	movs	r1, #0
 8000830:	6878      	ldr	r0, [r7, #4]
 8000832:	f003 fa47 	bl	8003cc4 <HAL_TIM_ReadCapturedValue>
 8000836:	4602      	mov	r2, r0
 8000838:	4b3c      	ldr	r3, [pc, #240]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800083a:	605a      	str	r2, [r3, #4]
			MotorA_EncA.Is_First_Captured = 1;
 800083c:	4b3b      	ldr	r3, [pc, #236]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800083e:	2201      	movs	r2, #1
 8000840:	701a      	strb	r2, [r3, #0]
 8000842:	e026      	b.n	8000892 <HAL_TIM_IC_CaptureCallback+0x7e>
		}
		else if(MotorA_EncA.Is_First_Captured)
 8000844:	4b39      	ldr	r3, [pc, #228]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	b2db      	uxtb	r3, r3
 800084a:	2b00      	cmp	r3, #0
 800084c:	d021      	beq.n	8000892 <HAL_TIM_IC_CaptureCallback+0x7e>
		{
			MotorA_EncA.IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800084e:	2100      	movs	r1, #0
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f003 fa37 	bl	8003cc4 <HAL_TIM_ReadCapturedValue>
 8000856:	4602      	mov	r2, r0
 8000858:	4b34      	ldr	r3, [pc, #208]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800085a:	609a      	str	r2, [r3, #8]
			if(MotorA_EncA.IC_Value2 > MotorA_EncA.IC_Value1)
 800085c:	4b33      	ldr	r3, [pc, #204]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800085e:	689a      	ldr	r2, [r3, #8]
 8000860:	4b32      	ldr	r3, [pc, #200]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	429a      	cmp	r2, r3
 8000866:	d907      	bls.n	8000878 <HAL_TIM_IC_CaptureCallback+0x64>
			{
				MotorA_EncA.Period = MotorA_EncA.IC_Value2 - MotorA_EncA.IC_Value1;
 8000868:	4b30      	ldr	r3, [pc, #192]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800086a:	689a      	ldr	r2, [r3, #8]
 800086c:	4b2f      	ldr	r3, [pc, #188]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800086e:	685b      	ldr	r3, [r3, #4]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	4a2e      	ldr	r2, [pc, #184]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 8000874:	60d3      	str	r3, [r2, #12]
 8000876:	e009      	b.n	800088c <HAL_TIM_IC_CaptureCallback+0x78>
			}
			else
			{
				MotorA_EncA.Period = MotorA_EncA.IC_Value2+65535 - MotorA_EncA.IC_Value1;
 8000878:	4b2c      	ldr	r3, [pc, #176]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800087a:	689a      	ldr	r2, [r3, #8]
 800087c:	4b2b      	ldr	r3, [pc, #172]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000886:	33ff      	adds	r3, #255	; 0xff
 8000888:	4a28      	ldr	r2, [pc, #160]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800088a:	60d3      	str	r3, [r2, #12]
			}
			//MotorA_EncA.Frequency = HAL_RCC_GetPCLK2Freq()/(htim->Init.Prescaler*MotorA_EncA.Period);
			//MotorA_EncA.CalculationOK = 1;
			MotorA_EncA.Is_First_Captured = 0;
 800088c:	4b27      	ldr	r3, [pc, #156]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800088e:	2200      	movs	r2, #0
 8000890:	701a      	strb	r2, [r3, #0]

		}
		MotorA_EncA.cont++;
 8000892:	4b26      	ldr	r3, [pc, #152]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 8000894:	7d5b      	ldrb	r3, [r3, #21]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	3301      	adds	r3, #1
 800089a:	b2da      	uxtb	r2, r3
 800089c:	4b23      	ldr	r3, [pc, #140]	; (800092c <HAL_TIM_IC_CaptureCallback+0x118>)
 800089e:	755a      	strb	r2, [r3, #21]
	}
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	7f1b      	ldrb	r3, [r3, #28]
 80008a4:	2b02      	cmp	r3, #2
 80008a6:	d13d      	bne.n	8000924 <HAL_TIM_IC_CaptureCallback+0x110>
	{
		if(MotorA_EncB.Is_First_Captured==0)
 80008a8:	4b21      	ldr	r3, [pc, #132]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d10a      	bne.n	80008c8 <HAL_TIM_IC_CaptureCallback+0xb4>
		{
			MotorA_EncB.IC_Value1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80008b2:	2104      	movs	r1, #4
 80008b4:	6878      	ldr	r0, [r7, #4]
 80008b6:	f003 fa05 	bl	8003cc4 <HAL_TIM_ReadCapturedValue>
 80008ba:	4602      	mov	r2, r0
 80008bc:	4b1c      	ldr	r3, [pc, #112]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008be:	605a      	str	r2, [r3, #4]
			MotorA_EncB.Is_First_Captured = 1;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	701a      	strb	r2, [r3, #0]
 80008c6:	e026      	b.n	8000916 <HAL_TIM_IC_CaptureCallback+0x102>
		}
		else if(MotorA_EncB.Is_First_Captured)
 80008c8:	4b19      	ldr	r3, [pc, #100]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d021      	beq.n	8000916 <HAL_TIM_IC_CaptureCallback+0x102>
		{
			MotorA_EncB.IC_Value2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80008d2:	2104      	movs	r1, #4
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f003 f9f5 	bl	8003cc4 <HAL_TIM_ReadCapturedValue>
 80008da:	4602      	mov	r2, r0
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008de:	609a      	str	r2, [r3, #8]
			if(MotorA_EncB.IC_Value2 > MotorA_EncB.IC_Value1)
 80008e0:	4b13      	ldr	r3, [pc, #76]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008e2:	689a      	ldr	r2, [r3, #8]
 80008e4:	4b12      	ldr	r3, [pc, #72]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	d907      	bls.n	80008fc <HAL_TIM_IC_CaptureCallback+0xe8>
			{
				MotorA_EncB.Period = MotorA_EncB.IC_Value2 - MotorA_EncB.IC_Value1;
 80008ec:	4b10      	ldr	r3, [pc, #64]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008ee:	689a      	ldr	r2, [r3, #8]
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	4a0e      	ldr	r2, [pc, #56]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008f8:	60d3      	str	r3, [r2, #12]
 80008fa:	e009      	b.n	8000910 <HAL_TIM_IC_CaptureCallback+0xfc>
			}
			else
			{
				MotorA_EncB.Period = MotorA_EncB.IC_Value2+65535 - MotorA_EncB.IC_Value1;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80008fe:	689a      	ldr	r2, [r3, #8]
 8000900:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800090a:	33ff      	adds	r3, #255	; 0xff
 800090c:	4a08      	ldr	r2, [pc, #32]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 800090e:	60d3      	str	r3, [r2, #12]
			}
			// Freq = (FreqCKL/(PreScaler*Nticks))
			//MotorA_EncB.Frequency = HAL_RCC_GetPCLK2Freq()/(htim->Init.Prescaler*MotorA_EncB.Period);
			//MotorA_EncB.CalculationOK = 1;
			MotorA_EncB.Is_First_Captured = 0;
 8000910:	4b07      	ldr	r3, [pc, #28]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000912:	2200      	movs	r2, #0
 8000914:	701a      	strb	r2, [r3, #0]

		}
		MotorA_EncB.cont++;
 8000916:	4b06      	ldr	r3, [pc, #24]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000918:	7d5b      	ldrb	r3, [r3, #21]
 800091a:	b2db      	uxtb	r3, r3
 800091c:	3301      	adds	r3, #1
 800091e:	b2da      	uxtb	r2, r3
 8000920:	4b03      	ldr	r3, [pc, #12]	; (8000930 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000922:	755a      	strb	r2, [r3, #21]
	}
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	2000253c 	.word	0x2000253c
 8000930:	2000243c 	.word	0x2000243c

08000934 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	80fb      	strh	r3, [r7, #6]
	if(B1_Pin == GPIO_Pin)
 800093e:	88fb      	ldrh	r3, [r7, #6]
 8000940:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000944:	d104      	bne.n	8000950 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		osSemaphoreRelease(binSem1Handle);
 8000946:	4b04      	ldr	r3, [pc, #16]	; (8000958 <HAL_GPIO_EXTI_Callback+0x24>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4618      	mov	r0, r3
 800094c:	f004 fd96 	bl	800547c <osSemaphoreRelease>

	}
}
 8000950:	bf00      	nop
 8000952:	3708      	adds	r7, #8
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	200023d4 	.word	0x200023d4

0800095c <Task1_App>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1_App */
void Task1_App(void const * argument)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {

	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000964:	2201      	movs	r2, #1
 8000966:	2120      	movs	r1, #32
 8000968:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800096c:	f000 fdd0 	bl	8001510 <HAL_GPIO_WritePin>
	osSemaphoreWait(binSem1Handle, osWaitForever);
 8000970:	4b03      	ldr	r3, [pc, #12]	; (8000980 <Task1_App+0x24>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f04f 31ff 	mov.w	r1, #4294967295
 8000978:	4618      	mov	r0, r3
 800097a:	f004 fd31 	bl	80053e0 <osSemaphoreWait>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800097e:	e7f1      	b.n	8000964 <Task1_App+0x8>
 8000980:	200023d4 	.word	0x200023d4

08000984 <Task2_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_App */
void Task2_App(void const * argument)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_App */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	2120      	movs	r1, #32
 8000990:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000994:	f000 fdbc 	bl	8001510 <HAL_GPIO_WritePin>
	  osDelay(1300);
 8000998:	f240 5014 	movw	r0, #1300	; 0x514
 800099c:	f004 fcc0 	bl	8005320 <osDelay>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009a0:	e7f4      	b.n	800098c <Task2_App+0x8>
	...

080009a4 <TaskPWM_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskPWM_App */
void TaskPWM_App(void const * argument)
{
 80009a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009a6:	b095      	sub	sp, #84	; 0x54
 80009a8:	af12      	add	r7, sp, #72	; 0x48
 80009aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskPWM_App */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80009ac:	2100      	movs	r1, #0
 80009ae:	4830      	ldr	r0, [pc, #192]	; (8000a70 <TaskPWM_App+0xcc>)
 80009b0:	f002 fabe 	bl	8002f30 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80009b4:	2104      	movs	r1, #4
 80009b6:	482e      	ldr	r0, [pc, #184]	; (8000a70 <TaskPWM_App+0xcc>)
 80009b8:	f002 faba 	bl	8002f30 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(MotorA_INA_GPIO_Port, MotorA_INA_Pin, GPIO_PIN_SET);
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009c6:	f000 fda3 	bl	8001510 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MotorA_INB_GPIO_Port, MotorA_INB_Pin, GPIO_PIN_RESET);
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009d4:	f000 fd9c 	bl	8001510 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	osDelay(1000);
 80009d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009dc:	f004 fca0 	bl	8005320 <osDelay>
	set_PWM(htim3, TIM_CHANNEL_1, 3600, (uint16_t) 3600*0.6); // -- 60% PWM
 80009e0:	4e23      	ldr	r6, [pc, #140]	; (8000a70 <TaskPWM_App+0xcc>)
 80009e2:	f44f 6307 	mov.w	r3, #2160	; 0x870
 80009e6:	9311      	str	r3, [sp, #68]	; 0x44
 80009e8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80009ec:	9310      	str	r3, [sp, #64]	; 0x40
 80009ee:	2300      	movs	r3, #0
 80009f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80009f2:	466d      	mov	r5, sp
 80009f4:	f106 0410 	add.w	r4, r6, #16
 80009f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80009fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a04:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000a08:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000a0c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000a10:	f7ff fed0 	bl	80007b4 <set_PWM>
	osDelay(2000);
 8000a14:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a18:	f004 fc82 	bl	8005320 <osDelay>
	set_PWM(htim3, TIM_CHANNEL_1, 3600, (uint16_t) 0);
 8000a1c:	4e14      	ldr	r6, [pc, #80]	; (8000a70 <TaskPWM_App+0xcc>)
 8000a1e:	2300      	movs	r3, #0
 8000a20:	9311      	str	r3, [sp, #68]	; 0x44
 8000a22:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8000a26:	9310      	str	r3, [sp, #64]	; 0x40
 8000a28:	2300      	movs	r3, #0
 8000a2a:	930f      	str	r3, [sp, #60]	; 0x3c
 8000a2c:	466d      	mov	r5, sp
 8000a2e:	f106 0410 	add.w	r4, r6, #16
 8000a32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a3c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000a3e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000a42:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000a46:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000a4a:	f7ff feb3 	bl	80007b4 <set_PWM>
	osDelay(1000);
 8000a4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a52:	f004 fc65 	bl	8005320 <osDelay>
	}
	for(int8_t cont = 16; cont >=0 ; cont-- ){
		set_PWM(htim3, TIM_CHANNEL_1, 3600, 225*cont);
		osDelay(500);
	}*/
	HAL_GPIO_TogglePin(MotorA_INA_GPIO_Port, MotorA_INA_Pin);
 8000a56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a5e:	f000 fd6f 	bl	8001540 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(MotorA_INB_GPIO_Port, MotorA_INB_Pin);
 8000a62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a6a:	f000 fd69 	bl	8001540 <HAL_GPIO_TogglePin>
	osDelay(1000);
 8000a6e:	e7b3      	b.n	80009d8 <TaskPWM_App+0x34>
 8000a70:	200023e0 	.word	0x200023e0

08000a74 <readMotorSpeed_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readMotorSpeed_App */
void readMotorSpeed_App(void const * argument)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readMotorSpeed_App */
	uint8_t contAux = 0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	73fb      	strb	r3, [r7, #15]
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8000a80:	2100      	movs	r1, #0
 8000a82:	4833      	ldr	r0, [pc, #204]	; (8000b50 <readMotorSpeed_App+0xdc>)
 8000a84:	f002 fc5e 	bl	8003344 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8000a88:	2104      	movs	r1, #4
 8000a8a:	4831      	ldr	r0, [pc, #196]	; (8000b50 <readMotorSpeed_App+0xdc>)
 8000a8c:	f002 fc5a 	bl	8003344 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  for(;;)
  {

	//osMutexWait(MutexEncoderHandle, osWaitForever );
	if(contAux == MotorA_EncA.cont)
 8000a90:	4b30      	ldr	r3, [pc, #192]	; (8000b54 <readMotorSpeed_App+0xe0>)
 8000a92:	7d5b      	ldrb	r3, [r3, #21]
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	7bfa      	ldrb	r2, [r7, #15]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d10f      	bne.n	8000abc <readMotorSpeed_App+0x48>
	{
		DataSendUart.MotorA_speed = 0;
 8000a9c:	4b2e      	ldr	r3, [pc, #184]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000a9e:	f04f 0200 	mov.w	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
		DataSendUart.time_stamp = (uint32_t) tickCounter;
 8000aa4:	4b2d      	ldr	r3, [pc, #180]	; (8000b5c <readMotorSpeed_App+0xe8>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a2b      	ldr	r2, [pc, #172]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000aaa:	60d3      	str	r3, [r2, #12]
		DataSendUart.Period = 0;
 8000aac:	4b2a      	ldr	r3, [pc, #168]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	605a      	str	r2, [r3, #4]
		DataSendUart.Frequency = 0;
 8000ab2:	4b29      	ldr	r3, [pc, #164]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000ab4:	f04f 0200 	mov.w	r2, #0
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	e024      	b.n	8000b06 <readMotorSpeed_App+0x92>
	}
	else{
		// Freq = (FreqCKL/(PreScaler*Nticks))
		// Speed = Freq/Encoder_pulses (Speed in the shaft)
		DataSendUart.MotorA_speed = (float) HAL_RCC_GetPCLK2Freq()/(htim1.Init.Prescaler*MotorA_EncB.Period*ENCODER_SHAFT_CPR);
 8000abc:	f001 fe9c 	bl	80027f8 <HAL_RCC_GetPCLK2Freq>
 8000ac0:	ee07 0a90 	vmov	s15, r0
 8000ac4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ac8:	4b21      	ldr	r3, [pc, #132]	; (8000b50 <readMotorSpeed_App+0xdc>)
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	4a24      	ldr	r2, [pc, #144]	; (8000b60 <readMotorSpeed_App+0xec>)
 8000ace:	68d2      	ldr	r2, [r2, #12]
 8000ad0:	fb02 f303 	mul.w	r3, r2, r3
 8000ad4:	f44f 7298 	mov.w	r2, #304	; 0x130
 8000ad8:	fb02 f303 	mul.w	r3, r2, r3
 8000adc:	ee07 3a90 	vmov	s15, r3
 8000ae0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ae4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000aea:	edc3 7a00 	vstr	s15, [r3]
		DataSendUart.time_stamp = (uint32_t) tickCounter;
 8000aee:	4b1b      	ldr	r3, [pc, #108]	; (8000b5c <readMotorSpeed_App+0xe8>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a19      	ldr	r2, [pc, #100]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000af4:	60d3      	str	r3, [r2, #12]
		DataSendUart.Period = (uint32_t) MotorA_EncA.Period;
 8000af6:	4b17      	ldr	r3, [pc, #92]	; (8000b54 <readMotorSpeed_App+0xe0>)
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	4a17      	ldr	r2, [pc, #92]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000afc:	6053      	str	r3, [r2, #4]
		DataSendUart.Frequency = (float) MotorA_EncA.Frequency;
 8000afe:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <readMotorSpeed_App+0xe0>)
 8000b00:	691b      	ldr	r3, [r3, #16]
 8000b02:	4a15      	ldr	r2, [pc, #84]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000b04:	6093      	str	r3, [r2, #8]
	}

	//osMutexRelease(MutexEncoderHandle);
	//dataPtr = osMailAlloc(QueueUARTSndHandle, millis5);
	dataPtr = osMailAlloc(QueueUARTSndHandle, osWaitForever );
 8000b06:	4b17      	ldr	r3, [pc, #92]	; (8000b64 <readMotorSpeed_App+0xf0>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	f04f 31ff 	mov.w	r1, #4294967295
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f004 fe6b 	bl	80057ea <osMailAlloc>
 8000b14:	60b8      	str	r0, [r7, #8]
	if(dataPtr != NULL)
 8000b16:	68bb      	ldr	r3, [r7, #8]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d011      	beq.n	8000b40 <readMotorSpeed_App+0xcc>
	{
		dataPtr->MotorA_speed = DataSendUart.MotorA_speed;
 8000b1c:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	601a      	str	r2, [r3, #0]
		dataPtr->time_stamp = DataSendUart.time_stamp;
 8000b24:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <readMotorSpeed_App+0xe4>)
 8000b26:	68da      	ldr	r2, [r3, #12]
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	60da      	str	r2, [r3, #12]
		if(osMailPut(QueueUARTSndHandle, dataPtr) != osOK)
 8000b2c:	4b0d      	ldr	r3, [pc, #52]	; (8000b64 <readMotorSpeed_App+0xf0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	68b9      	ldr	r1, [r7, #8]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f004 fe6e 	bl	8005814 <osMailPut>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d000      	beq.n	8000b40 <readMotorSpeed_App+0xcc>
		{
			while(1);
 8000b3e:	e7fe      	b.n	8000b3e <readMotorSpeed_App+0xca>
		}
	}
	contAux = MotorA_EncA.cont;
 8000b40:	4b04      	ldr	r3, [pc, #16]	; (8000b54 <readMotorSpeed_App+0xe0>)
 8000b42:	7d5b      	ldrb	r3, [r3, #21]
 8000b44:	73fb      	strb	r3, [r7, #15]
	osDelay(1);
 8000b46:	2001      	movs	r0, #1
 8000b48:	f004 fbea 	bl	8005320 <osDelay>
	if(contAux == MotorA_EncA.cont)
 8000b4c:	e7a0      	b.n	8000a90 <readMotorSpeed_App+0x1c>
 8000b4e:	bf00      	nop
 8000b50:	20002468 	.word	0x20002468
 8000b54:	2000253c 	.word	0x2000253c
 8000b58:	2000242c 	.word	0x2000242c
 8000b5c:	200023d8 	.word	0x200023d8
 8000b60:	2000243c 	.word	0x2000243c
 8000b64:	20002558 	.word	0x20002558

08000b68 <uartSend_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_uartSend_App */
void uartSend_App(void const * argument)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b088      	sub	sp, #32
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN uartSend_App */
  osEvent dataSEND;
  UART_DATA_SEND_t *dataPtr;
  uint8_t a=8, b=16, c=32, d=64 ;
 8000b70:	2308      	movs	r3, #8
 8000b72:	73fb      	strb	r3, [r7, #15]
 8000b74:	2310      	movs	r3, #16
 8000b76:	73bb      	strb	r3, [r7, #14]
 8000b78:	2320      	movs	r3, #32
 8000b7a:	737b      	strb	r3, [r7, #13]
 8000b7c:	2340      	movs	r3, #64	; 0x40
 8000b7e:	733b      	strb	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  dataSEND = osMailGet(QueueUARTSndHandle, osWaitForever);
 8000b80:	4b1d      	ldr	r3, [pc, #116]	; (8000bf8 <uartSend_App+0x90>)
 8000b82:	6819      	ldr	r1, [r3, #0]
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	f04f 32ff 	mov.w	r2, #4294967295
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f004 fe7f 	bl	8005890 <osMailGet>
	  if(dataSEND.status == osEventMail){
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	2b20      	cmp	r3, #32
 8000b96:	d1f3      	bne.n	8000b80 <uartSend_App+0x18>
		  dataPtr = dataSEND.value.p;
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	61fb      	str	r3, [r7, #28]
		  HAL_UART_Transmit(&huart2, (uint8_t *)&a, sizeof(uint8_t), osWaitForever);
 8000b9c:	f107 010f 	add.w	r1, r7, #15
 8000ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4815      	ldr	r0, [pc, #84]	; (8000bfc <uartSend_App+0x94>)
 8000ba8:	f003 ff6e 	bl	8004a88 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2, (uint8_t *)&b, sizeof(uint8_t), osWaitForever);
 8000bac:	f107 010e 	add.w	r1, r7, #14
 8000bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	4811      	ldr	r0, [pc, #68]	; (8000bfc <uartSend_App+0x94>)
 8000bb8:	f003 ff66 	bl	8004a88 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2, (uint8_t *)&c, sizeof(uint8_t), osWaitForever);
 8000bbc:	f107 010d 	add.w	r1, r7, #13
 8000bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	480d      	ldr	r0, [pc, #52]	; (8000bfc <uartSend_App+0x94>)
 8000bc8:	f003 ff5e 	bl	8004a88 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2, (uint8_t *)&d, sizeof(uint8_t), osWaitForever);
 8000bcc:	f107 010c 	add.w	r1, r7, #12
 8000bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	4809      	ldr	r0, [pc, #36]	; (8000bfc <uartSend_App+0x94>)
 8000bd8:	f003 ff56 	bl	8004a88 <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart2, (uint8_t *)dataPtr, sizeof(UART_DATA_SEND_t), osWaitForever);
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	2210      	movs	r2, #16
 8000be2:	69f9      	ldr	r1, [r7, #28]
 8000be4:	4805      	ldr	r0, [pc, #20]	; (8000bfc <uartSend_App+0x94>)
 8000be6:	f003 ff4f 	bl	8004a88 <HAL_UART_Transmit>
		  osMailFree(QueueUARTSndHandle, dataPtr); // Free a memory block from a mail.
 8000bea:	4b03      	ldr	r3, [pc, #12]	; (8000bf8 <uartSend_App+0x90>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	69f9      	ldr	r1, [r7, #28]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f004 fec1 	bl	8005978 <osMailFree>
	  dataSEND = osMailGet(QueueUARTSndHandle, osWaitForever);
 8000bf6:	e7c3      	b.n	8000b80 <uartSend_App+0x18>
 8000bf8:	20002558 	.word	0x20002558
 8000bfc:	200024b8 	.word	0x200024b8

08000c00 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a06      	ldr	r2, [pc, #24]	; (8000c28 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d101      	bne.n	8000c16 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c12:	f000 f9f1 	bl	8000ff8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  //osMutexWait(MutexEncoderHandle, osWaitForever );
  tickCounter++;
 8000c16:	4b05      	ldr	r3, [pc, #20]	; (8000c2c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	4a03      	ldr	r2, [pc, #12]	; (8000c2c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000c1e:	6013      	str	r3, [r2, #0]
  //osMutexRelease(MutexEncoderHandle);
  /* USER CODE END Callback 1 */
}
 8000c20:	bf00      	nop
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	40001000 	.word	0x40001000
 8000c2c:	200023d8 	.word	0x200023d8

08000c30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
	...

08000c40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c46:	4b0f      	ldr	r3, [pc, #60]	; (8000c84 <HAL_MspInit+0x44>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	4a0e      	ldr	r2, [pc, #56]	; (8000c84 <HAL_MspInit+0x44>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6193      	str	r3, [r2, #24]
 8000c52:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <HAL_MspInit+0x44>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	4b09      	ldr	r3, [pc, #36]	; (8000c84 <HAL_MspInit+0x44>)
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	4a08      	ldr	r2, [pc, #32]	; (8000c84 <HAL_MspInit+0x44>)
 8000c64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c68:	61d3      	str	r3, [r2, #28]
 8000c6a:	4b06      	ldr	r3, [pc, #24]	; (8000c84 <HAL_MspInit+0x44>)
 8000c6c:	69db      	ldr	r3, [r3, #28]
 8000c6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c72:	603b      	str	r3, [r7, #0]
 8000c74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c76:	bf00      	nop
 8000c78:	370c      	adds	r7, #12
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000

08000c88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08a      	sub	sp, #40	; 0x28
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 0314 	add.w	r3, r7, #20
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a24      	ldr	r2, [pc, #144]	; (8000d38 <HAL_TIM_Base_MspInit+0xb0>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d130      	bne.n	8000d0c <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000caa:	4b24      	ldr	r3, [pc, #144]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000cac:	699b      	ldr	r3, [r3, #24]
 8000cae:	4a23      	ldr	r2, [pc, #140]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000cb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000cb4:	6193      	str	r3, [r2, #24]
 8000cb6:	4b21      	ldr	r3, [pc, #132]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000cb8:	699b      	ldr	r3, [r3, #24]
 8000cba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000cbe:	613b      	str	r3, [r7, #16]
 8000cc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cc2:	4b1e      	ldr	r3, [pc, #120]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	4a1d      	ldr	r2, [pc, #116]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000cc8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000ccc:	6153      	str	r3, [r2, #20]
 8000cce:	4b1b      	ldr	r3, [pc, #108]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000cea:	2302      	movs	r3, #2
 8000cec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cee:	f107 0314 	add.w	r3, r7, #20
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4812      	ldr	r0, [pc, #72]	; (8000d40 <HAL_TIM_Base_MspInit+0xb8>)
 8000cf6:	f000 fa81 	bl	80011fc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2102      	movs	r1, #2
 8000cfe:	201b      	movs	r0, #27
 8000d00:	f000 fa52 	bl	80011a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000d04:	201b      	movs	r0, #27
 8000d06:	f000 fa6b 	bl	80011e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000d0a:	e010      	b.n	8000d2e <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a0c      	ldr	r2, [pc, #48]	; (8000d44 <HAL_TIM_Base_MspInit+0xbc>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d10b      	bne.n	8000d2e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d16:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000d18:	69db      	ldr	r3, [r3, #28]
 8000d1a:	4a08      	ldr	r2, [pc, #32]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000d1c:	f043 0302 	orr.w	r3, r3, #2
 8000d20:	61d3      	str	r3, [r2, #28]
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <HAL_TIM_Base_MspInit+0xb4>)
 8000d24:	69db      	ldr	r3, [r3, #28]
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	60bb      	str	r3, [r7, #8]
 8000d2c:	68bb      	ldr	r3, [r7, #8]
}
 8000d2e:	bf00      	nop
 8000d30:	3728      	adds	r7, #40	; 0x28
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40012c00 	.word	0x40012c00
 8000d3c:	40021000 	.word	0x40021000
 8000d40:	48000800 	.word	0x48000800
 8000d44:	40000400 	.word	0x40000400

08000d48 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b088      	sub	sp, #32
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d50:	f107 030c 	add.w	r3, r7, #12
 8000d54:	2200      	movs	r2, #0
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	605a      	str	r2, [r3, #4]
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	60da      	str	r2, [r3, #12]
 8000d5e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a11      	ldr	r2, [pc, #68]	; (8000dac <HAL_TIM_MspPostInit+0x64>)
 8000d66:	4293      	cmp	r3, r2
 8000d68:	d11c      	bne.n	8000da4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d6a:	4b11      	ldr	r3, [pc, #68]	; (8000db0 <HAL_TIM_MspPostInit+0x68>)
 8000d6c:	695b      	ldr	r3, [r3, #20]
 8000d6e:	4a10      	ldr	r2, [pc, #64]	; (8000db0 <HAL_TIM_MspPostInit+0x68>)
 8000d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d74:	6153      	str	r3, [r2, #20]
 8000d76:	4b0e      	ldr	r3, [pc, #56]	; (8000db0 <HAL_TIM_MspPostInit+0x68>)
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d7e:	60bb      	str	r3, [r7, #8]
 8000d80:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000d82:	2350      	movs	r3, #80	; 0x50
 8000d84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d86:	2302      	movs	r3, #2
 8000d88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d92:	2302      	movs	r3, #2
 8000d94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d96:	f107 030c 	add.w	r3, r7, #12
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da0:	f000 fa2c 	bl	80011fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000da4:	bf00      	nop
 8000da6:	3720      	adds	r7, #32
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	40000400 	.word	0x40000400
 8000db0:	40021000 	.word	0x40021000

08000db4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <HAL_UART_MspInit+0x7c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d128      	bne.n	8000e28 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000dd6:	4b17      	ldr	r3, [pc, #92]	; (8000e34 <HAL_UART_MspInit+0x80>)
 8000dd8:	69db      	ldr	r3, [r3, #28]
 8000dda:	4a16      	ldr	r2, [pc, #88]	; (8000e34 <HAL_UART_MspInit+0x80>)
 8000ddc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de0:	61d3      	str	r3, [r2, #28]
 8000de2:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <HAL_UART_MspInit+0x80>)
 8000de4:	69db      	ldr	r3, [r3, #28]
 8000de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dee:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <HAL_UART_MspInit+0x80>)
 8000df0:	695b      	ldr	r3, [r3, #20]
 8000df2:	4a10      	ldr	r2, [pc, #64]	; (8000e34 <HAL_UART_MspInit+0x80>)
 8000df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df8:	6153      	str	r3, [r2, #20]
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <HAL_UART_MspInit+0x80>)
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e06:	230c      	movs	r3, #12
 8000e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2300      	movs	r3, #0
 8000e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e16:	2307      	movs	r3, #7
 8000e18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e24:	f000 f9ea 	bl	80011fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e28:	bf00      	nop
 8000e2a:	3728      	adds	r7, #40	; 0x28
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	40004400 	.word	0x40004400
 8000e34:	40021000 	.word	0x40021000

08000e38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08c      	sub	sp, #48	; 0x30
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000e40:	2300      	movs	r3, #0
 8000e42:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	6879      	ldr	r1, [r7, #4]
 8000e4c:	2036      	movs	r0, #54	; 0x36
 8000e4e:	f000 f9ab 	bl	80011a8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e52:	2036      	movs	r0, #54	; 0x36
 8000e54:	f000 f9c4 	bl	80011e0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000e58:	4b1f      	ldr	r3, [pc, #124]	; (8000ed8 <HAL_InitTick+0xa0>)
 8000e5a:	69db      	ldr	r3, [r3, #28]
 8000e5c:	4a1e      	ldr	r2, [pc, #120]	; (8000ed8 <HAL_InitTick+0xa0>)
 8000e5e:	f043 0310 	orr.w	r3, r3, #16
 8000e62:	61d3      	str	r3, [r2, #28]
 8000e64:	4b1c      	ldr	r3, [pc, #112]	; (8000ed8 <HAL_InitTick+0xa0>)
 8000e66:	69db      	ldr	r3, [r3, #28]
 8000e68:	f003 0310 	and.w	r3, r3, #16
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e70:	f107 0210 	add.w	r2, r7, #16
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	4611      	mov	r1, r2
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f001 fcde 	bl	800283c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000e80:	f001 fc98 	bl	80027b4 <HAL_RCC_GetPCLK1Freq>
 8000e84:	4603      	mov	r3, r0
 8000e86:	005b      	lsls	r3, r3, #1
 8000e88:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e8c:	4a13      	ldr	r2, [pc, #76]	; (8000edc <HAL_InitTick+0xa4>)
 8000e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e92:	0c9b      	lsrs	r3, r3, #18
 8000e94:	3b01      	subs	r3, #1
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e98:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <HAL_InitTick+0xa8>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	; (8000ee4 <HAL_InitTick+0xac>)
 8000e9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000e9e:	4b10      	ldr	r3, [pc, #64]	; (8000ee0 <HAL_InitTick+0xa8>)
 8000ea0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000ea4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ea6:	4a0e      	ldr	r2, [pc, #56]	; (8000ee0 <HAL_InitTick+0xa8>)
 8000ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000eaa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <HAL_InitTick+0xa8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb2:	4b0b      	ldr	r3, [pc, #44]	; (8000ee0 <HAL_InitTick+0xa8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000eb8:	4809      	ldr	r0, [pc, #36]	; (8000ee0 <HAL_InitTick+0xa8>)
 8000eba:	f001 ff0f 	bl	8002cdc <HAL_TIM_Base_Init>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d104      	bne.n	8000ece <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000ec4:	4806      	ldr	r0, [pc, #24]	; (8000ee0 <HAL_InitTick+0xa8>)
 8000ec6:	f001 ff61 	bl	8002d8c <HAL_TIM_Base_Start_IT>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	e000      	b.n	8000ed0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3730      	adds	r7, #48	; 0x30
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	431bde83 	.word	0x431bde83
 8000ee0:	2000255c 	.word	0x2000255c
 8000ee4:	40001000 	.word	0x40001000

08000ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000efa:	e7fe      	b.n	8000efa <HardFault_Handler+0x4>

08000efc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f00:	e7fe      	b.n	8000f00 <MemManage_Handler+0x4>

08000f02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f06:	e7fe      	b.n	8000f06 <BusFault_Handler+0x4>

08000f08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f0c:	e7fe      	b.n	8000f0c <UsageFault_Handler+0x4>

08000f0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f20:	4802      	ldr	r0, [pc, #8]	; (8000f2c <TIM1_CC_IRQHandler+0x10>)
 8000f22:	f002 fb51 	bl	80035c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20002468 	.word	0x20002468

08000f30 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000f34:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000f38:	f000 fb1c 	bl	8001574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f3c:	bf00      	nop
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <TIM6_DAC_IRQHandler+0x10>)
 8000f46:	f002 fb3f 	bl	80035c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	2000255c 	.word	0x2000255c

08000f54 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f58:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <SystemInit+0x20>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f5e:	4a05      	ldr	r2, [pc, #20]	; (8000f74 <SystemInit+0x20>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000f78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fb0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f7c:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f7e:	490e      	ldr	r1, [pc, #56]	; (8000fb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f80:	4a0e      	ldr	r2, [pc, #56]	; (8000fbc <LoopForever+0xe>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f84:	e002      	b.n	8000f8c <LoopCopyDataInit>

08000f86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f8a:	3304      	adds	r3, #4

08000f8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f90:	d3f9      	bcc.n	8000f86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f92:	4a0b      	ldr	r2, [pc, #44]	; (8000fc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f94:	4c0b      	ldr	r4, [pc, #44]	; (8000fc4 <LoopForever+0x16>)
  movs r3, #0
 8000f96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f98:	e001      	b.n	8000f9e <LoopFillZerobss>

08000f9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f9c:	3204      	adds	r2, #4

08000f9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fa0:	d3fb      	bcc.n	8000f9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000fa2:	f7ff ffd7 	bl	8000f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fa6:	f007 f8e9 	bl	800817c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000faa:	f7ff f933 	bl	8000214 <main>

08000fae <LoopForever>:

LoopForever:
    b LoopForever
 8000fae:	e7fe      	b.n	8000fae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fb0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fb8:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000fbc:	08008328 	.word	0x08008328
  ldr r2, =_sbss
 8000fc0:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000fc4:	200025ac 	.word	0x200025ac

08000fc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fc8:	e7fe      	b.n	8000fc8 <ADC1_2_IRQHandler>
	...

08000fcc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd0:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <HAL_Init+0x28>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a07      	ldr	r2, [pc, #28]	; (8000ff4 <HAL_Init+0x28>)
 8000fd6:	f043 0310 	orr.w	r3, r3, #16
 8000fda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fdc:	2003      	movs	r0, #3
 8000fde:	f000 f8d8 	bl	8001192 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f7ff ff28 	bl	8000e38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe8:	f7ff fe2a 	bl	8000c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40022000 	.word	0x40022000

08000ff8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ffc:	4b06      	ldr	r3, [pc, #24]	; (8001018 <HAL_IncTick+0x20>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	461a      	mov	r2, r3
 8001002:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_IncTick+0x24>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4413      	add	r3, r2
 8001008:	4a04      	ldr	r2, [pc, #16]	; (800101c <HAL_IncTick+0x24>)
 800100a:	6013      	str	r3, [r2, #0]
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	20000008 	.word	0x20000008
 800101c:	200025a8 	.word	0x200025a8

08001020 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  return uwTick;  
 8001024:	4b03      	ldr	r3, [pc, #12]	; (8001034 <HAL_GetTick+0x14>)
 8001026:	681b      	ldr	r3, [r3, #0]
}
 8001028:	4618      	mov	r0, r3
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	200025a8 	.word	0x200025a8

08001038 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f003 0307 	and.w	r3, r3, #7
 8001046:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001048:	4b0c      	ldr	r3, [pc, #48]	; (800107c <__NVIC_SetPriorityGrouping+0x44>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800104e:	68ba      	ldr	r2, [r7, #8]
 8001050:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001054:	4013      	ands	r3, r2
 8001056:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001060:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001064:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106a:	4a04      	ldr	r2, [pc, #16]	; (800107c <__NVIC_SetPriorityGrouping+0x44>)
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	60d3      	str	r3, [r2, #12]
}
 8001070:	bf00      	nop
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001084:	4b04      	ldr	r3, [pc, #16]	; (8001098 <__NVIC_GetPriorityGrouping+0x18>)
 8001086:	68db      	ldr	r3, [r3, #12]
 8001088:	0a1b      	lsrs	r3, r3, #8
 800108a:	f003 0307 	and.w	r3, r3, #7
}
 800108e:	4618      	mov	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	e000ed00 	.word	0xe000ed00

0800109c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	db0b      	blt.n	80010c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	f003 021f 	and.w	r2, r3, #31
 80010b4:	4907      	ldr	r1, [pc, #28]	; (80010d4 <__NVIC_EnableIRQ+0x38>)
 80010b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ba:	095b      	lsrs	r3, r3, #5
 80010bc:	2001      	movs	r0, #1
 80010be:	fa00 f202 	lsl.w	r2, r0, r2
 80010c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000e100 	.word	0xe000e100

080010d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	db0a      	blt.n	8001102 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	490c      	ldr	r1, [pc, #48]	; (8001124 <__NVIC_SetPriority+0x4c>)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	0112      	lsls	r2, r2, #4
 80010f8:	b2d2      	uxtb	r2, r2
 80010fa:	440b      	add	r3, r1
 80010fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001100:	e00a      	b.n	8001118 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	b2da      	uxtb	r2, r3
 8001106:	4908      	ldr	r1, [pc, #32]	; (8001128 <__NVIC_SetPriority+0x50>)
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	f003 030f 	and.w	r3, r3, #15
 800110e:	3b04      	subs	r3, #4
 8001110:	0112      	lsls	r2, r2, #4
 8001112:	b2d2      	uxtb	r2, r2
 8001114:	440b      	add	r3, r1
 8001116:	761a      	strb	r2, [r3, #24]
}
 8001118:	bf00      	nop
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	e000e100 	.word	0xe000e100
 8001128:	e000ed00 	.word	0xe000ed00

0800112c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800112c:	b480      	push	{r7}
 800112e:	b089      	sub	sp, #36	; 0x24
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f1c3 0307 	rsb	r3, r3, #7
 8001146:	2b04      	cmp	r3, #4
 8001148:	bf28      	it	cs
 800114a:	2304      	movcs	r3, #4
 800114c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3304      	adds	r3, #4
 8001152:	2b06      	cmp	r3, #6
 8001154:	d902      	bls.n	800115c <NVIC_EncodePriority+0x30>
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3b03      	subs	r3, #3
 800115a:	e000      	b.n	800115e <NVIC_EncodePriority+0x32>
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001160:	f04f 32ff 	mov.w	r2, #4294967295
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43da      	mvns	r2, r3
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	401a      	ands	r2, r3
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001174:	f04f 31ff 	mov.w	r1, #4294967295
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	fa01 f303 	lsl.w	r3, r1, r3
 800117e:	43d9      	mvns	r1, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001184:	4313      	orrs	r3, r2
         );
}
 8001186:	4618      	mov	r0, r3
 8001188:	3724      	adds	r7, #36	; 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ff4c 	bl	8001038 <__NVIC_SetPriorityGrouping>
}
 80011a0:	bf00      	nop
 80011a2:	3708      	adds	r7, #8
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
 80011b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011ba:	f7ff ff61 	bl	8001080 <__NVIC_GetPriorityGrouping>
 80011be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	68b9      	ldr	r1, [r7, #8]
 80011c4:	6978      	ldr	r0, [r7, #20]
 80011c6:	f7ff ffb1 	bl	800112c <NVIC_EncodePriority>
 80011ca:	4602      	mov	r2, r0
 80011cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d0:	4611      	mov	r1, r2
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff ff80 	bl	80010d8 <__NVIC_SetPriority>
}
 80011d8:	bf00      	nop
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff ff54 	bl	800109c <__NVIC_EnableIRQ>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b087      	sub	sp, #28
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001206:	2300      	movs	r3, #0
 8001208:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800120a:	e160      	b.n	80014ce <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	2101      	movs	r1, #1
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	fa01 f303 	lsl.w	r3, r1, r3
 8001218:	4013      	ands	r3, r2
 800121a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	2b00      	cmp	r3, #0
 8001220:	f000 8152 	beq.w	80014c8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d00b      	beq.n	8001244 <HAL_GPIO_Init+0x48>
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	2b02      	cmp	r3, #2
 8001232:	d007      	beq.n	8001244 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001238:	2b11      	cmp	r3, #17
 800123a:	d003      	beq.n	8001244 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b12      	cmp	r3, #18
 8001242:	d130      	bne.n	80012a6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	68da      	ldr	r2, [r3, #12]
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	4313      	orrs	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800127a:	2201      	movs	r2, #1
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	fa02 f303 	lsl.w	r3, r2, r3
 8001282:	43db      	mvns	r3, r3
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	4013      	ands	r3, r2
 8001288:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	091b      	lsrs	r3, r3, #4
 8001290:	f003 0201 	and.w	r2, r3, #1
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4313      	orrs	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	2203      	movs	r2, #3
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43db      	mvns	r3, r3
 80012b8:	693a      	ldr	r2, [r7, #16]
 80012ba:	4013      	ands	r3, r2
 80012bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	689a      	ldr	r2, [r3, #8]
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d003      	beq.n	80012e6 <HAL_GPIO_Init+0xea>
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b12      	cmp	r3, #18
 80012e4:	d123      	bne.n	800132e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	08da      	lsrs	r2, r3, #3
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	3208      	adds	r2, #8
 80012ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	f003 0307 	and.w	r3, r3, #7
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	220f      	movs	r2, #15
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	4013      	ands	r3, r2
 8001308:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	691a      	ldr	r2, [r3, #16]
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	f003 0307 	and.w	r3, r3, #7
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	08da      	lsrs	r2, r3, #3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3208      	adds	r2, #8
 8001328:	6939      	ldr	r1, [r7, #16]
 800132a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	2203      	movs	r2, #3
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	43db      	mvns	r3, r3
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	4013      	ands	r3, r2
 8001344:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f003 0203 	and.w	r2, r3, #3
 800134e:	697b      	ldr	r3, [r7, #20]
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	fa02 f303 	lsl.w	r3, r2, r3
 8001356:	693a      	ldr	r2, [r7, #16]
 8001358:	4313      	orrs	r3, r2
 800135a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136a:	2b00      	cmp	r3, #0
 800136c:	f000 80ac 	beq.w	80014c8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001370:	4b5e      	ldr	r3, [pc, #376]	; (80014ec <HAL_GPIO_Init+0x2f0>)
 8001372:	699b      	ldr	r3, [r3, #24]
 8001374:	4a5d      	ldr	r2, [pc, #372]	; (80014ec <HAL_GPIO_Init+0x2f0>)
 8001376:	f043 0301 	orr.w	r3, r3, #1
 800137a:	6193      	str	r3, [r2, #24]
 800137c:	4b5b      	ldr	r3, [pc, #364]	; (80014ec <HAL_GPIO_Init+0x2f0>)
 800137e:	699b      	ldr	r3, [r3, #24]
 8001380:	f003 0301 	and.w	r3, r3, #1
 8001384:	60bb      	str	r3, [r7, #8]
 8001386:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001388:	4a59      	ldr	r2, [pc, #356]	; (80014f0 <HAL_GPIO_Init+0x2f4>)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	089b      	lsrs	r3, r3, #2
 800138e:	3302      	adds	r3, #2
 8001390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001394:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	f003 0303 	and.w	r3, r3, #3
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	220f      	movs	r2, #15
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013b2:	d025      	beq.n	8001400 <HAL_GPIO_Init+0x204>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a4f      	ldr	r2, [pc, #316]	; (80014f4 <HAL_GPIO_Init+0x2f8>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d01f      	beq.n	80013fc <HAL_GPIO_Init+0x200>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4a4e      	ldr	r2, [pc, #312]	; (80014f8 <HAL_GPIO_Init+0x2fc>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d019      	beq.n	80013f8 <HAL_GPIO_Init+0x1fc>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	4a4d      	ldr	r2, [pc, #308]	; (80014fc <HAL_GPIO_Init+0x300>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	d013      	beq.n	80013f4 <HAL_GPIO_Init+0x1f8>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4a4c      	ldr	r2, [pc, #304]	; (8001500 <HAL_GPIO_Init+0x304>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d00d      	beq.n	80013f0 <HAL_GPIO_Init+0x1f4>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4a4b      	ldr	r2, [pc, #300]	; (8001504 <HAL_GPIO_Init+0x308>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d007      	beq.n	80013ec <HAL_GPIO_Init+0x1f0>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4a4a      	ldr	r2, [pc, #296]	; (8001508 <HAL_GPIO_Init+0x30c>)
 80013e0:	4293      	cmp	r3, r2
 80013e2:	d101      	bne.n	80013e8 <HAL_GPIO_Init+0x1ec>
 80013e4:	2306      	movs	r3, #6
 80013e6:	e00c      	b.n	8001402 <HAL_GPIO_Init+0x206>
 80013e8:	2307      	movs	r3, #7
 80013ea:	e00a      	b.n	8001402 <HAL_GPIO_Init+0x206>
 80013ec:	2305      	movs	r3, #5
 80013ee:	e008      	b.n	8001402 <HAL_GPIO_Init+0x206>
 80013f0:	2304      	movs	r3, #4
 80013f2:	e006      	b.n	8001402 <HAL_GPIO_Init+0x206>
 80013f4:	2303      	movs	r3, #3
 80013f6:	e004      	b.n	8001402 <HAL_GPIO_Init+0x206>
 80013f8:	2302      	movs	r3, #2
 80013fa:	e002      	b.n	8001402 <HAL_GPIO_Init+0x206>
 80013fc:	2301      	movs	r3, #1
 80013fe:	e000      	b.n	8001402 <HAL_GPIO_Init+0x206>
 8001400:	2300      	movs	r3, #0
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	f002 0203 	and.w	r2, r2, #3
 8001408:	0092      	lsls	r2, r2, #2
 800140a:	4093      	lsls	r3, r2
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	4313      	orrs	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001412:	4937      	ldr	r1, [pc, #220]	; (80014f0 <HAL_GPIO_Init+0x2f4>)
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	089b      	lsrs	r3, r3, #2
 8001418:	3302      	adds	r3, #2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001420:	4b3a      	ldr	r3, [pc, #232]	; (800150c <HAL_GPIO_Init+0x310>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	43db      	mvns	r3, r3
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4013      	ands	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4313      	orrs	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001444:	4a31      	ldr	r2, [pc, #196]	; (800150c <HAL_GPIO_Init+0x310>)
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800144a:	4b30      	ldr	r3, [pc, #192]	; (800150c <HAL_GPIO_Init+0x310>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	43db      	mvns	r3, r3
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800146e:	4a27      	ldr	r2, [pc, #156]	; (800150c <HAL_GPIO_Init+0x310>)
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001474:	4b25      	ldr	r3, [pc, #148]	; (800150c <HAL_GPIO_Init+0x310>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	43db      	mvns	r3, r3
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	4313      	orrs	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001498:	4a1c      	ldr	r2, [pc, #112]	; (800150c <HAL_GPIO_Init+0x310>)
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800149e:	4b1b      	ldr	r3, [pc, #108]	; (800150c <HAL_GPIO_Init+0x310>)
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	43db      	mvns	r3, r3
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	4013      	ands	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4313      	orrs	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014c2:	4a12      	ldr	r2, [pc, #72]	; (800150c <HAL_GPIO_Init+0x310>)
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	3301      	adds	r3, #1
 80014cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	fa22 f303 	lsr.w	r3, r2, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f47f ae97 	bne.w	800120c <HAL_GPIO_Init+0x10>
  }
}
 80014de:	bf00      	nop
 80014e0:	371c      	adds	r7, #28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40010000 	.word	0x40010000
 80014f4:	48000400 	.word	0x48000400
 80014f8:	48000800 	.word	0x48000800
 80014fc:	48000c00 	.word	0x48000c00
 8001500:	48001000 	.word	0x48001000
 8001504:	48001400 	.word	0x48001400
 8001508:	48001800 	.word	0x48001800
 800150c:	40010400 	.word	0x40010400

08001510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	460b      	mov	r3, r1
 800151a:	807b      	strh	r3, [r7, #2]
 800151c:	4613      	mov	r3, r2
 800151e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001520:	787b      	ldrb	r3, [r7, #1]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d003      	beq.n	800152e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001526:	887a      	ldrh	r2, [r7, #2]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800152c:	e002      	b.n	8001534 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800152e:	887a      	ldrh	r2, [r7, #2]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
 8001548:	460b      	mov	r3, r1
 800154a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	695b      	ldr	r3, [r3, #20]
 8001550:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001552:	887a      	ldrh	r2, [r7, #2]
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	4013      	ands	r3, r2
 8001558:	041a      	lsls	r2, r3, #16
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	43d9      	mvns	r1, r3
 800155e:	887b      	ldrh	r3, [r7, #2]
 8001560:	400b      	ands	r3, r1
 8001562:	431a      	orrs	r2, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	619a      	str	r2, [r3, #24]
}
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800157e:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001580:	695a      	ldr	r2, [r3, #20]
 8001582:	88fb      	ldrh	r3, [r7, #6]
 8001584:	4013      	ands	r3, r2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d006      	beq.n	8001598 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800158a:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800158c:	88fb      	ldrh	r3, [r7, #6]
 800158e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001590:	88fb      	ldrh	r3, [r7, #6]
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff f9ce 	bl	8000934 <HAL_GPIO_EXTI_Callback>
  }
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40010400 	.word	0x40010400

080015a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	1d3b      	adds	r3, r7, #4
 80015ae:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d102      	bne.n	80015be <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	f000 bf01 	b.w	80023c0 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	f000 8160 	beq.w	800188e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80015ce:	4bae      	ldr	r3, [pc, #696]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 030c 	and.w	r3, r3, #12
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	d00c      	beq.n	80015f4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015da:	4bab      	ldr	r3, [pc, #684]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d159      	bne.n	800169a <HAL_RCC_OscConfig+0xf6>
 80015e6:	4ba8      	ldr	r3, [pc, #672]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80015ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f2:	d152      	bne.n	800169a <HAL_RCC_OscConfig+0xf6>
 80015f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015f8:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015fc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001600:	fa93 f3a3 	rbit	r3, r3
 8001604:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001608:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800160c:	fab3 f383 	clz	r3, r3
 8001610:	b2db      	uxtb	r3, r3
 8001612:	095b      	lsrs	r3, r3, #5
 8001614:	b2db      	uxtb	r3, r3
 8001616:	f043 0301 	orr.w	r3, r3, #1
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b01      	cmp	r3, #1
 800161e:	d102      	bne.n	8001626 <HAL_RCC_OscConfig+0x82>
 8001620:	4b99      	ldr	r3, [pc, #612]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	e015      	b.n	8001652 <HAL_RCC_OscConfig+0xae>
 8001626:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800162a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001632:	fa93 f3a3 	rbit	r3, r3
 8001636:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800163a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800163e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001642:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001646:	fa93 f3a3 	rbit	r3, r3
 800164a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800164e:	4b8e      	ldr	r3, [pc, #568]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 8001650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001652:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001656:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800165a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800165e:	fa92 f2a2 	rbit	r2, r2
 8001662:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001666:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800166a:	fab2 f282 	clz	r2, r2
 800166e:	b2d2      	uxtb	r2, r2
 8001670:	f042 0220 	orr.w	r2, r2, #32
 8001674:	b2d2      	uxtb	r2, r2
 8001676:	f002 021f 	and.w	r2, r2, #31
 800167a:	2101      	movs	r1, #1
 800167c:	fa01 f202 	lsl.w	r2, r1, r2
 8001680:	4013      	ands	r3, r2
 8001682:	2b00      	cmp	r3, #0
 8001684:	f000 8102 	beq.w	800188c <HAL_RCC_OscConfig+0x2e8>
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	f040 80fc 	bne.w	800188c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	f000 be93 	b.w	80023c0 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800169a:	1d3b      	adds	r3, r7, #4
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016a4:	d106      	bne.n	80016b4 <HAL_RCC_OscConfig+0x110>
 80016a6:	4b78      	ldr	r3, [pc, #480]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a77      	ldr	r2, [pc, #476]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b0:	6013      	str	r3, [r2, #0]
 80016b2:	e030      	b.n	8001716 <HAL_RCC_OscConfig+0x172>
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d10c      	bne.n	80016d8 <HAL_RCC_OscConfig+0x134>
 80016be:	4b72      	ldr	r3, [pc, #456]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a71      	ldr	r2, [pc, #452]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016c8:	6013      	str	r3, [r2, #0]
 80016ca:	4b6f      	ldr	r3, [pc, #444]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a6e      	ldr	r2, [pc, #440]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	e01e      	b.n	8001716 <HAL_RCC_OscConfig+0x172>
 80016d8:	1d3b      	adds	r3, r7, #4
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016e2:	d10c      	bne.n	80016fe <HAL_RCC_OscConfig+0x15a>
 80016e4:	4b68      	ldr	r3, [pc, #416]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a67      	ldr	r2, [pc, #412]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016ee:	6013      	str	r3, [r2, #0]
 80016f0:	4b65      	ldr	r3, [pc, #404]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a64      	ldr	r2, [pc, #400]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 80016f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016fa:	6013      	str	r3, [r2, #0]
 80016fc:	e00b      	b.n	8001716 <HAL_RCC_OscConfig+0x172>
 80016fe:	4b62      	ldr	r3, [pc, #392]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a61      	ldr	r2, [pc, #388]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 8001704:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	4b5f      	ldr	r3, [pc, #380]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a5e      	ldr	r2, [pc, #376]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 8001710:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001714:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d059      	beq.n	80017d4 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff fc7e 	bl	8001020 <HAL_GetTick>
 8001724:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001728:	e00a      	b.n	8001740 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800172a:	f7ff fc79 	bl	8001020 <HAL_GetTick>
 800172e:	4602      	mov	r2, r0
 8001730:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b64      	cmp	r3, #100	; 0x64
 8001738:	d902      	bls.n	8001740 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	f000 be40 	b.w	80023c0 <HAL_RCC_OscConfig+0xe1c>
 8001740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001744:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001748:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800174c:	fa93 f3a3 	rbit	r3, r3
 8001750:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001754:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001758:	fab3 f383 	clz	r3, r3
 800175c:	b2db      	uxtb	r3, r3
 800175e:	095b      	lsrs	r3, r3, #5
 8001760:	b2db      	uxtb	r3, r3
 8001762:	f043 0301 	orr.w	r3, r3, #1
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b01      	cmp	r3, #1
 800176a:	d102      	bne.n	8001772 <HAL_RCC_OscConfig+0x1ce>
 800176c:	4b46      	ldr	r3, [pc, #280]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	e015      	b.n	800179e <HAL_RCC_OscConfig+0x1fa>
 8001772:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001776:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001786:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800178a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800178e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001792:	fa93 f3a3 	rbit	r3, r3
 8001796:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800179a:	4b3b      	ldr	r3, [pc, #236]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 800179c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017a2:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 80017a6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 80017aa:	fa92 f2a2 	rbit	r2, r2
 80017ae:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 80017b2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80017b6:	fab2 f282 	clz	r2, r2
 80017ba:	b2d2      	uxtb	r2, r2
 80017bc:	f042 0220 	orr.w	r2, r2, #32
 80017c0:	b2d2      	uxtb	r2, r2
 80017c2:	f002 021f 	and.w	r2, r2, #31
 80017c6:	2101      	movs	r1, #1
 80017c8:	fa01 f202 	lsl.w	r2, r1, r2
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0ab      	beq.n	800172a <HAL_RCC_OscConfig+0x186>
 80017d2:	e05c      	b.n	800188e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d4:	f7ff fc24 	bl	8001020 <HAL_GetTick>
 80017d8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017dc:	e00a      	b.n	80017f4 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017de:	f7ff fc1f 	bl	8001020 <HAL_GetTick>
 80017e2:	4602      	mov	r2, r0
 80017e4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b64      	cmp	r3, #100	; 0x64
 80017ec:	d902      	bls.n	80017f4 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	f000 bde6 	b.w	80023c0 <HAL_RCC_OscConfig+0xe1c>
 80017f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017f8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001800:	fa93 f3a3 	rbit	r3, r3
 8001804:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001808:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800180c:	fab3 f383 	clz	r3, r3
 8001810:	b2db      	uxtb	r3, r3
 8001812:	095b      	lsrs	r3, r3, #5
 8001814:	b2db      	uxtb	r3, r3
 8001816:	f043 0301 	orr.w	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	2b01      	cmp	r3, #1
 800181e:	d102      	bne.n	8001826 <HAL_RCC_OscConfig+0x282>
 8001820:	4b19      	ldr	r3, [pc, #100]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	e015      	b.n	8001852 <HAL_RCC_OscConfig+0x2ae>
 8001826:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800182a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001832:	fa93 f3a3 	rbit	r3, r3
 8001836:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800183a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800183e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001842:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001846:	fa93 f3a3 	rbit	r3, r3
 800184a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800184e:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <HAL_RCC_OscConfig+0x2e4>)
 8001850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001852:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001856:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800185a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800185e:	fa92 f2a2 	rbit	r2, r2
 8001862:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001866:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800186a:	fab2 f282 	clz	r2, r2
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	f042 0220 	orr.w	r2, r2, #32
 8001874:	b2d2      	uxtb	r2, r2
 8001876:	f002 021f 	and.w	r2, r2, #31
 800187a:	2101      	movs	r1, #1
 800187c:	fa01 f202 	lsl.w	r2, r1, r2
 8001880:	4013      	ands	r3, r2
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1ab      	bne.n	80017de <HAL_RCC_OscConfig+0x23a>
 8001886:	e002      	b.n	800188e <HAL_RCC_OscConfig+0x2ea>
 8001888:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800188c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	f000 8170 	beq.w	8001b7e <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800189e:	4bd0      	ldr	r3, [pc, #832]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f003 030c 	and.w	r3, r3, #12
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d00c      	beq.n	80018c4 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80018aa:	4bcd      	ldr	r3, [pc, #820]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 030c 	and.w	r3, r3, #12
 80018b2:	2b08      	cmp	r3, #8
 80018b4:	d16d      	bne.n	8001992 <HAL_RCC_OscConfig+0x3ee>
 80018b6:	4bca      	ldr	r3, [pc, #808]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80018be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018c2:	d166      	bne.n	8001992 <HAL_RCC_OscConfig+0x3ee>
 80018c4:	2302      	movs	r3, #2
 80018c6:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ca:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80018ce:	fa93 f3a3 	rbit	r3, r3
 80018d2:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80018d6:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018da:	fab3 f383 	clz	r3, r3
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	095b      	lsrs	r3, r3, #5
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	f043 0301 	orr.w	r3, r3, #1
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d102      	bne.n	80018f4 <HAL_RCC_OscConfig+0x350>
 80018ee:	4bbc      	ldr	r3, [pc, #752]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	e013      	b.n	800191c <HAL_RCC_OscConfig+0x378>
 80018f4:	2302      	movs	r3, #2
 80018f6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80018fe:	fa93 f3a3 	rbit	r3, r3
 8001902:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001906:	2302      	movs	r3, #2
 8001908:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800190c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001910:	fa93 f3a3 	rbit	r3, r3
 8001914:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001918:	4bb1      	ldr	r3, [pc, #708]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 800191a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191c:	2202      	movs	r2, #2
 800191e:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001922:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001926:	fa92 f2a2 	rbit	r2, r2
 800192a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 800192e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001932:	fab2 f282 	clz	r2, r2
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	f042 0220 	orr.w	r2, r2, #32
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	f002 021f 	and.w	r2, r2, #31
 8001942:	2101      	movs	r1, #1
 8001944:	fa01 f202 	lsl.w	r2, r1, r2
 8001948:	4013      	ands	r3, r2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d007      	beq.n	800195e <HAL_RCC_OscConfig+0x3ba>
 800194e:	1d3b      	adds	r3, r7, #4
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d002      	beq.n	800195e <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	f000 bd31 	b.w	80023c0 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800195e:	4ba0      	ldr	r3, [pc, #640]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	691b      	ldr	r3, [r3, #16]
 800196c:	21f8      	movs	r1, #248	; 0xf8
 800196e:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001972:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001976:	fa91 f1a1 	rbit	r1, r1
 800197a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800197e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001982:	fab1 f181 	clz	r1, r1
 8001986:	b2c9      	uxtb	r1, r1
 8001988:	408b      	lsls	r3, r1
 800198a:	4995      	ldr	r1, [pc, #596]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 800198c:	4313      	orrs	r3, r2
 800198e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001990:	e0f5      	b.n	8001b7e <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001992:	1d3b      	adds	r3, r7, #4
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 8085 	beq.w	8001aa8 <HAL_RCC_OscConfig+0x504>
 800199e:	2301      	movs	r3, #1
 80019a0:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a4:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80019a8:	fa93 f3a3 	rbit	r3, r3
 80019ac:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80019b0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019b4:	fab3 f383 	clz	r3, r3
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80019be:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80019c2:	009b      	lsls	r3, r3, #2
 80019c4:	461a      	mov	r2, r3
 80019c6:	2301      	movs	r3, #1
 80019c8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ca:	f7ff fb29 	bl	8001020 <HAL_GetTick>
 80019ce:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019d2:	e00a      	b.n	80019ea <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d4:	f7ff fb24 	bl	8001020 <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d902      	bls.n	80019ea <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80019e4:	2303      	movs	r3, #3
 80019e6:	f000 bceb 	b.w	80023c0 <HAL_RCC_OscConfig+0xe1c>
 80019ea:	2302      	movs	r3, #2
 80019ec:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80019f4:	fa93 f3a3 	rbit	r3, r3
 80019f8:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80019fc:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a00:	fab3 f383 	clz	r3, r3
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	095b      	lsrs	r3, r3, #5
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f043 0301 	orr.w	r3, r3, #1
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d102      	bne.n	8001a1a <HAL_RCC_OscConfig+0x476>
 8001a14:	4b72      	ldr	r3, [pc, #456]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	e013      	b.n	8001a42 <HAL_RCC_OscConfig+0x49e>
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a20:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001a24:	fa93 f3a3 	rbit	r3, r3
 8001a28:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001a32:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001a36:	fa93 f3a3 	rbit	r3, r3
 8001a3a:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001a3e:	4b68      	ldr	r3, [pc, #416]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 8001a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a42:	2202      	movs	r2, #2
 8001a44:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001a48:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001a4c:	fa92 f2a2 	rbit	r2, r2
 8001a50:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001a54:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001a58:	fab2 f282 	clz	r2, r2
 8001a5c:	b2d2      	uxtb	r2, r2
 8001a5e:	f042 0220 	orr.w	r2, r2, #32
 8001a62:	b2d2      	uxtb	r2, r2
 8001a64:	f002 021f 	and.w	r2, r2, #31
 8001a68:	2101      	movs	r1, #1
 8001a6a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0af      	beq.n	80019d4 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a74:	4b5a      	ldr	r3, [pc, #360]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	691b      	ldr	r3, [r3, #16]
 8001a82:	21f8      	movs	r1, #248	; 0xf8
 8001a84:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a88:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001a8c:	fa91 f1a1 	rbit	r1, r1
 8001a90:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001a94:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001a98:	fab1 f181 	clz	r1, r1
 8001a9c:	b2c9      	uxtb	r1, r1
 8001a9e:	408b      	lsls	r3, r1
 8001aa0:	494f      	ldr	r1, [pc, #316]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	600b      	str	r3, [r1, #0]
 8001aa6:	e06a      	b.n	8001b7e <HAL_RCC_OscConfig+0x5da>
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aae:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001ab2:	fa93 f3a3 	rbit	r3, r3
 8001ab6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001aba:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001abe:	fab3 f383 	clz	r3, r3
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ac8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001acc:	009b      	lsls	r3, r3, #2
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad4:	f7ff faa4 	bl	8001020 <HAL_GetTick>
 8001ad8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001adc:	e00a      	b.n	8001af4 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ade:	f7ff fa9f 	bl	8001020 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d902      	bls.n	8001af4 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8001aee:	2303      	movs	r3, #3
 8001af0:	f000 bc66 	b.w	80023c0 <HAL_RCC_OscConfig+0xe1c>
 8001af4:	2302      	movs	r3, #2
 8001af6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001afe:	fa93 f3a3 	rbit	r3, r3
 8001b02:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001b06:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b0a:	fab3 f383 	clz	r3, r3
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	095b      	lsrs	r3, r3, #5
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d102      	bne.n	8001b24 <HAL_RCC_OscConfig+0x580>
 8001b1e:	4b30      	ldr	r3, [pc, #192]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	e013      	b.n	8001b4c <HAL_RCC_OscConfig+0x5a8>
 8001b24:	2302      	movs	r3, #2
 8001b26:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001b2e:	fa93 f3a3 	rbit	r3, r3
 8001b32:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001b36:	2302      	movs	r3, #2
 8001b38:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001b3c:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001b40:	fa93 f3a3 	rbit	r3, r3
 8001b44:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001b48:	4b25      	ldr	r3, [pc, #148]	; (8001be0 <HAL_RCC_OscConfig+0x63c>)
 8001b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001b52:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001b56:	fa92 f2a2 	rbit	r2, r2
 8001b5a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001b5e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001b62:	fab2 f282 	clz	r2, r2
 8001b66:	b2d2      	uxtb	r2, r2
 8001b68:	f042 0220 	orr.w	r2, r2, #32
 8001b6c:	b2d2      	uxtb	r2, r2
 8001b6e:	f002 021f 	and.w	r2, r2, #31
 8001b72:	2101      	movs	r1, #1
 8001b74:	fa01 f202 	lsl.w	r2, r1, r2
 8001b78:	4013      	ands	r3, r2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1af      	bne.n	8001ade <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b7e:	1d3b      	adds	r3, r7, #4
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0308 	and.w	r3, r3, #8
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 80da 	beq.w	8001d42 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b8e:	1d3b      	adds	r3, r7, #4
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d069      	beq.n	8001c6c <HAL_RCC_OscConfig+0x6c8>
 8001b98:	2301      	movs	r3, #1
 8001b9a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001ba2:	fa93 f3a3 	rbit	r3, r3
 8001ba6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001baa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bae:	fab3 f383 	clz	r3, r3
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <HAL_RCC_OscConfig+0x640>)
 8001bb8:	4413      	add	r3, r2
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bc2:	f7ff fa2d 	bl	8001020 <HAL_GetTick>
 8001bc6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bca:	e00d      	b.n	8001be8 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bcc:	f7ff fa28 	bl	8001020 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d905      	bls.n	8001be8 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e3ef      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
 8001be0:	40021000 	.word	0x40021000
 8001be4:	10908120 	.word	0x10908120
 8001be8:	2302      	movs	r3, #2
 8001bea:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001bf2:	fa93 f2a3 	rbit	r2, r3
 8001bf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001c00:	2202      	movs	r2, #2
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	fa93 f2a3 	rbit	r2, r3
 8001c0e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001c18:	2202      	movs	r2, #2
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	fa93 f2a3 	rbit	r2, r3
 8001c26:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001c2a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c2c:	4ba4      	ldr	r3, [pc, #656]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001c2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c30:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001c34:	2102      	movs	r1, #2
 8001c36:	6019      	str	r1, [r3, #0]
 8001c38:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	fa93 f1a3 	rbit	r1, r3
 8001c42:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001c46:	6019      	str	r1, [r3, #0]
  return result;
 8001c48:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	fab3 f383 	clz	r3, r3
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	f003 031f 	and.w	r3, r3, #31
 8001c5e:	2101      	movs	r1, #1
 8001c60:	fa01 f303 	lsl.w	r3, r1, r3
 8001c64:	4013      	ands	r3, r2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0b0      	beq.n	8001bcc <HAL_RCC_OscConfig+0x628>
 8001c6a:	e06a      	b.n	8001d42 <HAL_RCC_OscConfig+0x79e>
 8001c6c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001c70:	2201      	movs	r2, #1
 8001c72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c74:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	fa93 f2a3 	rbit	r2, r3
 8001c7e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001c82:	601a      	str	r2, [r3, #0]
  return result;
 8001c84:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001c88:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c8a:	fab3 f383 	clz	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b8c      	ldr	r3, [pc, #560]	; (8001ec4 <HAL_RCC_OscConfig+0x920>)
 8001c94:	4413      	add	r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	461a      	mov	r2, r3
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c9e:	f7ff f9bf 	bl	8001020 <HAL_GetTick>
 8001ca2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ca6:	e009      	b.n	8001cbc <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ca8:	f7ff f9ba 	bl	8001020 <HAL_GetTick>
 8001cac:	4602      	mov	r2, r0
 8001cae:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e381      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
 8001cbc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	fa93 f2a3 	rbit	r2, r3
 8001cce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001cd8:	2202      	movs	r2, #2
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	fa93 f2a3 	rbit	r2, r3
 8001ce6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	fa93 f2a3 	rbit	r2, r3
 8001cfe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001d02:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d04:	4b6e      	ldr	r3, [pc, #440]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001d06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d08:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d0c:	2102      	movs	r1, #2
 8001d0e:	6019      	str	r1, [r3, #0]
 8001d10:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	fa93 f1a3 	rbit	r1, r3
 8001d1a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001d1e:	6019      	str	r1, [r3, #0]
  return result;
 8001d20:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	fab3 f383 	clz	r3, r3
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	f003 031f 	and.w	r3, r3, #31
 8001d36:	2101      	movs	r1, #1
 8001d38:	fa01 f303 	lsl.w	r3, r1, r3
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1b2      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f000 8157 	beq.w	8002000 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d52:	2300      	movs	r3, #0
 8001d54:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d58:	4b59      	ldr	r3, [pc, #356]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d112      	bne.n	8001d8a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d64:	4b56      	ldr	r3, [pc, #344]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	4a55      	ldr	r2, [pc, #340]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001d6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	61d3      	str	r3, [r2, #28]
 8001d70:	4b53      	ldr	r3, [pc, #332]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001d78:	f107 030c 	add.w	r3, r7, #12
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	f107 030c 	add.w	r3, r7, #12
 8001d82:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001d84:	2301      	movs	r3, #1
 8001d86:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8a:	4b4f      	ldr	r3, [pc, #316]	; (8001ec8 <HAL_RCC_OscConfig+0x924>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d11a      	bne.n	8001dcc <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d96:	4b4c      	ldr	r3, [pc, #304]	; (8001ec8 <HAL_RCC_OscConfig+0x924>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a4b      	ldr	r2, [pc, #300]	; (8001ec8 <HAL_RCC_OscConfig+0x924>)
 8001d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001da0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001da2:	f7ff f93d 	bl	8001020 <HAL_GetTick>
 8001da6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001daa:	e009      	b.n	8001dc0 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dac:	f7ff f938 	bl	8001020 <HAL_GetTick>
 8001db0:	4602      	mov	r2, r0
 8001db2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b64      	cmp	r3, #100	; 0x64
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e2ff      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc0:	4b41      	ldr	r3, [pc, #260]	; (8001ec8 <HAL_RCC_OscConfig+0x924>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d0ef      	beq.n	8001dac <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dcc:	1d3b      	adds	r3, r7, #4
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d106      	bne.n	8001de4 <HAL_RCC_OscConfig+0x840>
 8001dd6:	4b3a      	ldr	r3, [pc, #232]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001dd8:	6a1b      	ldr	r3, [r3, #32]
 8001dda:	4a39      	ldr	r2, [pc, #228]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	6213      	str	r3, [r2, #32]
 8001de2:	e02f      	b.n	8001e44 <HAL_RCC_OscConfig+0x8a0>
 8001de4:	1d3b      	adds	r3, r7, #4
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689b      	ldr	r3, [r3, #8]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0x864>
 8001dee:	4b34      	ldr	r3, [pc, #208]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	4a33      	ldr	r2, [pc, #204]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001df4:	f023 0301 	bic.w	r3, r3, #1
 8001df8:	6213      	str	r3, [r2, #32]
 8001dfa:	4b31      	ldr	r3, [pc, #196]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
 8001dfe:	4a30      	ldr	r2, [pc, #192]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e00:	f023 0304 	bic.w	r3, r3, #4
 8001e04:	6213      	str	r3, [r2, #32]
 8001e06:	e01d      	b.n	8001e44 <HAL_RCC_OscConfig+0x8a0>
 8001e08:	1d3b      	adds	r3, r7, #4
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	2b05      	cmp	r3, #5
 8001e10:	d10c      	bne.n	8001e2c <HAL_RCC_OscConfig+0x888>
 8001e12:	4b2b      	ldr	r3, [pc, #172]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	4a2a      	ldr	r2, [pc, #168]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e18:	f043 0304 	orr.w	r3, r3, #4
 8001e1c:	6213      	str	r3, [r2, #32]
 8001e1e:	4b28      	ldr	r3, [pc, #160]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4a27      	ldr	r2, [pc, #156]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	6213      	str	r3, [r2, #32]
 8001e2a:	e00b      	b.n	8001e44 <HAL_RCC_OscConfig+0x8a0>
 8001e2c:	4b24      	ldr	r3, [pc, #144]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e2e:	6a1b      	ldr	r3, [r3, #32]
 8001e30:	4a23      	ldr	r2, [pc, #140]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e32:	f023 0301 	bic.w	r3, r3, #1
 8001e36:	6213      	str	r3, [r2, #32]
 8001e38:	4b21      	ldr	r3, [pc, #132]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4a20      	ldr	r2, [pc, #128]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001e3e:	f023 0304 	bic.w	r3, r3, #4
 8001e42:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e44:	1d3b      	adds	r3, r7, #4
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d06a      	beq.n	8001f24 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e4e:	f7ff f8e7 	bl	8001020 <HAL_GetTick>
 8001e52:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e58:	f7ff f8e2 	bl	8001020 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e2a7      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
 8001e70:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e74:	2202      	movs	r2, #2
 8001e76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e78:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	fa93 f2a3 	rbit	r2, r3
 8001e82:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001e8c:	2202      	movs	r2, #2
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	fa93 f2a3 	rbit	r2, r3
 8001e9a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e9e:	601a      	str	r2, [r3, #0]
  return result;
 8001ea0:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001ea4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea6:	fab3 f383 	clz	r3, r3
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	095b      	lsrs	r3, r3, #5
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	f043 0302 	orr.w	r3, r3, #2
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d108      	bne.n	8001ecc <HAL_RCC_OscConfig+0x928>
 8001eba:	4b01      	ldr	r3, [pc, #4]	; (8001ec0 <HAL_RCC_OscConfig+0x91c>)
 8001ebc:	6a1b      	ldr	r3, [r3, #32]
 8001ebe:	e013      	b.n	8001ee8 <HAL_RCC_OscConfig+0x944>
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	10908120 	.word	0x10908120
 8001ec8:	40007000 	.word	0x40007000
 8001ecc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	fa93 f2a3 	rbit	r2, r3
 8001ede:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	4bc0      	ldr	r3, [pc, #768]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001eec:	2102      	movs	r1, #2
 8001eee:	6011      	str	r1, [r2, #0]
 8001ef0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001ef4:	6812      	ldr	r2, [r2, #0]
 8001ef6:	fa92 f1a2 	rbit	r1, r2
 8001efa:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001efe:	6011      	str	r1, [r2, #0]
  return result;
 8001f00:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001f04:	6812      	ldr	r2, [r2, #0]
 8001f06:	fab2 f282 	clz	r2, r2
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f10:	b2d2      	uxtb	r2, r2
 8001f12:	f002 021f 	and.w	r2, r2, #31
 8001f16:	2101      	movs	r1, #1
 8001f18:	fa01 f202 	lsl.w	r2, r1, r2
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d09a      	beq.n	8001e58 <HAL_RCC_OscConfig+0x8b4>
 8001f22:	e063      	b.n	8001fec <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f24:	f7ff f87c 	bl	8001020 <HAL_GetTick>
 8001f28:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f2c:	e00b      	b.n	8001f46 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f2e:	f7ff f877 	bl	8001020 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e23c      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
 8001f46:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	fa93 f2a3 	rbit	r2, r3
 8001f58:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f62:	2202      	movs	r2, #2
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	fa93 f2a3 	rbit	r2, r3
 8001f70:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f74:	601a      	str	r2, [r3, #0]
  return result;
 8001f76:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f7a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f7c:	fab3 f383 	clz	r3, r3
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	095b      	lsrs	r3, r3, #5
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	f043 0302 	orr.w	r3, r3, #2
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d102      	bne.n	8001f96 <HAL_RCC_OscConfig+0x9f2>
 8001f90:	4b95      	ldr	r3, [pc, #596]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	e00d      	b.n	8001fb2 <HAL_RCC_OscConfig+0xa0e>
 8001f96:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	fa93 f2a3 	rbit	r2, r3
 8001fa8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	4b8e      	ldr	r3, [pc, #568]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001fb6:	2102      	movs	r1, #2
 8001fb8:	6011      	str	r1, [r2, #0]
 8001fba:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001fbe:	6812      	ldr	r2, [r2, #0]
 8001fc0:	fa92 f1a2 	rbit	r1, r2
 8001fc4:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001fc8:	6011      	str	r1, [r2, #0]
  return result;
 8001fca:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	fab2 f282 	clz	r2, r2
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001fda:	b2d2      	uxtb	r2, r2
 8001fdc:	f002 021f 	and.w	r2, r2, #31
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1a0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001fec:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d105      	bne.n	8002000 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff4:	4b7c      	ldr	r3, [pc, #496]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 8001ff6:	69db      	ldr	r3, [r3, #28]
 8001ff8:	4a7b      	ldr	r2, [pc, #492]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 8001ffa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ffe:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 81d9 	beq.w	80023be <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800200c:	4b76      	ldr	r3, [pc, #472]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f003 030c 	and.w	r3, r3, #12
 8002014:	2b08      	cmp	r3, #8
 8002016:	f000 81a6 	beq.w	8002366 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800201a:	1d3b      	adds	r3, r7, #4
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	2b02      	cmp	r3, #2
 8002022:	f040 811e 	bne.w	8002262 <HAL_RCC_OscConfig+0xcbe>
 8002026:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800202a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800202e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002030:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	fa93 f2a3 	rbit	r2, r3
 800203a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800203e:	601a      	str	r2, [r3, #0]
  return result;
 8002040:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002044:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002046:	fab3 f383 	clz	r3, r3
 800204a:	b2db      	uxtb	r3, r3
 800204c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002050:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	461a      	mov	r2, r3
 8002058:	2300      	movs	r3, #0
 800205a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205c:	f7fe ffe0 	bl	8001020 <HAL_GetTick>
 8002060:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002064:	e009      	b.n	800207a <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002066:	f7fe ffdb 	bl	8001020 <HAL_GetTick>
 800206a:	4602      	mov	r2, r0
 800206c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e1a2      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
 800207a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800207e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002082:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	fa93 f2a3 	rbit	r2, r3
 800208e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002092:	601a      	str	r2, [r3, #0]
  return result;
 8002094:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002098:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800209a:	fab3 f383 	clz	r3, r3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	095b      	lsrs	r3, r3, #5
 80020a2:	b2db      	uxtb	r3, r3
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d102      	bne.n	80020b4 <HAL_RCC_OscConfig+0xb10>
 80020ae:	4b4e      	ldr	r3, [pc, #312]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	e01b      	b.n	80020ec <HAL_RCC_OscConfig+0xb48>
 80020b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80020b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020be:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	fa93 f2a3 	rbit	r2, r3
 80020c8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80020d2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	fa93 f2a3 	rbit	r2, r3
 80020e2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	4b3f      	ldr	r3, [pc, #252]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ec:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80020f0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020f4:	6011      	str	r1, [r2, #0]
 80020f6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80020fa:	6812      	ldr	r2, [r2, #0]
 80020fc:	fa92 f1a2 	rbit	r1, r2
 8002100:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002104:	6011      	str	r1, [r2, #0]
  return result;
 8002106:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800210a:	6812      	ldr	r2, [r2, #0]
 800210c:	fab2 f282 	clz	r2, r2
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	f042 0220 	orr.w	r2, r2, #32
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	f002 021f 	and.w	r2, r2, #31
 800211c:	2101      	movs	r1, #1
 800211e:	fa01 f202 	lsl.w	r2, r1, r2
 8002122:	4013      	ands	r3, r2
 8002124:	2b00      	cmp	r3, #0
 8002126:	d19e      	bne.n	8002066 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002128:	4b2f      	ldr	r3, [pc, #188]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 800212a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212c:	f023 020f 	bic.w	r2, r3, #15
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002136:	492c      	ldr	r1, [pc, #176]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 8002138:	4313      	orrs	r3, r2
 800213a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800213c:	4b2a      	ldr	r3, [pc, #168]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002144:	1d3b      	adds	r3, r7, #4
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6a19      	ldr	r1, [r3, #32]
 800214a:	1d3b      	adds	r3, r7, #4
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	69db      	ldr	r3, [r3, #28]
 8002150:	430b      	orrs	r3, r1
 8002152:	4925      	ldr	r1, [pc, #148]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]
 8002158:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800215c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002160:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002162:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	fa93 f2a3 	rbit	r2, r3
 800216c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002170:	601a      	str	r2, [r3, #0]
  return result;
 8002172:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002176:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002178:	fab3 f383 	clz	r3, r3
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002182:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	461a      	mov	r2, r3
 800218a:	2301      	movs	r3, #1
 800218c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800218e:	f7fe ff47 	bl	8001020 <HAL_GetTick>
 8002192:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002196:	e009      	b.n	80021ac <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002198:	f7fe ff42 	bl	8001020 <HAL_GetTick>
 800219c:	4602      	mov	r2, r0
 800219e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e109      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
 80021ac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	fa93 f2a3 	rbit	r2, r3
 80021c0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80021c4:	601a      	str	r2, [r3, #0]
  return result;
 80021c6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80021ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021cc:	fab3 f383 	clz	r3, r3
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	095b      	lsrs	r3, r3, #5
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	f043 0301 	orr.w	r3, r3, #1
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d105      	bne.n	80021ec <HAL_RCC_OscConfig+0xc48>
 80021e0:	4b01      	ldr	r3, [pc, #4]	; (80021e8 <HAL_RCC_OscConfig+0xc44>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	e01e      	b.n	8002224 <HAL_RCC_OscConfig+0xc80>
 80021e6:	bf00      	nop
 80021e8:	40021000 	.word	0x40021000
 80021ec:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	fa93 f2a3 	rbit	r2, r3
 8002200:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800220a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	fa93 f2a3 	rbit	r2, r3
 800221a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800221e:	601a      	str	r2, [r3, #0]
 8002220:	4b6a      	ldr	r3, [pc, #424]	; (80023cc <HAL_RCC_OscConfig+0xe28>)
 8002222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002224:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002228:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800222c:	6011      	str	r1, [r2, #0]
 800222e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002232:	6812      	ldr	r2, [r2, #0]
 8002234:	fa92 f1a2 	rbit	r1, r2
 8002238:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800223c:	6011      	str	r1, [r2, #0]
  return result;
 800223e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002242:	6812      	ldr	r2, [r2, #0]
 8002244:	fab2 f282 	clz	r2, r2
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	f042 0220 	orr.w	r2, r2, #32
 800224e:	b2d2      	uxtb	r2, r2
 8002250:	f002 021f 	and.w	r2, r2, #31
 8002254:	2101      	movs	r1, #1
 8002256:	fa01 f202 	lsl.w	r2, r1, r2
 800225a:	4013      	ands	r3, r2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d09b      	beq.n	8002198 <HAL_RCC_OscConfig+0xbf4>
 8002260:	e0ad      	b.n	80023be <HAL_RCC_OscConfig+0xe1a>
 8002262:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002266:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800226a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	fa93 f2a3 	rbit	r2, r3
 8002276:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800227a:	601a      	str	r2, [r3, #0]
  return result;
 800227c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002280:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002282:	fab3 f383 	clz	r3, r3
 8002286:	b2db      	uxtb	r3, r3
 8002288:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800228c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	461a      	mov	r2, r3
 8002294:	2300      	movs	r3, #0
 8002296:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002298:	f7fe fec2 	bl	8001020 <HAL_GetTick>
 800229c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a0:	e009      	b.n	80022b6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022a2:	f7fe febd 	bl	8001020 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e084      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
 80022b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	fa93 f2a3 	rbit	r2, r3
 80022ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022ce:	601a      	str	r2, [r3, #0]
  return result;
 80022d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022d4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022d6:	fab3 f383 	clz	r3, r3
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	095b      	lsrs	r3, r3, #5
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d102      	bne.n	80022f0 <HAL_RCC_OscConfig+0xd4c>
 80022ea:	4b38      	ldr	r3, [pc, #224]	; (80023cc <HAL_RCC_OscConfig+0xe28>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	e01b      	b.n	8002328 <HAL_RCC_OscConfig+0xd84>
 80022f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	fa93 f2a3 	rbit	r2, r3
 8002304:	f107 0320 	add.w	r3, r7, #32
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	f107 031c 	add.w	r3, r7, #28
 800230e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	f107 031c 	add.w	r3, r7, #28
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	fa93 f2a3 	rbit	r2, r3
 800231e:	f107 0318 	add.w	r3, r7, #24
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	4b29      	ldr	r3, [pc, #164]	; (80023cc <HAL_RCC_OscConfig+0xe28>)
 8002326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002328:	f107 0214 	add.w	r2, r7, #20
 800232c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002330:	6011      	str	r1, [r2, #0]
 8002332:	f107 0214 	add.w	r2, r7, #20
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	fa92 f1a2 	rbit	r1, r2
 800233c:	f107 0210 	add.w	r2, r7, #16
 8002340:	6011      	str	r1, [r2, #0]
  return result;
 8002342:	f107 0210 	add.w	r2, r7, #16
 8002346:	6812      	ldr	r2, [r2, #0]
 8002348:	fab2 f282 	clz	r2, r2
 800234c:	b2d2      	uxtb	r2, r2
 800234e:	f042 0220 	orr.w	r2, r2, #32
 8002352:	b2d2      	uxtb	r2, r2
 8002354:	f002 021f 	and.w	r2, r2, #31
 8002358:	2101      	movs	r1, #1
 800235a:	fa01 f202 	lsl.w	r2, r1, r2
 800235e:	4013      	ands	r3, r2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d19e      	bne.n	80022a2 <HAL_RCC_OscConfig+0xcfe>
 8002364:	e02b      	b.n	80023be <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002366:	1d3b      	adds	r3, r7, #4
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d101      	bne.n	8002374 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e025      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002374:	4b15      	ldr	r3, [pc, #84]	; (80023cc <HAL_RCC_OscConfig+0xe28>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800237c:	4b13      	ldr	r3, [pc, #76]	; (80023cc <HAL_RCC_OscConfig+0xe28>)
 800237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002380:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002384:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002388:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	429a      	cmp	r2, r3
 8002394:	d111      	bne.n	80023ba <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002396:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800239a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800239e:	1d3b      	adds	r3, r7, #4
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d108      	bne.n	80023ba <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80023a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80023ac:	f003 020f 	and.w	r2, r3, #15
 80023b0:	1d3b      	adds	r3, r7, #4
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d001      	beq.n	80023be <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e000      	b.n	80023c0 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80023be:	2300      	movs	r3, #0
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40021000 	.word	0x40021000

080023d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b09e      	sub	sp, #120	; 0x78
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
 80023d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80023da:	2300      	movs	r3, #0
 80023dc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e162      	b.n	80026ae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023e8:	4b90      	ldr	r3, [pc, #576]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d910      	bls.n	8002418 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f6:	4b8d      	ldr	r3, [pc, #564]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f023 0207 	bic.w	r2, r3, #7
 80023fe:	498b      	ldr	r1, [pc, #556]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	4313      	orrs	r3, r2
 8002404:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002406:	4b89      	ldr	r3, [pc, #548]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	429a      	cmp	r2, r3
 8002412:	d001      	beq.n	8002418 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e14a      	b.n	80026ae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d008      	beq.n	8002436 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002424:	4b82      	ldr	r3, [pc, #520]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	497f      	ldr	r1, [pc, #508]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 8002432:	4313      	orrs	r3, r2
 8002434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80dc 	beq.w	80025fc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d13c      	bne.n	80024c6 <HAL_RCC_ClockConfig+0xf6>
 800244c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002450:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002452:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002454:	fa93 f3a3 	rbit	r3, r3
 8002458:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800245a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245c:	fab3 f383 	clz	r3, r3
 8002460:	b2db      	uxtb	r3, r3
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	b2db      	uxtb	r3, r3
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b01      	cmp	r3, #1
 800246e:	d102      	bne.n	8002476 <HAL_RCC_ClockConfig+0xa6>
 8002470:	4b6f      	ldr	r3, [pc, #444]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	e00f      	b.n	8002496 <HAL_RCC_ClockConfig+0xc6>
 8002476:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800247a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800247e:	fa93 f3a3 	rbit	r3, r3
 8002482:	667b      	str	r3, [r7, #100]	; 0x64
 8002484:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002488:	663b      	str	r3, [r7, #96]	; 0x60
 800248a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800248c:	fa93 f3a3 	rbit	r3, r3
 8002490:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002492:	4b67      	ldr	r3, [pc, #412]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800249a:	65ba      	str	r2, [r7, #88]	; 0x58
 800249c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800249e:	fa92 f2a2 	rbit	r2, r2
 80024a2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80024a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80024a6:	fab2 f282 	clz	r2, r2
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	f042 0220 	orr.w	r2, r2, #32
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	f002 021f 	and.w	r2, r2, #31
 80024b6:	2101      	movs	r1, #1
 80024b8:	fa01 f202 	lsl.w	r2, r1, r2
 80024bc:	4013      	ands	r3, r2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d17b      	bne.n	80025ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e0f3      	b.n	80026ae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d13c      	bne.n	8002548 <HAL_RCC_ClockConfig+0x178>
 80024ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024d2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024d6:	fa93 f3a3 	rbit	r3, r3
 80024da:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80024dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024de:	fab3 f383 	clz	r3, r3
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	095b      	lsrs	r3, r3, #5
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d102      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x128>
 80024f2:	4b4f      	ldr	r3, [pc, #316]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	e00f      	b.n	8002518 <HAL_RCC_ClockConfig+0x148>
 80024f8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002500:	fa93 f3a3 	rbit	r3, r3
 8002504:	647b      	str	r3, [r7, #68]	; 0x44
 8002506:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800250a:	643b      	str	r3, [r7, #64]	; 0x40
 800250c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800250e:	fa93 f3a3 	rbit	r3, r3
 8002512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002514:	4b46      	ldr	r3, [pc, #280]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800251c:	63ba      	str	r2, [r7, #56]	; 0x38
 800251e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002520:	fa92 f2a2 	rbit	r2, r2
 8002524:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002526:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002528:	fab2 f282 	clz	r2, r2
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	f042 0220 	orr.w	r2, r2, #32
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	f002 021f 	and.w	r2, r2, #31
 8002538:	2101      	movs	r1, #1
 800253a:	fa01 f202 	lsl.w	r2, r1, r2
 800253e:	4013      	ands	r3, r2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d13a      	bne.n	80025ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e0b2      	b.n	80026ae <HAL_RCC_ClockConfig+0x2de>
 8002548:	2302      	movs	r3, #2
 800254a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800254e:	fa93 f3a3 	rbit	r3, r3
 8002552:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002556:	fab3 f383 	clz	r3, r3
 800255a:	b2db      	uxtb	r3, r3
 800255c:	095b      	lsrs	r3, r3, #5
 800255e:	b2db      	uxtb	r3, r3
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	b2db      	uxtb	r3, r3
 8002566:	2b01      	cmp	r3, #1
 8002568:	d102      	bne.n	8002570 <HAL_RCC_ClockConfig+0x1a0>
 800256a:	4b31      	ldr	r3, [pc, #196]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	e00d      	b.n	800258c <HAL_RCC_ClockConfig+0x1bc>
 8002570:	2302      	movs	r3, #2
 8002572:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002576:	fa93 f3a3 	rbit	r3, r3
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
 800257c:	2302      	movs	r3, #2
 800257e:	623b      	str	r3, [r7, #32]
 8002580:	6a3b      	ldr	r3, [r7, #32]
 8002582:	fa93 f3a3 	rbit	r3, r3
 8002586:	61fb      	str	r3, [r7, #28]
 8002588:	4b29      	ldr	r3, [pc, #164]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 800258a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258c:	2202      	movs	r2, #2
 800258e:	61ba      	str	r2, [r7, #24]
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	fa92 f2a2 	rbit	r2, r2
 8002596:	617a      	str	r2, [r7, #20]
  return result;
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	fab2 f282 	clz	r2, r2
 800259e:	b2d2      	uxtb	r2, r2
 80025a0:	f042 0220 	orr.w	r2, r2, #32
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	f002 021f 	and.w	r2, r2, #31
 80025aa:	2101      	movs	r1, #1
 80025ac:	fa01 f202 	lsl.w	r2, r1, r2
 80025b0:	4013      	ands	r3, r2
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e079      	b.n	80026ae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ba:	4b1d      	ldr	r3, [pc, #116]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f023 0203 	bic.w	r2, r3, #3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	491a      	ldr	r1, [pc, #104]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025cc:	f7fe fd28 	bl	8001020 <HAL_GetTick>
 80025d0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d2:	e00a      	b.n	80025ea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025d4:	f7fe fd24 	bl	8001020 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	f241 3288 	movw	r2, #5000	; 0x1388
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e061      	b.n	80026ae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ea:	4b11      	ldr	r3, [pc, #68]	; (8002630 <HAL_RCC_ClockConfig+0x260>)
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f003 020c 	and.w	r2, r3, #12
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d1eb      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025fc:	4b0b      	ldr	r3, [pc, #44]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0307 	and.w	r3, r3, #7
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	d214      	bcs.n	8002634 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260a:	4b08      	ldr	r3, [pc, #32]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f023 0207 	bic.w	r2, r3, #7
 8002612:	4906      	ldr	r1, [pc, #24]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	4313      	orrs	r3, r2
 8002618:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800261a:	4b04      	ldr	r3, [pc, #16]	; (800262c <HAL_RCC_ClockConfig+0x25c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0307 	and.w	r3, r3, #7
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	429a      	cmp	r2, r3
 8002626:	d005      	beq.n	8002634 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e040      	b.n	80026ae <HAL_RCC_ClockConfig+0x2de>
 800262c:	40022000 	.word	0x40022000
 8002630:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	d008      	beq.n	8002652 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002640:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <HAL_RCC_ClockConfig+0x2e8>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	491a      	ldr	r1, [pc, #104]	; (80026b8 <HAL_RCC_ClockConfig+0x2e8>)
 800264e:	4313      	orrs	r3, r2
 8002650:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d009      	beq.n	8002672 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <HAL_RCC_ClockConfig+0x2e8>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4912      	ldr	r1, [pc, #72]	; (80026b8 <HAL_RCC_ClockConfig+0x2e8>)
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002672:	f000 f829 	bl	80026c8 <HAL_RCC_GetSysClockFreq>
 8002676:	4601      	mov	r1, r0
 8002678:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <HAL_RCC_ClockConfig+0x2e8>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002680:	22f0      	movs	r2, #240	; 0xf0
 8002682:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	fa92 f2a2 	rbit	r2, r2
 800268a:	60fa      	str	r2, [r7, #12]
  return result;
 800268c:	68fa      	ldr	r2, [r7, #12]
 800268e:	fab2 f282 	clz	r2, r2
 8002692:	b2d2      	uxtb	r2, r2
 8002694:	40d3      	lsrs	r3, r2
 8002696:	4a09      	ldr	r2, [pc, #36]	; (80026bc <HAL_RCC_ClockConfig+0x2ec>)
 8002698:	5cd3      	ldrb	r3, [r2, r3]
 800269a:	fa21 f303 	lsr.w	r3, r1, r3
 800269e:	4a08      	ldr	r2, [pc, #32]	; (80026c0 <HAL_RCC_ClockConfig+0x2f0>)
 80026a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80026a2:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <HAL_RCC_ClockConfig+0x2f4>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7fe fbc6 	bl	8000e38 <HAL_InitTick>
  
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3778      	adds	r7, #120	; 0x78
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40021000 	.word	0x40021000
 80026bc:	080082e8 	.word	0x080082e8
 80026c0:	20000000 	.word	0x20000000
 80026c4:	20000004 	.word	0x20000004

080026c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b08b      	sub	sp, #44	; 0x2c
 80026cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
 80026d2:	2300      	movs	r3, #0
 80026d4:	61bb      	str	r3, [r7, #24]
 80026d6:	2300      	movs	r3, #0
 80026d8:	627b      	str	r3, [r7, #36]	; 0x24
 80026da:	2300      	movs	r3, #0
 80026dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80026de:	2300      	movs	r3, #0
 80026e0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80026e2:	4b2a      	ldr	r3, [pc, #168]	; (800278c <HAL_RCC_GetSysClockFreq+0xc4>)
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d002      	beq.n	80026f8 <HAL_RCC_GetSysClockFreq+0x30>
 80026f2:	2b08      	cmp	r3, #8
 80026f4:	d003      	beq.n	80026fe <HAL_RCC_GetSysClockFreq+0x36>
 80026f6:	e03f      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026f8:	4b25      	ldr	r3, [pc, #148]	; (8002790 <HAL_RCC_GetSysClockFreq+0xc8>)
 80026fa:	623b      	str	r3, [r7, #32]
      break;
 80026fc:	e03f      	b.n	800277e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002704:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002708:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	fa92 f2a2 	rbit	r2, r2
 8002710:	607a      	str	r2, [r7, #4]
  return result;
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	fab2 f282 	clz	r2, r2
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	40d3      	lsrs	r3, r2
 800271c:	4a1d      	ldr	r2, [pc, #116]	; (8002794 <HAL_RCC_GetSysClockFreq+0xcc>)
 800271e:	5cd3      	ldrb	r3, [r2, r3]
 8002720:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002722:	4b1a      	ldr	r3, [pc, #104]	; (800278c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002726:	f003 030f 	and.w	r3, r3, #15
 800272a:	220f      	movs	r2, #15
 800272c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	fa92 f2a2 	rbit	r2, r2
 8002734:	60fa      	str	r2, [r7, #12]
  return result;
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	fab2 f282 	clz	r2, r2
 800273c:	b2d2      	uxtb	r2, r2
 800273e:	40d3      	lsrs	r3, r2
 8002740:	4a15      	ldr	r2, [pc, #84]	; (8002798 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002742:	5cd3      	ldrb	r3, [r2, r3]
 8002744:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d008      	beq.n	8002762 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002750:	4a0f      	ldr	r2, [pc, #60]	; (8002790 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	fbb2 f2f3 	udiv	r2, r2, r3
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	fb02 f303 	mul.w	r3, r2, r3
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
 8002760:	e007      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002762:	4a0b      	ldr	r2, [pc, #44]	; (8002790 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002764:	69bb      	ldr	r3, [r7, #24]
 8002766:	fbb2 f2f3 	udiv	r2, r2, r3
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	fb02 f303 	mul.w	r3, r2, r3
 8002770:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002774:	623b      	str	r3, [r7, #32]
      break;
 8002776:	e002      	b.n	800277e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002778:	4b05      	ldr	r3, [pc, #20]	; (8002790 <HAL_RCC_GetSysClockFreq+0xc8>)
 800277a:	623b      	str	r3, [r7, #32]
      break;
 800277c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800277e:	6a3b      	ldr	r3, [r7, #32]
}
 8002780:	4618      	mov	r0, r3
 8002782:	372c      	adds	r7, #44	; 0x2c
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	40021000 	.word	0x40021000
 8002790:	007a1200 	.word	0x007a1200
 8002794:	08008300 	.word	0x08008300
 8002798:	08008310 	.word	0x08008310

0800279c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027a0:	4b03      	ldr	r3, [pc, #12]	; (80027b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80027a2:	681b      	ldr	r3, [r3, #0]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	20000000 	.word	0x20000000

080027b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80027ba:	f7ff ffef 	bl	800279c <HAL_RCC_GetHCLKFreq>
 80027be:	4601      	mov	r1, r0
 80027c0:	4b0b      	ldr	r3, [pc, #44]	; (80027f0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80027c8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80027cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	fa92 f2a2 	rbit	r2, r2
 80027d4:	603a      	str	r2, [r7, #0]
  return result;
 80027d6:	683a      	ldr	r2, [r7, #0]
 80027d8:	fab2 f282 	clz	r2, r2
 80027dc:	b2d2      	uxtb	r2, r2
 80027de:	40d3      	lsrs	r3, r2
 80027e0:	4a04      	ldr	r2, [pc, #16]	; (80027f4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80027e2:	5cd3      	ldrb	r3, [r2, r3]
 80027e4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80027e8:	4618      	mov	r0, r3
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	40021000 	.word	0x40021000
 80027f4:	080082f8 	.word	0x080082f8

080027f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80027fe:	f7ff ffcd 	bl	800279c <HAL_RCC_GetHCLKFreq>
 8002802:	4601      	mov	r1, r0
 8002804:	4b0b      	ldr	r3, [pc, #44]	; (8002834 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800280c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002810:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	fa92 f2a2 	rbit	r2, r2
 8002818:	603a      	str	r2, [r7, #0]
  return result;
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	fab2 f282 	clz	r2, r2
 8002820:	b2d2      	uxtb	r2, r2
 8002822:	40d3      	lsrs	r3, r2
 8002824:	4a04      	ldr	r2, [pc, #16]	; (8002838 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002826:	5cd3      	ldrb	r3, [r2, r3]
 8002828:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40021000 	.word	0x40021000
 8002838:	080082f8 	.word	0x080082f8

0800283c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	220f      	movs	r2, #15
 800284a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800284c:	4b12      	ldr	r3, [pc, #72]	; (8002898 <HAL_RCC_GetClockConfig+0x5c>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f003 0203 	and.w	r2, r3, #3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002858:	4b0f      	ldr	r3, [pc, #60]	; (8002898 <HAL_RCC_GetClockConfig+0x5c>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002864:	4b0c      	ldr	r3, [pc, #48]	; (8002898 <HAL_RCC_GetClockConfig+0x5c>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002870:	4b09      	ldr	r3, [pc, #36]	; (8002898 <HAL_RCC_GetClockConfig+0x5c>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	08db      	lsrs	r3, r3, #3
 8002876:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800287e:	4b07      	ldr	r3, [pc, #28]	; (800289c <HAL_RCC_GetClockConfig+0x60>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0207 	and.w	r2, r3, #7
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	601a      	str	r2, [r3, #0]
}
 800288a:	bf00      	nop
 800288c:	370c      	adds	r7, #12
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000
 800289c:	40022000 	.word	0x40022000

080028a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b092      	sub	sp, #72	; 0x48
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80028b0:	2300      	movs	r3, #0
 80028b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 80d4 	beq.w	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028c4:	4b4e      	ldr	r3, [pc, #312]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10e      	bne.n	80028ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d0:	4b4b      	ldr	r3, [pc, #300]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d2:	69db      	ldr	r3, [r3, #28]
 80028d4:	4a4a      	ldr	r2, [pc, #296]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028da:	61d3      	str	r3, [r2, #28]
 80028dc:	4b48      	ldr	r3, [pc, #288]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028e8:	2301      	movs	r3, #1
 80028ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ee:	4b45      	ldr	r3, [pc, #276]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d118      	bne.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028fa:	4b42      	ldr	r3, [pc, #264]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a41      	ldr	r2, [pc, #260]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002904:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002906:	f7fe fb8b 	bl	8001020 <HAL_GetTick>
 800290a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290c:	e008      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800290e:	f7fe fb87 	bl	8001020 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	2b64      	cmp	r3, #100	; 0x64
 800291a:	d901      	bls.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e1d6      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002920:	4b38      	ldr	r3, [pc, #224]	; (8002a04 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002928:	2b00      	cmp	r3, #0
 800292a:	d0f0      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800292c:	4b34      	ldr	r3, [pc, #208]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800292e:	6a1b      	ldr	r3, [r3, #32]
 8002930:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002934:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002936:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 8084 	beq.w	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002946:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002948:	429a      	cmp	r2, r3
 800294a:	d07c      	beq.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800294c:	4b2c      	ldr	r3, [pc, #176]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800294e:	6a1b      	ldr	r3, [r3, #32]
 8002950:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002954:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002956:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800295a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800295e:	fa93 f3a3 	rbit	r3, r3
 8002962:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002966:	fab3 f383 	clz	r3, r3
 800296a:	b2db      	uxtb	r3, r3
 800296c:	461a      	mov	r2, r3
 800296e:	4b26      	ldr	r3, [pc, #152]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002970:	4413      	add	r3, r2
 8002972:	009b      	lsls	r3, r3, #2
 8002974:	461a      	mov	r2, r3
 8002976:	2301      	movs	r3, #1
 8002978:	6013      	str	r3, [r2, #0]
 800297a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800297e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002982:	fa93 f3a3 	rbit	r3, r3
 8002986:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800298a:	fab3 f383 	clz	r3, r3
 800298e:	b2db      	uxtb	r3, r3
 8002990:	461a      	mov	r2, r3
 8002992:	4b1d      	ldr	r3, [pc, #116]	; (8002a08 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002994:	4413      	add	r3, r2
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	461a      	mov	r2, r3
 800299a:	2300      	movs	r3, #0
 800299c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800299e:	4a18      	ldr	r2, [pc, #96]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029a2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80029a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d04b      	beq.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ae:	f7fe fb37 	bl	8001020 <HAL_GetTick>
 80029b2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029b4:	e00a      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029b6:	f7fe fb33 	bl	8001020 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d901      	bls.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	e180      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80029cc:	2302      	movs	r3, #2
 80029ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d2:	fa93 f3a3 	rbit	r3, r3
 80029d6:	627b      	str	r3, [r7, #36]	; 0x24
 80029d8:	2302      	movs	r3, #2
 80029da:	623b      	str	r3, [r7, #32]
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	fa93 f3a3 	rbit	r3, r3
 80029e2:	61fb      	str	r3, [r7, #28]
  return result;
 80029e4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e6:	fab3 f383 	clz	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	095b      	lsrs	r3, r3, #5
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	f043 0302 	orr.w	r3, r3, #2
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d108      	bne.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80029fa:	4b01      	ldr	r3, [pc, #4]	; (8002a00 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029fc:	6a1b      	ldr	r3, [r3, #32]
 80029fe:	e00d      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002a00:	40021000 	.word	0x40021000
 8002a04:	40007000 	.word	0x40007000
 8002a08:	10908100 	.word	0x10908100
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	fa93 f3a3 	rbit	r3, r3
 8002a16:	617b      	str	r3, [r7, #20]
 8002a18:	4ba0      	ldr	r3, [pc, #640]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	613a      	str	r2, [r7, #16]
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	fa92 f2a2 	rbit	r2, r2
 8002a26:	60fa      	str	r2, [r7, #12]
  return result;
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	fab2 f282 	clz	r2, r2
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a34:	b2d2      	uxtb	r2, r2
 8002a36:	f002 021f 	and.w	r2, r2, #31
 8002a3a:	2101      	movs	r1, #1
 8002a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a40:	4013      	ands	r3, r2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0b7      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002a46:	4b95      	ldr	r3, [pc, #596]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a48:	6a1b      	ldr	r3, [r3, #32]
 8002a4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	4992      	ldr	r1, [pc, #584]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a54:	4313      	orrs	r3, r2
 8002a56:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a58:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d105      	bne.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a60:	4b8e      	ldr	r3, [pc, #568]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a62:	69db      	ldr	r3, [r3, #28]
 8002a64:	4a8d      	ldr	r2, [pc, #564]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a6a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d008      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a78:	4b88      	ldr	r3, [pc, #544]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7c:	f023 0203 	bic.w	r2, r3, #3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	4985      	ldr	r1, [pc, #532]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a86:	4313      	orrs	r3, r2
 8002a88:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d008      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a96:	4b81      	ldr	r3, [pc, #516]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	497e      	ldr	r1, [pc, #504]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0304 	and.w	r3, r3, #4
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d008      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ab4:	4b79      	ldr	r3, [pc, #484]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	4976      	ldr	r1, [pc, #472]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0320 	and.w	r3, r3, #32
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d008      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ad2:	4b72      	ldr	r3, [pc, #456]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	f023 0210 	bic.w	r2, r3, #16
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	496f      	ldr	r1, [pc, #444]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d008      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002af0:	4b6a      	ldr	r3, [pc, #424]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002afc:	4967      	ldr	r1, [pc, #412]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d008      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b0e:	4b63      	ldr	r3, [pc, #396]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b12:	f023 0220 	bic.w	r2, r3, #32
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	4960      	ldr	r1, [pc, #384]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d008      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b2c:	4b5b      	ldr	r3, [pc, #364]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b30:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b38:	4958      	ldr	r1, [pc, #352]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0308 	and.w	r3, r3, #8
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d008      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002b4a:	4b54      	ldr	r3, [pc, #336]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	695b      	ldr	r3, [r3, #20]
 8002b56:	4951      	ldr	r1, [pc, #324]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0310 	and.w	r3, r3, #16
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d008      	beq.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002b68:	4b4c      	ldr	r3, [pc, #304]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	4949      	ldr	r1, [pc, #292]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b76:	4313      	orrs	r3, r2
 8002b78:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d008      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b86:	4b45      	ldr	r3, [pc, #276]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b92:	4942      	ldr	r1, [pc, #264]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d008      	beq.n	8002bb6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002ba4:	4b3d      	ldr	r3, [pc, #244]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb0:	493a      	ldr	r1, [pc, #232]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d008      	beq.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002bc2:	4b36      	ldr	r3, [pc, #216]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc6:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bce:	4933      	ldr	r1, [pc, #204]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d008      	beq.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002be0:	4b2e      	ldr	r3, [pc, #184]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bec:	492b      	ldr	r1, [pc, #172]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d008      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002bfe:	4b27      	ldr	r3, [pc, #156]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c02:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	4924      	ldr	r1, [pc, #144]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d008      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002c1c:	4b1f      	ldr	r3, [pc, #124]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c20:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c28:	491c      	ldr	r1, [pc, #112]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d008      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002c3a:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c46:	4915      	ldr	r1, [pc, #84]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d008      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002c58:	4b10      	ldr	r3, [pc, #64]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c64:	490d      	ldr	r1, [pc, #52]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d008      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002c76:	4b09      	ldr	r3, [pc, #36]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c82:	4906      	ldr	r1, [pc, #24]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d00c      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002c94:	4b01      	ldr	r3, [pc, #4]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c98:	e002      	b.n	8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002c9a:	bf00      	nop
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca8:	490b      	ldr	r1, [pc, #44]	; (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d008      	beq.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002cba:	4b07      	ldr	r3, [pc, #28]	; (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cbe:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cc6:	4904      	ldr	r1, [pc, #16]	; (8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3748      	adds	r7, #72	; 0x48
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40021000 	.word	0x40021000

08002cdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d101      	bne.n	8002cee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e049      	b.n	8002d82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d106      	bne.n	8002d08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f7fd ffc0 	bl	8000c88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	3304      	adds	r3, #4
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4610      	mov	r0, r2
 8002d1c:	f001 f834 	bl	8003d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d001      	beq.n	8002da4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e04f      	b.n	8002e44 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2202      	movs	r2, #2
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a23      	ldr	r2, [pc, #140]	; (8002e50 <HAL_TIM_Base_Start_IT+0xc4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d01d      	beq.n	8002e02 <HAL_TIM_Base_Start_IT+0x76>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dce:	d018      	beq.n	8002e02 <HAL_TIM_Base_Start_IT+0x76>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a1f      	ldr	r2, [pc, #124]	; (8002e54 <HAL_TIM_Base_Start_IT+0xc8>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d013      	beq.n	8002e02 <HAL_TIM_Base_Start_IT+0x76>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a1e      	ldr	r2, [pc, #120]	; (8002e58 <HAL_TIM_Base_Start_IT+0xcc>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d00e      	beq.n	8002e02 <HAL_TIM_Base_Start_IT+0x76>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a1c      	ldr	r2, [pc, #112]	; (8002e5c <HAL_TIM_Base_Start_IT+0xd0>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d009      	beq.n	8002e02 <HAL_TIM_Base_Start_IT+0x76>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1b      	ldr	r2, [pc, #108]	; (8002e60 <HAL_TIM_Base_Start_IT+0xd4>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d004      	beq.n	8002e02 <HAL_TIM_Base_Start_IT+0x76>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a19      	ldr	r2, [pc, #100]	; (8002e64 <HAL_TIM_Base_Start_IT+0xd8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d115      	bne.n	8002e2e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	4b17      	ldr	r3, [pc, #92]	; (8002e68 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2b06      	cmp	r3, #6
 8002e12:	d015      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0xb4>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e1a:	d011      	beq.n	8002e40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f042 0201 	orr.w	r2, r2, #1
 8002e2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e2c:	e008      	b.n	8002e40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f042 0201 	orr.w	r2, r2, #1
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	e000      	b.n	8002e42 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e40:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002e42:	2300      	movs	r3, #0
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	3714      	adds	r7, #20
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	40012c00 	.word	0x40012c00
 8002e54:	40000400 	.word	0x40000400
 8002e58:	40000800 	.word	0x40000800
 8002e5c:	40013400 	.word	0x40013400
 8002e60:	40014000 	.word	0x40014000
 8002e64:	40015000 	.word	0x40015000
 8002e68:	00010007 	.word	0x00010007

08002e6c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e049      	b.n	8002f12 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d106      	bne.n	8002e98 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f841 	bl	8002f1a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	3304      	adds	r3, #4
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4610      	mov	r0, r2
 8002eac:	f000 ff6c 	bl	8003d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f1a:	b480      	push	{r7}
 8002f1c:	b083      	sub	sp, #12
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002f22:	bf00      	nop
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
	...

08002f30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d109      	bne.n	8002f54 <HAL_TIM_PWM_Start+0x24>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	bf14      	ite	ne
 8002f4c:	2301      	movne	r3, #1
 8002f4e:	2300      	moveq	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	e03c      	b.n	8002fce <HAL_TIM_PWM_Start+0x9e>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	2b04      	cmp	r3, #4
 8002f58:	d109      	bne.n	8002f6e <HAL_TIM_PWM_Start+0x3e>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	bf14      	ite	ne
 8002f66:	2301      	movne	r3, #1
 8002f68:	2300      	moveq	r3, #0
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	e02f      	b.n	8002fce <HAL_TIM_PWM_Start+0x9e>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	2b08      	cmp	r3, #8
 8002f72:	d109      	bne.n	8002f88 <HAL_TIM_PWM_Start+0x58>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	bf14      	ite	ne
 8002f80:	2301      	movne	r3, #1
 8002f82:	2300      	moveq	r3, #0
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	e022      	b.n	8002fce <HAL_TIM_PWM_Start+0x9e>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	2b0c      	cmp	r3, #12
 8002f8c:	d109      	bne.n	8002fa2 <HAL_TIM_PWM_Start+0x72>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	bf14      	ite	ne
 8002f9a:	2301      	movne	r3, #1
 8002f9c:	2300      	moveq	r3, #0
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	e015      	b.n	8002fce <HAL_TIM_PWM_Start+0x9e>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	2b10      	cmp	r3, #16
 8002fa6:	d109      	bne.n	8002fbc <HAL_TIM_PWM_Start+0x8c>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	bf14      	ite	ne
 8002fb4:	2301      	movne	r3, #1
 8002fb6:	2300      	moveq	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	e008      	b.n	8002fce <HAL_TIM_PWM_Start+0x9e>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	bf14      	ite	ne
 8002fc8:	2301      	movne	r3, #1
 8002fca:	2300      	moveq	r3, #0
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e0a1      	b.n	800311a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d104      	bne.n	8002fe6 <HAL_TIM_PWM_Start+0xb6>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fe4:	e023      	b.n	800302e <HAL_TIM_PWM_Start+0xfe>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	d104      	bne.n	8002ff6 <HAL_TIM_PWM_Start+0xc6>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2202      	movs	r2, #2
 8002ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ff4:	e01b      	b.n	800302e <HAL_TIM_PWM_Start+0xfe>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	2b08      	cmp	r3, #8
 8002ffa:	d104      	bne.n	8003006 <HAL_TIM_PWM_Start+0xd6>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2202      	movs	r2, #2
 8003000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003004:	e013      	b.n	800302e <HAL_TIM_PWM_Start+0xfe>
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b0c      	cmp	r3, #12
 800300a:	d104      	bne.n	8003016 <HAL_TIM_PWM_Start+0xe6>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2202      	movs	r2, #2
 8003010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003014:	e00b      	b.n	800302e <HAL_TIM_PWM_Start+0xfe>
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b10      	cmp	r3, #16
 800301a:	d104      	bne.n	8003026 <HAL_TIM_PWM_Start+0xf6>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003024:	e003      	b.n	800302e <HAL_TIM_PWM_Start+0xfe>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2202      	movs	r2, #2
 800302a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2201      	movs	r2, #1
 8003034:	6839      	ldr	r1, [r7, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f001 fc08 	bl	800484c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a38      	ldr	r2, [pc, #224]	; (8003124 <HAL_TIM_PWM_Start+0x1f4>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d018      	beq.n	8003078 <HAL_TIM_PWM_Start+0x148>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a37      	ldr	r2, [pc, #220]	; (8003128 <HAL_TIM_PWM_Start+0x1f8>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d013      	beq.n	8003078 <HAL_TIM_PWM_Start+0x148>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a35      	ldr	r2, [pc, #212]	; (800312c <HAL_TIM_PWM_Start+0x1fc>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d00e      	beq.n	8003078 <HAL_TIM_PWM_Start+0x148>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a34      	ldr	r2, [pc, #208]	; (8003130 <HAL_TIM_PWM_Start+0x200>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d009      	beq.n	8003078 <HAL_TIM_PWM_Start+0x148>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a32      	ldr	r2, [pc, #200]	; (8003134 <HAL_TIM_PWM_Start+0x204>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d004      	beq.n	8003078 <HAL_TIM_PWM_Start+0x148>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a31      	ldr	r2, [pc, #196]	; (8003138 <HAL_TIM_PWM_Start+0x208>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d101      	bne.n	800307c <HAL_TIM_PWM_Start+0x14c>
 8003078:	2301      	movs	r3, #1
 800307a:	e000      	b.n	800307e <HAL_TIM_PWM_Start+0x14e>
 800307c:	2300      	movs	r3, #0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d007      	beq.n	8003092 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003090:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a23      	ldr	r2, [pc, #140]	; (8003124 <HAL_TIM_PWM_Start+0x1f4>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d01d      	beq.n	80030d8 <HAL_TIM_PWM_Start+0x1a8>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030a4:	d018      	beq.n	80030d8 <HAL_TIM_PWM_Start+0x1a8>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a24      	ldr	r2, [pc, #144]	; (800313c <HAL_TIM_PWM_Start+0x20c>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d013      	beq.n	80030d8 <HAL_TIM_PWM_Start+0x1a8>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a22      	ldr	r2, [pc, #136]	; (8003140 <HAL_TIM_PWM_Start+0x210>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d00e      	beq.n	80030d8 <HAL_TIM_PWM_Start+0x1a8>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a1a      	ldr	r2, [pc, #104]	; (8003128 <HAL_TIM_PWM_Start+0x1f8>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d009      	beq.n	80030d8 <HAL_TIM_PWM_Start+0x1a8>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a18      	ldr	r2, [pc, #96]	; (800312c <HAL_TIM_PWM_Start+0x1fc>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d004      	beq.n	80030d8 <HAL_TIM_PWM_Start+0x1a8>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a19      	ldr	r2, [pc, #100]	; (8003138 <HAL_TIM_PWM_Start+0x208>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d115      	bne.n	8003104 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	4b19      	ldr	r3, [pc, #100]	; (8003144 <HAL_TIM_PWM_Start+0x214>)
 80030e0:	4013      	ands	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2b06      	cmp	r3, #6
 80030e8:	d015      	beq.n	8003116 <HAL_TIM_PWM_Start+0x1e6>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f0:	d011      	beq.n	8003116 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 0201 	orr.w	r2, r2, #1
 8003100:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003102:	e008      	b.n	8003116 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	e000      	b.n	8003118 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003116:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40012c00 	.word	0x40012c00
 8003128:	40013400 	.word	0x40013400
 800312c:	40014000 	.word	0x40014000
 8003130:	40014400 	.word	0x40014400
 8003134:	40014800 	.word	0x40014800
 8003138:	40015000 	.word	0x40015000
 800313c:	40000400 	.word	0x40000400
 8003140:	40000800 	.word	0x40000800
 8003144:	00010007 	.word	0x00010007

08003148 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2200      	movs	r2, #0
 8003158:	6839      	ldr	r1, [r7, #0]
 800315a:	4618      	mov	r0, r3
 800315c:	f001 fb76 	bl	800484c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a40      	ldr	r2, [pc, #256]	; (8003268 <HAL_TIM_PWM_Stop+0x120>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d018      	beq.n	800319c <HAL_TIM_PWM_Stop+0x54>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a3f      	ldr	r2, [pc, #252]	; (800326c <HAL_TIM_PWM_Stop+0x124>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d013      	beq.n	800319c <HAL_TIM_PWM_Stop+0x54>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a3d      	ldr	r2, [pc, #244]	; (8003270 <HAL_TIM_PWM_Stop+0x128>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d00e      	beq.n	800319c <HAL_TIM_PWM_Stop+0x54>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a3c      	ldr	r2, [pc, #240]	; (8003274 <HAL_TIM_PWM_Stop+0x12c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d009      	beq.n	800319c <HAL_TIM_PWM_Stop+0x54>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a3a      	ldr	r2, [pc, #232]	; (8003278 <HAL_TIM_PWM_Stop+0x130>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d004      	beq.n	800319c <HAL_TIM_PWM_Stop+0x54>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a39      	ldr	r2, [pc, #228]	; (800327c <HAL_TIM_PWM_Stop+0x134>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d101      	bne.n	80031a0 <HAL_TIM_PWM_Stop+0x58>
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <HAL_TIM_PWM_Stop+0x5a>
 80031a0:	2300      	movs	r3, #0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d017      	beq.n	80031d6 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6a1a      	ldr	r2, [r3, #32]
 80031ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80031b0:	4013      	ands	r3, r2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10f      	bne.n	80031d6 <HAL_TIM_PWM_Stop+0x8e>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6a1a      	ldr	r2, [r3, #32]
 80031bc:	f240 4344 	movw	r3, #1092	; 0x444
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d107      	bne.n	80031d6 <HAL_TIM_PWM_Stop+0x8e>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	6a1a      	ldr	r2, [r3, #32]
 80031dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80031e0:	4013      	ands	r3, r2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10f      	bne.n	8003206 <HAL_TIM_PWM_Stop+0xbe>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6a1a      	ldr	r2, [r3, #32]
 80031ec:	f240 4344 	movw	r3, #1092	; 0x444
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d107      	bne.n	8003206 <HAL_TIM_PWM_Stop+0xbe>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0201 	bic.w	r2, r2, #1
 8003204:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d104      	bne.n	8003216 <HAL_TIM_PWM_Stop+0xce>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003214:	e023      	b.n	800325e <HAL_TIM_PWM_Stop+0x116>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b04      	cmp	r3, #4
 800321a:	d104      	bne.n	8003226 <HAL_TIM_PWM_Stop+0xde>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003224:	e01b      	b.n	800325e <HAL_TIM_PWM_Stop+0x116>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b08      	cmp	r3, #8
 800322a:	d104      	bne.n	8003236 <HAL_TIM_PWM_Stop+0xee>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003234:	e013      	b.n	800325e <HAL_TIM_PWM_Stop+0x116>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b0c      	cmp	r3, #12
 800323a:	d104      	bne.n	8003246 <HAL_TIM_PWM_Stop+0xfe>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003244:	e00b      	b.n	800325e <HAL_TIM_PWM_Stop+0x116>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b10      	cmp	r3, #16
 800324a:	d104      	bne.n	8003256 <HAL_TIM_PWM_Stop+0x10e>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003254:	e003      	b.n	800325e <HAL_TIM_PWM_Stop+0x116>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40012c00 	.word	0x40012c00
 800326c:	40013400 	.word	0x40013400
 8003270:	40014000 	.word	0x40014000
 8003274:	40014400 	.word	0x40014400
 8003278:	40014800 	.word	0x40014800
 800327c:	40015000 	.word	0x40015000

08003280 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e049      	b.n	8003326 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003298:	b2db      	uxtb	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f841 	bl	800332e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2202      	movs	r2, #2
 80032b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	3304      	adds	r3, #4
 80032bc:	4619      	mov	r1, r3
 80032be:	4610      	mov	r0, r2
 80032c0:	f000 fd62 	bl	8003d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003324:	2300      	movs	r3, #0
}
 8003326:	4618      	mov	r0, r3
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800332e:	b480      	push	{r7}
 8003330:	b083      	sub	sp, #12
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003336:	bf00      	nop
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr
	...

08003344 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d104      	bne.n	800335e <HAL_TIM_IC_Start_IT+0x1a>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800335a:	b2db      	uxtb	r3, r3
 800335c:	e023      	b.n	80033a6 <HAL_TIM_IC_Start_IT+0x62>
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	2b04      	cmp	r3, #4
 8003362:	d104      	bne.n	800336e <HAL_TIM_IC_Start_IT+0x2a>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800336a:	b2db      	uxtb	r3, r3
 800336c:	e01b      	b.n	80033a6 <HAL_TIM_IC_Start_IT+0x62>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	2b08      	cmp	r3, #8
 8003372:	d104      	bne.n	800337e <HAL_TIM_IC_Start_IT+0x3a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800337a:	b2db      	uxtb	r3, r3
 800337c:	e013      	b.n	80033a6 <HAL_TIM_IC_Start_IT+0x62>
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	2b0c      	cmp	r3, #12
 8003382:	d104      	bne.n	800338e <HAL_TIM_IC_Start_IT+0x4a>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800338a:	b2db      	uxtb	r3, r3
 800338c:	e00b      	b.n	80033a6 <HAL_TIM_IC_Start_IT+0x62>
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	2b10      	cmp	r3, #16
 8003392:	d104      	bne.n	800339e <HAL_TIM_IC_Start_IT+0x5a>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800339a:	b2db      	uxtb	r3, r3
 800339c:	e003      	b.n	80033a6 <HAL_TIM_IC_Start_IT+0x62>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d104      	bne.n	80033b8 <HAL_TIM_IC_Start_IT+0x74>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	e013      	b.n	80033e0 <HAL_TIM_IC_Start_IT+0x9c>
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d104      	bne.n	80033c8 <HAL_TIM_IC_Start_IT+0x84>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	e00b      	b.n	80033e0 <HAL_TIM_IC_Start_IT+0x9c>
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	2b08      	cmp	r3, #8
 80033cc:	d104      	bne.n	80033d8 <HAL_TIM_IC_Start_IT+0x94>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	e003      	b.n	80033e0 <HAL_TIM_IC_Start_IT+0x9c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d102      	bne.n	80033ee <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80033e8:	7bbb      	ldrb	r3, [r7, #14]
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d001      	beq.n	80033f2 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e0d8      	b.n	80035a4 <HAL_TIM_IC_Start_IT+0x260>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d104      	bne.n	8003402 <HAL_TIM_IC_Start_IT+0xbe>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2202      	movs	r2, #2
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003400:	e023      	b.n	800344a <HAL_TIM_IC_Start_IT+0x106>
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b04      	cmp	r3, #4
 8003406:	d104      	bne.n	8003412 <HAL_TIM_IC_Start_IT+0xce>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2202      	movs	r2, #2
 800340c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003410:	e01b      	b.n	800344a <HAL_TIM_IC_Start_IT+0x106>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b08      	cmp	r3, #8
 8003416:	d104      	bne.n	8003422 <HAL_TIM_IC_Start_IT+0xde>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003420:	e013      	b.n	800344a <HAL_TIM_IC_Start_IT+0x106>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b0c      	cmp	r3, #12
 8003426:	d104      	bne.n	8003432 <HAL_TIM_IC_Start_IT+0xee>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2202      	movs	r2, #2
 800342c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003430:	e00b      	b.n	800344a <HAL_TIM_IC_Start_IT+0x106>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2b10      	cmp	r3, #16
 8003436:	d104      	bne.n	8003442 <HAL_TIM_IC_Start_IT+0xfe>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2202      	movs	r2, #2
 800343c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003440:	e003      	b.n	800344a <HAL_TIM_IC_Start_IT+0x106>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2202      	movs	r2, #2
 8003446:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d104      	bne.n	800345a <HAL_TIM_IC_Start_IT+0x116>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003458:	e013      	b.n	8003482 <HAL_TIM_IC_Start_IT+0x13e>
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	2b04      	cmp	r3, #4
 800345e:	d104      	bne.n	800346a <HAL_TIM_IC_Start_IT+0x126>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003468:	e00b      	b.n	8003482 <HAL_TIM_IC_Start_IT+0x13e>
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	2b08      	cmp	r3, #8
 800346e:	d104      	bne.n	800347a <HAL_TIM_IC_Start_IT+0x136>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2202      	movs	r2, #2
 8003474:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003478:	e003      	b.n	8003482 <HAL_TIM_IC_Start_IT+0x13e>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2202      	movs	r2, #2
 800347e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b0c      	cmp	r3, #12
 8003486:	d841      	bhi.n	800350c <HAL_TIM_IC_Start_IT+0x1c8>
 8003488:	a201      	add	r2, pc, #4	; (adr r2, 8003490 <HAL_TIM_IC_Start_IT+0x14c>)
 800348a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800348e:	bf00      	nop
 8003490:	080034c5 	.word	0x080034c5
 8003494:	0800350d 	.word	0x0800350d
 8003498:	0800350d 	.word	0x0800350d
 800349c:	0800350d 	.word	0x0800350d
 80034a0:	080034d7 	.word	0x080034d7
 80034a4:	0800350d 	.word	0x0800350d
 80034a8:	0800350d 	.word	0x0800350d
 80034ac:	0800350d 	.word	0x0800350d
 80034b0:	080034e9 	.word	0x080034e9
 80034b4:	0800350d 	.word	0x0800350d
 80034b8:	0800350d 	.word	0x0800350d
 80034bc:	0800350d 	.word	0x0800350d
 80034c0:	080034fb 	.word	0x080034fb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68da      	ldr	r2, [r3, #12]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0202 	orr.w	r2, r2, #2
 80034d2:	60da      	str	r2, [r3, #12]
      break;
 80034d4:	e01b      	b.n	800350e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68da      	ldr	r2, [r3, #12]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f042 0204 	orr.w	r2, r2, #4
 80034e4:	60da      	str	r2, [r3, #12]
      break;
 80034e6:	e012      	b.n	800350e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f042 0208 	orr.w	r2, r2, #8
 80034f6:	60da      	str	r2, [r3, #12]
      break;
 80034f8:	e009      	b.n	800350e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f042 0210 	orr.w	r2, r2, #16
 8003508:	60da      	str	r2, [r3, #12]
      break;
 800350a:	e000      	b.n	800350e <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 800350c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2201      	movs	r2, #1
 8003514:	6839      	ldr	r1, [r7, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f001 f998 	bl	800484c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a22      	ldr	r2, [pc, #136]	; (80035ac <HAL_TIM_IC_Start_IT+0x268>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d01d      	beq.n	8003562 <HAL_TIM_IC_Start_IT+0x21e>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800352e:	d018      	beq.n	8003562 <HAL_TIM_IC_Start_IT+0x21e>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1e      	ldr	r2, [pc, #120]	; (80035b0 <HAL_TIM_IC_Start_IT+0x26c>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d013      	beq.n	8003562 <HAL_TIM_IC_Start_IT+0x21e>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a1d      	ldr	r2, [pc, #116]	; (80035b4 <HAL_TIM_IC_Start_IT+0x270>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d00e      	beq.n	8003562 <HAL_TIM_IC_Start_IT+0x21e>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a1b      	ldr	r2, [pc, #108]	; (80035b8 <HAL_TIM_IC_Start_IT+0x274>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d009      	beq.n	8003562 <HAL_TIM_IC_Start_IT+0x21e>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1a      	ldr	r2, [pc, #104]	; (80035bc <HAL_TIM_IC_Start_IT+0x278>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d004      	beq.n	8003562 <HAL_TIM_IC_Start_IT+0x21e>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a18      	ldr	r2, [pc, #96]	; (80035c0 <HAL_TIM_IC_Start_IT+0x27c>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d115      	bne.n	800358e <HAL_TIM_IC_Start_IT+0x24a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	4b16      	ldr	r3, [pc, #88]	; (80035c4 <HAL_TIM_IC_Start_IT+0x280>)
 800356a:	4013      	ands	r3, r2
 800356c:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2b06      	cmp	r3, #6
 8003572:	d015      	beq.n	80035a0 <HAL_TIM_IC_Start_IT+0x25c>
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800357a:	d011      	beq.n	80035a0 <HAL_TIM_IC_Start_IT+0x25c>
    {
      __HAL_TIM_ENABLE(htim);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f042 0201 	orr.w	r2, r2, #1
 800358a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800358c:	e008      	b.n	80035a0 <HAL_TIM_IC_Start_IT+0x25c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f042 0201 	orr.w	r2, r2, #1
 800359c:	601a      	str	r2, [r3, #0]
 800359e:	e000      	b.n	80035a2 <HAL_TIM_IC_Start_IT+0x25e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	40012c00 	.word	0x40012c00
 80035b0:	40000400 	.word	0x40000400
 80035b4:	40000800 	.word	0x40000800
 80035b8:	40013400 	.word	0x40013400
 80035bc:	40014000 	.word	0x40014000
 80035c0:	40015000 	.word	0x40015000
 80035c4:	00010007 	.word	0x00010007

080035c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d122      	bne.n	8003624 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	68db      	ldr	r3, [r3, #12]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d11b      	bne.n	8003624 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f06f 0202 	mvn.w	r2, #2
 80035f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2201      	movs	r2, #1
 80035fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7fd f902 	bl	8000814 <HAL_TIM_IC_CaptureCallback>
 8003610:	e005      	b.n	800361e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 fb9a 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 fba1 	bl	8003d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	f003 0304 	and.w	r3, r3, #4
 800362e:	2b04      	cmp	r3, #4
 8003630:	d122      	bne.n	8003678 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b04      	cmp	r3, #4
 800363e:	d11b      	bne.n	8003678 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f06f 0204 	mvn.w	r2, #4
 8003648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2202      	movs	r2, #2
 800364e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800365a:	2b00      	cmp	r3, #0
 800365c:	d003      	beq.n	8003666 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7fd f8d8 	bl	8000814 <HAL_TIM_IC_CaptureCallback>
 8003664:	e005      	b.n	8003672 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 fb70 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f000 fb77 	bl	8003d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b08      	cmp	r3, #8
 8003684:	d122      	bne.n	80036cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b08      	cmp	r3, #8
 8003692:	d11b      	bne.n	80036cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f06f 0208 	mvn.w	r2, #8
 800369c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2204      	movs	r2, #4
 80036a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	69db      	ldr	r3, [r3, #28]
 80036aa:	f003 0303 	and.w	r3, r3, #3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f7fd f8ae 	bl	8000814 <HAL_TIM_IC_CaptureCallback>
 80036b8:	e005      	b.n	80036c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 fb46 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	f000 fb4d 	bl	8003d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	f003 0310 	and.w	r3, r3, #16
 80036d6:	2b10      	cmp	r3, #16
 80036d8:	d122      	bne.n	8003720 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f003 0310 	and.w	r3, r3, #16
 80036e4:	2b10      	cmp	r3, #16
 80036e6:	d11b      	bne.n	8003720 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f06f 0210 	mvn.w	r2, #16
 80036f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2208      	movs	r2, #8
 80036f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7fd f884 	bl	8000814 <HAL_TIM_IC_CaptureCallback>
 800370c:	e005      	b.n	800371a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 fb1c 	bl	8003d4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 fb23 	bl	8003d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	2b01      	cmp	r3, #1
 800372c:	d10e      	bne.n	800374c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b01      	cmp	r3, #1
 800373a:	d107      	bne.n	800374c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f06f 0201 	mvn.w	r2, #1
 8003744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7fd fa5a 	bl	8000c00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003756:	2b80      	cmp	r3, #128	; 0x80
 8003758:	d10e      	bne.n	8003778 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003764:	2b80      	cmp	r3, #128	; 0x80
 8003766:	d107      	bne.n	8003778 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f001 f926 	bl	80049c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003782:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003786:	d10e      	bne.n	80037a6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003792:	2b80      	cmp	r3, #128	; 0x80
 8003794:	d107      	bne.n	80037a6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800379e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f001 f919 	bl	80049d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	691b      	ldr	r3, [r3, #16]
 80037ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b0:	2b40      	cmp	r3, #64	; 0x40
 80037b2:	d10e      	bne.n	80037d2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037be:	2b40      	cmp	r3, #64	; 0x40
 80037c0:	d107      	bne.n	80037d2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f000 fad1 	bl	8003d74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	f003 0320 	and.w	r3, r3, #32
 80037dc:	2b20      	cmp	r3, #32
 80037de:	d10e      	bne.n	80037fe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f003 0320 	and.w	r3, r3, #32
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	d107      	bne.n	80037fe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f06f 0220 	mvn.w	r2, #32
 80037f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f001 f8d9 	bl	80049b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037fe:	bf00      	nop
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b084      	sub	sp, #16
 800380a:	af00      	add	r7, sp, #0
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	60b9      	str	r1, [r7, #8]
 8003810:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003818:	2b01      	cmp	r3, #1
 800381a:	d101      	bne.n	8003820 <HAL_TIM_IC_ConfigChannel+0x1a>
 800381c:	2302      	movs	r3, #2
 800381e:	e082      	b.n	8003926 <HAL_TIM_IC_ConfigChannel+0x120>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2201      	movs	r2, #1
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d11b      	bne.n	8003866 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	6819      	ldr	r1, [r3, #0]
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f000 fe47 	bl	80044d0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699a      	ldr	r2, [r3, #24]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f022 020c 	bic.w	r2, r2, #12
 8003850:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6999      	ldr	r1, [r3, #24]
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	689a      	ldr	r2, [r3, #8]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	430a      	orrs	r2, r1
 8003862:	619a      	str	r2, [r3, #24]
 8003864:	e05a      	b.n	800391c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b04      	cmp	r3, #4
 800386a:	d11c      	bne.n	80038a6 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6818      	ldr	r0, [r3, #0]
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	6819      	ldr	r1, [r3, #0]
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	685a      	ldr	r2, [r3, #4]
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	f000 fec5 	bl	800460a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	699a      	ldr	r2, [r3, #24]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800388e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	6999      	ldr	r1, [r3, #24]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	021a      	lsls	r2, r3, #8
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	430a      	orrs	r2, r1
 80038a2:	619a      	str	r2, [r3, #24]
 80038a4:	e03a      	b.n	800391c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d11b      	bne.n	80038e4 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6818      	ldr	r0, [r3, #0]
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	6819      	ldr	r1, [r3, #0]
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	f000 ff12 	bl	80046e4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	69da      	ldr	r2, [r3, #28]
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 020c 	bic.w	r2, r2, #12
 80038ce:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	69d9      	ldr	r1, [r3, #28]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	61da      	str	r2, [r3, #28]
 80038e2:	e01b      	b.n	800391c <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6818      	ldr	r0, [r3, #0]
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	6819      	ldr	r1, [r3, #0]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f000 ff32 	bl	800475c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	69da      	ldr	r2, [r3, #28]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003906:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	69d9      	ldr	r1, [r3, #28]
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	021a      	lsls	r2, r3, #8
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	430a      	orrs	r2, r1
 800391a:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	4618      	mov	r0, r3
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003942:	2b01      	cmp	r3, #1
 8003944:	d101      	bne.n	800394a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003946:	2302      	movs	r3, #2
 8003948:	e0fd      	b.n	8003b46 <HAL_TIM_PWM_ConfigChannel+0x216>
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2b14      	cmp	r3, #20
 8003956:	f200 80f0 	bhi.w	8003b3a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800395a:	a201      	add	r2, pc, #4	; (adr r2, 8003960 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800395c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003960:	080039b5 	.word	0x080039b5
 8003964:	08003b3b 	.word	0x08003b3b
 8003968:	08003b3b 	.word	0x08003b3b
 800396c:	08003b3b 	.word	0x08003b3b
 8003970:	080039f5 	.word	0x080039f5
 8003974:	08003b3b 	.word	0x08003b3b
 8003978:	08003b3b 	.word	0x08003b3b
 800397c:	08003b3b 	.word	0x08003b3b
 8003980:	08003a37 	.word	0x08003a37
 8003984:	08003b3b 	.word	0x08003b3b
 8003988:	08003b3b 	.word	0x08003b3b
 800398c:	08003b3b 	.word	0x08003b3b
 8003990:	08003a77 	.word	0x08003a77
 8003994:	08003b3b 	.word	0x08003b3b
 8003998:	08003b3b 	.word	0x08003b3b
 800399c:	08003b3b 	.word	0x08003b3b
 80039a0:	08003ab9 	.word	0x08003ab9
 80039a4:	08003b3b 	.word	0x08003b3b
 80039a8:	08003b3b 	.word	0x08003b3b
 80039ac:	08003b3b 	.word	0x08003b3b
 80039b0:	08003af9 	.word	0x08003af9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 fa82 	bl	8003ec4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	699a      	ldr	r2, [r3, #24]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0208 	orr.w	r2, r2, #8
 80039ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	699a      	ldr	r2, [r3, #24]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0204 	bic.w	r2, r2, #4
 80039de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	6999      	ldr	r1, [r3, #24]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	691a      	ldr	r2, [r3, #16]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	619a      	str	r2, [r3, #24]
      break;
 80039f2:	e0a3      	b.n	8003b3c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68b9      	ldr	r1, [r7, #8]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 fafc 	bl	8003ff8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	699a      	ldr	r2, [r3, #24]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	6999      	ldr	r1, [r3, #24]
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	021a      	lsls	r2, r3, #8
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	619a      	str	r2, [r3, #24]
      break;
 8003a34:	e082      	b.n	8003b3c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	68b9      	ldr	r1, [r7, #8]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f000 fb6f 	bl	8004120 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	69da      	ldr	r2, [r3, #28]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f042 0208 	orr.w	r2, r2, #8
 8003a50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	69da      	ldr	r2, [r3, #28]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 0204 	bic.w	r2, r2, #4
 8003a60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	69d9      	ldr	r1, [r3, #28]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	691a      	ldr	r2, [r3, #16]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	61da      	str	r2, [r3, #28]
      break;
 8003a74:	e062      	b.n	8003b3c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68b9      	ldr	r1, [r7, #8]
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f000 fbe1 	bl	8004244 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	69da      	ldr	r2, [r3, #28]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	69da      	ldr	r2, [r3, #28]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003aa0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	69d9      	ldr	r1, [r3, #28]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	021a      	lsls	r2, r3, #8
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	430a      	orrs	r2, r1
 8003ab4:	61da      	str	r2, [r3, #28]
      break;
 8003ab6:	e041      	b.n	8003b3c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68b9      	ldr	r1, [r7, #8]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f000 fc30 	bl	8004324 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0208 	orr.w	r2, r2, #8
 8003ad2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f022 0204 	bic.w	r2, r2, #4
 8003ae2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	691a      	ldr	r2, [r3, #16]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	430a      	orrs	r2, r1
 8003af4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003af6:	e021      	b.n	8003b3c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68b9      	ldr	r1, [r7, #8]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f000 fc7a 	bl	80043f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b12:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b22:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	021a      	lsls	r2, r3, #8
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	430a      	orrs	r2, r1
 8003b36:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003b38:	e000      	b.n	8003b3c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8003b3a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop

08003b50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b084      	sub	sp, #16
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d101      	bne.n	8003b68 <HAL_TIM_ConfigClockSource+0x18>
 8003b64:	2302      	movs	r3, #2
 8003b66:	e0a8      	b.n	8003cba <HAL_TIM_ConfigClockSource+0x16a>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b86:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b8a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b92:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2b40      	cmp	r3, #64	; 0x40
 8003ba2:	d067      	beq.n	8003c74 <HAL_TIM_ConfigClockSource+0x124>
 8003ba4:	2b40      	cmp	r3, #64	; 0x40
 8003ba6:	d80b      	bhi.n	8003bc0 <HAL_TIM_ConfigClockSource+0x70>
 8003ba8:	2b10      	cmp	r3, #16
 8003baa:	d073      	beq.n	8003c94 <HAL_TIM_ConfigClockSource+0x144>
 8003bac:	2b10      	cmp	r3, #16
 8003bae:	d802      	bhi.n	8003bb6 <HAL_TIM_ConfigClockSource+0x66>
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d06f      	beq.n	8003c94 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003bb4:	e078      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003bb6:	2b20      	cmp	r3, #32
 8003bb8:	d06c      	beq.n	8003c94 <HAL_TIM_ConfigClockSource+0x144>
 8003bba:	2b30      	cmp	r3, #48	; 0x30
 8003bbc:	d06a      	beq.n	8003c94 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8003bbe:	e073      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003bc0:	2b70      	cmp	r3, #112	; 0x70
 8003bc2:	d00d      	beq.n	8003be0 <HAL_TIM_ConfigClockSource+0x90>
 8003bc4:	2b70      	cmp	r3, #112	; 0x70
 8003bc6:	d804      	bhi.n	8003bd2 <HAL_TIM_ConfigClockSource+0x82>
 8003bc8:	2b50      	cmp	r3, #80	; 0x50
 8003bca:	d033      	beq.n	8003c34 <HAL_TIM_ConfigClockSource+0xe4>
 8003bcc:	2b60      	cmp	r3, #96	; 0x60
 8003bce:	d041      	beq.n	8003c54 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8003bd0:	e06a      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003bd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bd6:	d066      	beq.n	8003ca6 <HAL_TIM_ConfigClockSource+0x156>
 8003bd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bdc:	d017      	beq.n	8003c0e <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8003bde:	e063      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6818      	ldr	r0, [r3, #0]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	6899      	ldr	r1, [r3, #8]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	f000 fe0c 	bl	800480c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003c02:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	609a      	str	r2, [r3, #8]
      break;
 8003c0c:	e04c      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6818      	ldr	r0, [r3, #0]
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	6899      	ldr	r1, [r3, #8]
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	f000 fdf5 	bl	800480c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c30:	609a      	str	r2, [r3, #8]
      break;
 8003c32:	e039      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6818      	ldr	r0, [r3, #0]
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	6859      	ldr	r1, [r3, #4]
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	461a      	mov	r2, r3
 8003c42:	f000 fcb3 	bl	80045ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2150      	movs	r1, #80	; 0x50
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 fdc2 	bl	80047d6 <TIM_ITRx_SetConfig>
      break;
 8003c52:	e029      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6818      	ldr	r0, [r3, #0]
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	6859      	ldr	r1, [r3, #4]
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	461a      	mov	r2, r3
 8003c62:	f000 fd0f 	bl	8004684 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2160      	movs	r1, #96	; 0x60
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 fdb2 	bl	80047d6 <TIM_ITRx_SetConfig>
      break;
 8003c72:	e019      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6818      	ldr	r0, [r3, #0]
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	6859      	ldr	r1, [r3, #4]
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	461a      	mov	r2, r3
 8003c82:	f000 fc93 	bl	80045ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2140      	movs	r1, #64	; 0x40
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f000 fda2 	bl	80047d6 <TIM_ITRx_SetConfig>
      break;
 8003c92:	e009      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	4610      	mov	r0, r2
 8003ca0:	f000 fd99 	bl	80047d6 <TIM_ITRx_SetConfig>
        break;
 8003ca4:	e000      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8003ca6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	2b0c      	cmp	r3, #12
 8003cd6:	d831      	bhi.n	8003d3c <HAL_TIM_ReadCapturedValue+0x78>
 8003cd8:	a201      	add	r2, pc, #4	; (adr r2, 8003ce0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cde:	bf00      	nop
 8003ce0:	08003d15 	.word	0x08003d15
 8003ce4:	08003d3d 	.word	0x08003d3d
 8003ce8:	08003d3d 	.word	0x08003d3d
 8003cec:	08003d3d 	.word	0x08003d3d
 8003cf0:	08003d1f 	.word	0x08003d1f
 8003cf4:	08003d3d 	.word	0x08003d3d
 8003cf8:	08003d3d 	.word	0x08003d3d
 8003cfc:	08003d3d 	.word	0x08003d3d
 8003d00:	08003d29 	.word	0x08003d29
 8003d04:	08003d3d 	.word	0x08003d3d
 8003d08:	08003d3d 	.word	0x08003d3d
 8003d0c:	08003d3d 	.word	0x08003d3d
 8003d10:	08003d33 	.word	0x08003d33
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d1a:	60fb      	str	r3, [r7, #12]

      break;
 8003d1c:	e00f      	b.n	8003d3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d24:	60fb      	str	r3, [r7, #12]

      break;
 8003d26:	e00a      	b.n	8003d3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2e:	60fb      	str	r3, [r7, #12]

      break;
 8003d30:	e005      	b.n	8003d3e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d38:	60fb      	str	r3, [r7, #12]

      break;
 8003d3a:	e000      	b.n	8003d3e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003d3c:	bf00      	nop
  }

  return tmpreg;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
}
 8003d40:	4618      	mov	r0, r3
 8003d42:	3714      	adds	r7, #20
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b085      	sub	sp, #20
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a42      	ldr	r2, [pc, #264]	; (8003ea4 <TIM_Base_SetConfig+0x11c>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d013      	beq.n	8003dc8 <TIM_Base_SetConfig+0x40>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003da6:	d00f      	beq.n	8003dc8 <TIM_Base_SetConfig+0x40>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a3f      	ldr	r2, [pc, #252]	; (8003ea8 <TIM_Base_SetConfig+0x120>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d00b      	beq.n	8003dc8 <TIM_Base_SetConfig+0x40>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a3e      	ldr	r2, [pc, #248]	; (8003eac <TIM_Base_SetConfig+0x124>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d007      	beq.n	8003dc8 <TIM_Base_SetConfig+0x40>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a3d      	ldr	r2, [pc, #244]	; (8003eb0 <TIM_Base_SetConfig+0x128>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d003      	beq.n	8003dc8 <TIM_Base_SetConfig+0x40>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a3c      	ldr	r2, [pc, #240]	; (8003eb4 <TIM_Base_SetConfig+0x12c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d108      	bne.n	8003dda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a31      	ldr	r2, [pc, #196]	; (8003ea4 <TIM_Base_SetConfig+0x11c>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d01f      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003de8:	d01b      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a2e      	ldr	r2, [pc, #184]	; (8003ea8 <TIM_Base_SetConfig+0x120>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d017      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a2d      	ldr	r2, [pc, #180]	; (8003eac <TIM_Base_SetConfig+0x124>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d013      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a2c      	ldr	r2, [pc, #176]	; (8003eb0 <TIM_Base_SetConfig+0x128>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d00f      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a2c      	ldr	r2, [pc, #176]	; (8003eb8 <TIM_Base_SetConfig+0x130>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00b      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a2b      	ldr	r2, [pc, #172]	; (8003ebc <TIM_Base_SetConfig+0x134>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d007      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a2a      	ldr	r2, [pc, #168]	; (8003ec0 <TIM_Base_SetConfig+0x138>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d003      	beq.n	8003e22 <TIM_Base_SetConfig+0x9a>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a25      	ldr	r2, [pc, #148]	; (8003eb4 <TIM_Base_SetConfig+0x12c>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d108      	bne.n	8003e34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	4313      	orrs	r3, r2
 8003e32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	695b      	ldr	r3, [r3, #20]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	4a12      	ldr	r2, [pc, #72]	; (8003ea4 <TIM_Base_SetConfig+0x11c>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d013      	beq.n	8003e88 <TIM_Base_SetConfig+0x100>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <TIM_Base_SetConfig+0x128>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d00f      	beq.n	8003e88 <TIM_Base_SetConfig+0x100>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a13      	ldr	r2, [pc, #76]	; (8003eb8 <TIM_Base_SetConfig+0x130>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d00b      	beq.n	8003e88 <TIM_Base_SetConfig+0x100>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a12      	ldr	r2, [pc, #72]	; (8003ebc <TIM_Base_SetConfig+0x134>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d007      	beq.n	8003e88 <TIM_Base_SetConfig+0x100>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a11      	ldr	r2, [pc, #68]	; (8003ec0 <TIM_Base_SetConfig+0x138>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d003      	beq.n	8003e88 <TIM_Base_SetConfig+0x100>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a0c      	ldr	r2, [pc, #48]	; (8003eb4 <TIM_Base_SetConfig+0x12c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d103      	bne.n	8003e90 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	615a      	str	r2, [r3, #20]
}
 8003e96:	bf00      	nop
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	40012c00 	.word	0x40012c00
 8003ea8:	40000400 	.word	0x40000400
 8003eac:	40000800 	.word	0x40000800
 8003eb0:	40013400 	.word	0x40013400
 8003eb4:	40015000 	.word	0x40015000
 8003eb8:	40014000 	.word	0x40014000
 8003ebc:	40014400 	.word	0x40014400
 8003ec0:	40014800 	.word	0x40014800

08003ec4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	f023 0201 	bic.w	r2, r3, #1
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f023 0303 	bic.w	r3, r3, #3
 8003efe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68fa      	ldr	r2, [r7, #12]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f023 0302 	bic.w	r3, r3, #2
 8003f10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	4a30      	ldr	r2, [pc, #192]	; (8003fe0 <TIM_OC1_SetConfig+0x11c>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d013      	beq.n	8003f4c <TIM_OC1_SetConfig+0x88>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	4a2f      	ldr	r2, [pc, #188]	; (8003fe4 <TIM_OC1_SetConfig+0x120>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d00f      	beq.n	8003f4c <TIM_OC1_SetConfig+0x88>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4a2e      	ldr	r2, [pc, #184]	; (8003fe8 <TIM_OC1_SetConfig+0x124>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d00b      	beq.n	8003f4c <TIM_OC1_SetConfig+0x88>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	4a2d      	ldr	r2, [pc, #180]	; (8003fec <TIM_OC1_SetConfig+0x128>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d007      	beq.n	8003f4c <TIM_OC1_SetConfig+0x88>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a2c      	ldr	r2, [pc, #176]	; (8003ff0 <TIM_OC1_SetConfig+0x12c>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d003      	beq.n	8003f4c <TIM_OC1_SetConfig+0x88>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	4a2b      	ldr	r2, [pc, #172]	; (8003ff4 <TIM_OC1_SetConfig+0x130>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d10c      	bne.n	8003f66 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	f023 0308 	bic.w	r3, r3, #8
 8003f52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	697a      	ldr	r2, [r7, #20]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	f023 0304 	bic.w	r3, r3, #4
 8003f64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a1d      	ldr	r2, [pc, #116]	; (8003fe0 <TIM_OC1_SetConfig+0x11c>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d013      	beq.n	8003f96 <TIM_OC1_SetConfig+0xd2>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a1c      	ldr	r2, [pc, #112]	; (8003fe4 <TIM_OC1_SetConfig+0x120>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d00f      	beq.n	8003f96 <TIM_OC1_SetConfig+0xd2>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a1b      	ldr	r2, [pc, #108]	; (8003fe8 <TIM_OC1_SetConfig+0x124>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d00b      	beq.n	8003f96 <TIM_OC1_SetConfig+0xd2>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a1a      	ldr	r2, [pc, #104]	; (8003fec <TIM_OC1_SetConfig+0x128>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d007      	beq.n	8003f96 <TIM_OC1_SetConfig+0xd2>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a19      	ldr	r2, [pc, #100]	; (8003ff0 <TIM_OC1_SetConfig+0x12c>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d003      	beq.n	8003f96 <TIM_OC1_SetConfig+0xd2>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a18      	ldr	r2, [pc, #96]	; (8003ff4 <TIM_OC1_SetConfig+0x130>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d111      	bne.n	8003fba <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	693a      	ldr	r2, [r7, #16]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	697a      	ldr	r2, [r7, #20]
 8003fd2:	621a      	str	r2, [r3, #32]
}
 8003fd4:	bf00      	nop
 8003fd6:	371c      	adds	r7, #28
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr
 8003fe0:	40012c00 	.word	0x40012c00
 8003fe4:	40013400 	.word	0x40013400
 8003fe8:	40014000 	.word	0x40014000
 8003fec:	40014400 	.word	0x40014400
 8003ff0:	40014800 	.word	0x40014800
 8003ff4:	40015000 	.word	0x40015000

08003ff8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b087      	sub	sp, #28
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	f023 0210 	bic.w	r2, r3, #16
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a1b      	ldr	r3, [r3, #32]
 8004012:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800402a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	021b      	lsls	r3, r3, #8
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4313      	orrs	r3, r2
 800403e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f023 0320 	bic.w	r3, r3, #32
 8004046:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	011b      	lsls	r3, r3, #4
 800404e:	697a      	ldr	r2, [r7, #20]
 8004050:	4313      	orrs	r3, r2
 8004052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	4a2c      	ldr	r2, [pc, #176]	; (8004108 <TIM_OC2_SetConfig+0x110>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d007      	beq.n	800406c <TIM_OC2_SetConfig+0x74>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a2b      	ldr	r2, [pc, #172]	; (800410c <TIM_OC2_SetConfig+0x114>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d003      	beq.n	800406c <TIM_OC2_SetConfig+0x74>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a2a      	ldr	r2, [pc, #168]	; (8004110 <TIM_OC2_SetConfig+0x118>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d10d      	bne.n	8004088 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004072:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004086:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a1f      	ldr	r2, [pc, #124]	; (8004108 <TIM_OC2_SetConfig+0x110>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d013      	beq.n	80040b8 <TIM_OC2_SetConfig+0xc0>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a1e      	ldr	r2, [pc, #120]	; (800410c <TIM_OC2_SetConfig+0x114>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d00f      	beq.n	80040b8 <TIM_OC2_SetConfig+0xc0>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a1e      	ldr	r2, [pc, #120]	; (8004114 <TIM_OC2_SetConfig+0x11c>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d00b      	beq.n	80040b8 <TIM_OC2_SetConfig+0xc0>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a1d      	ldr	r2, [pc, #116]	; (8004118 <TIM_OC2_SetConfig+0x120>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d007      	beq.n	80040b8 <TIM_OC2_SetConfig+0xc0>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a1c      	ldr	r2, [pc, #112]	; (800411c <TIM_OC2_SetConfig+0x124>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d003      	beq.n	80040b8 <TIM_OC2_SetConfig+0xc0>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a17      	ldr	r2, [pc, #92]	; (8004110 <TIM_OC2_SetConfig+0x118>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d113      	bne.n	80040e0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040be:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040c6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	697a      	ldr	r2, [r7, #20]
 80040f8:	621a      	str	r2, [r3, #32]
}
 80040fa:	bf00      	nop
 80040fc:	371c      	adds	r7, #28
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	40012c00 	.word	0x40012c00
 800410c:	40013400 	.word	0x40013400
 8004110:	40015000 	.word	0x40015000
 8004114:	40014000 	.word	0x40014000
 8004118:	40014400 	.word	0x40014400
 800411c:	40014800 	.word	0x40014800

08004120 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004120:	b480      	push	{r7}
 8004122:	b087      	sub	sp, #28
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a1b      	ldr	r3, [r3, #32]
 800412e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800414e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f023 0303 	bic.w	r3, r3, #3
 800415a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	68fa      	ldr	r2, [r7, #12]
 8004162:	4313      	orrs	r3, r2
 8004164:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800416c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	021b      	lsls	r3, r3, #8
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	4313      	orrs	r3, r2
 8004178:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a2b      	ldr	r2, [pc, #172]	; (800422c <TIM_OC3_SetConfig+0x10c>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d007      	beq.n	8004192 <TIM_OC3_SetConfig+0x72>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a2a      	ldr	r2, [pc, #168]	; (8004230 <TIM_OC3_SetConfig+0x110>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d003      	beq.n	8004192 <TIM_OC3_SetConfig+0x72>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a29      	ldr	r2, [pc, #164]	; (8004234 <TIM_OC3_SetConfig+0x114>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d10d      	bne.n	80041ae <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004198:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	021b      	lsls	r3, r3, #8
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041ac:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a1e      	ldr	r2, [pc, #120]	; (800422c <TIM_OC3_SetConfig+0x10c>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d013      	beq.n	80041de <TIM_OC3_SetConfig+0xbe>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a1d      	ldr	r2, [pc, #116]	; (8004230 <TIM_OC3_SetConfig+0x110>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d00f      	beq.n	80041de <TIM_OC3_SetConfig+0xbe>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a1d      	ldr	r2, [pc, #116]	; (8004238 <TIM_OC3_SetConfig+0x118>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d00b      	beq.n	80041de <TIM_OC3_SetConfig+0xbe>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a1c      	ldr	r2, [pc, #112]	; (800423c <TIM_OC3_SetConfig+0x11c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d007      	beq.n	80041de <TIM_OC3_SetConfig+0xbe>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a1b      	ldr	r2, [pc, #108]	; (8004240 <TIM_OC3_SetConfig+0x120>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d003      	beq.n	80041de <TIM_OC3_SetConfig+0xbe>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a16      	ldr	r2, [pc, #88]	; (8004234 <TIM_OC3_SetConfig+0x114>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d113      	bne.n	8004206 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80041e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	011b      	lsls	r3, r3, #4
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	011b      	lsls	r3, r3, #4
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4313      	orrs	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685a      	ldr	r2, [r3, #4]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	621a      	str	r2, [r3, #32]
}
 8004220:	bf00      	nop
 8004222:	371c      	adds	r7, #28
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	40012c00 	.word	0x40012c00
 8004230:	40013400 	.word	0x40013400
 8004234:	40015000 	.word	0x40015000
 8004238:	40014000 	.word	0x40014000
 800423c:	40014400 	.word	0x40014400
 8004240:	40014800 	.word	0x40014800

08004244 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a1b      	ldr	r3, [r3, #32]
 800425e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004272:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004276:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800427e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	021b      	lsls	r3, r3, #8
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	4313      	orrs	r3, r2
 800428a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004292:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	031b      	lsls	r3, r3, #12
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	4313      	orrs	r3, r2
 800429e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a1a      	ldr	r2, [pc, #104]	; (800430c <TIM_OC4_SetConfig+0xc8>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d013      	beq.n	80042d0 <TIM_OC4_SetConfig+0x8c>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a19      	ldr	r2, [pc, #100]	; (8004310 <TIM_OC4_SetConfig+0xcc>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00f      	beq.n	80042d0 <TIM_OC4_SetConfig+0x8c>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a18      	ldr	r2, [pc, #96]	; (8004314 <TIM_OC4_SetConfig+0xd0>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d00b      	beq.n	80042d0 <TIM_OC4_SetConfig+0x8c>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a17      	ldr	r2, [pc, #92]	; (8004318 <TIM_OC4_SetConfig+0xd4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d007      	beq.n	80042d0 <TIM_OC4_SetConfig+0x8c>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a16      	ldr	r2, [pc, #88]	; (800431c <TIM_OC4_SetConfig+0xd8>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d003      	beq.n	80042d0 <TIM_OC4_SetConfig+0x8c>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a15      	ldr	r2, [pc, #84]	; (8004320 <TIM_OC4_SetConfig+0xdc>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d109      	bne.n	80042e4 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	695b      	ldr	r3, [r3, #20]
 80042dc:	019b      	lsls	r3, r3, #6
 80042de:	697a      	ldr	r2, [r7, #20]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	697a      	ldr	r2, [r7, #20]
 80042e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685a      	ldr	r2, [r3, #4]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	621a      	str	r2, [r3, #32]
}
 80042fe:	bf00      	nop
 8004300:	371c      	adds	r7, #28
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40012c00 	.word	0x40012c00
 8004310:	40013400 	.word	0x40013400
 8004314:	40014000 	.word	0x40014000
 8004318:	40014400 	.word	0x40014400
 800431c:	40014800 	.word	0x40014800
 8004320:	40015000 	.word	0x40015000

08004324 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004356:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	4313      	orrs	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004368:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	041b      	lsls	r3, r3, #16
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	4313      	orrs	r3, r2
 8004374:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a19      	ldr	r2, [pc, #100]	; (80043e0 <TIM_OC5_SetConfig+0xbc>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d013      	beq.n	80043a6 <TIM_OC5_SetConfig+0x82>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a18      	ldr	r2, [pc, #96]	; (80043e4 <TIM_OC5_SetConfig+0xc0>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d00f      	beq.n	80043a6 <TIM_OC5_SetConfig+0x82>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a17      	ldr	r2, [pc, #92]	; (80043e8 <TIM_OC5_SetConfig+0xc4>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d00b      	beq.n	80043a6 <TIM_OC5_SetConfig+0x82>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a16      	ldr	r2, [pc, #88]	; (80043ec <TIM_OC5_SetConfig+0xc8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d007      	beq.n	80043a6 <TIM_OC5_SetConfig+0x82>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a15      	ldr	r2, [pc, #84]	; (80043f0 <TIM_OC5_SetConfig+0xcc>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d003      	beq.n	80043a6 <TIM_OC5_SetConfig+0x82>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a14      	ldr	r2, [pc, #80]	; (80043f4 <TIM_OC5_SetConfig+0xd0>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d109      	bne.n	80043ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80043a6:	697b      	ldr	r3, [r7, #20]
 80043a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	021b      	lsls	r3, r3, #8
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	697a      	ldr	r2, [r7, #20]
 80043be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	693a      	ldr	r2, [r7, #16]
 80043d2:	621a      	str	r2, [r3, #32]
}
 80043d4:	bf00      	nop
 80043d6:	371c      	adds	r7, #28
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr
 80043e0:	40012c00 	.word	0x40012c00
 80043e4:	40013400 	.word	0x40013400
 80043e8:	40014000 	.word	0x40014000
 80043ec:	40014400 	.word	0x40014400
 80043f0:	40014800 	.word	0x40014800
 80043f4:	40015000 	.word	0x40015000

080043f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800441e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004426:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800442a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	021b      	lsls	r3, r3, #8
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	4313      	orrs	r3, r2
 8004436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800443e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	051b      	lsls	r3, r3, #20
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	4313      	orrs	r3, r2
 800444a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a1a      	ldr	r2, [pc, #104]	; (80044b8 <TIM_OC6_SetConfig+0xc0>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d013      	beq.n	800447c <TIM_OC6_SetConfig+0x84>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	4a19      	ldr	r2, [pc, #100]	; (80044bc <TIM_OC6_SetConfig+0xc4>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d00f      	beq.n	800447c <TIM_OC6_SetConfig+0x84>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4a18      	ldr	r2, [pc, #96]	; (80044c0 <TIM_OC6_SetConfig+0xc8>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d00b      	beq.n	800447c <TIM_OC6_SetConfig+0x84>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4a17      	ldr	r2, [pc, #92]	; (80044c4 <TIM_OC6_SetConfig+0xcc>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d007      	beq.n	800447c <TIM_OC6_SetConfig+0x84>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a16      	ldr	r2, [pc, #88]	; (80044c8 <TIM_OC6_SetConfig+0xd0>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d003      	beq.n	800447c <TIM_OC6_SetConfig+0x84>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	4a15      	ldr	r2, [pc, #84]	; (80044cc <TIM_OC6_SetConfig+0xd4>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d109      	bne.n	8004490 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004482:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	695b      	ldr	r3, [r3, #20]
 8004488:	029b      	lsls	r3, r3, #10
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	621a      	str	r2, [r3, #32]
}
 80044aa:	bf00      	nop
 80044ac:	371c      	adds	r7, #28
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	40012c00 	.word	0x40012c00
 80044bc:	40013400 	.word	0x40013400
 80044c0:	40014000 	.word	0x40014000
 80044c4:	40014400 	.word	0x40014400
 80044c8:	40014800 	.word	0x40014800
 80044cc:	40015000 	.word	0x40015000

080044d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b087      	sub	sp, #28
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
 80044dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	f023 0201 	bic.w	r2, r3, #1
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	4a26      	ldr	r2, [pc, #152]	; (8004594 <TIM_TI1_SetConfig+0xc4>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d017      	beq.n	800452e <TIM_TI1_SetConfig+0x5e>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004504:	d013      	beq.n	800452e <TIM_TI1_SetConfig+0x5e>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	4a23      	ldr	r2, [pc, #140]	; (8004598 <TIM_TI1_SetConfig+0xc8>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d00f      	beq.n	800452e <TIM_TI1_SetConfig+0x5e>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	4a22      	ldr	r2, [pc, #136]	; (800459c <TIM_TI1_SetConfig+0xcc>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00b      	beq.n	800452e <TIM_TI1_SetConfig+0x5e>
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	4a21      	ldr	r2, [pc, #132]	; (80045a0 <TIM_TI1_SetConfig+0xd0>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d007      	beq.n	800452e <TIM_TI1_SetConfig+0x5e>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	4a20      	ldr	r2, [pc, #128]	; (80045a4 <TIM_TI1_SetConfig+0xd4>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d003      	beq.n	800452e <TIM_TI1_SetConfig+0x5e>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	4a1f      	ldr	r2, [pc, #124]	; (80045a8 <TIM_TI1_SetConfig+0xd8>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d101      	bne.n	8004532 <TIM_TI1_SetConfig+0x62>
 800452e:	2301      	movs	r3, #1
 8004530:	e000      	b.n	8004534 <TIM_TI1_SetConfig+0x64>
 8004532:	2300      	movs	r3, #0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d008      	beq.n	800454a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	f023 0303 	bic.w	r3, r3, #3
 800453e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004540:	697a      	ldr	r2, [r7, #20]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4313      	orrs	r3, r2
 8004546:	617b      	str	r3, [r7, #20]
 8004548:	e003      	b.n	8004552 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f043 0301 	orr.w	r3, r3, #1
 8004550:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004558:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	b2db      	uxtb	r3, r3
 8004560:	697a      	ldr	r2, [r7, #20]
 8004562:	4313      	orrs	r3, r2
 8004564:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f023 030a 	bic.w	r3, r3, #10
 800456c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800456e:	68bb      	ldr	r3, [r7, #8]
 8004570:	f003 030a 	and.w	r3, r3, #10
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	4313      	orrs	r3, r2
 8004578:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	697a      	ldr	r2, [r7, #20]
 800457e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	621a      	str	r2, [r3, #32]
}
 8004586:	bf00      	nop
 8004588:	371c      	adds	r7, #28
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	40012c00 	.word	0x40012c00
 8004598:	40000400 	.word	0x40000400
 800459c:	40000800 	.word	0x40000800
 80045a0:	40013400 	.word	0x40013400
 80045a4:	40014000 	.word	0x40014000
 80045a8:	40015000 	.word	0x40015000

080045ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b087      	sub	sp, #28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	f023 0201 	bic.w	r2, r3, #1
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	011b      	lsls	r3, r3, #4
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4313      	orrs	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	f023 030a 	bic.w	r3, r3, #10
 80045e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045ea:	697a      	ldr	r2, [r7, #20]
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	621a      	str	r2, [r3, #32]
}
 80045fe:	bf00      	nop
 8004600:	371c      	adds	r7, #28
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr

0800460a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800460a:	b480      	push	{r7}
 800460c:	b087      	sub	sp, #28
 800460e:	af00      	add	r7, sp, #0
 8004610:	60f8      	str	r0, [r7, #12]
 8004612:	60b9      	str	r1, [r7, #8]
 8004614:	607a      	str	r2, [r7, #4]
 8004616:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	f023 0210 	bic.w	r2, r3, #16
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004636:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	021b      	lsls	r3, r3, #8
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	4313      	orrs	r3, r2
 8004640:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004648:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	031b      	lsls	r3, r3, #12
 800464e:	b29b      	uxth	r3, r3
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	4313      	orrs	r3, r2
 8004654:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800465c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	011b      	lsls	r3, r3, #4
 8004662:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004666:	693a      	ldr	r2, [r7, #16]
 8004668:	4313      	orrs	r3, r2
 800466a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	697a      	ldr	r2, [r7, #20]
 8004670:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	621a      	str	r2, [r3, #32]
}
 8004678:	bf00      	nop
 800467a:	371c      	adds	r7, #28
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004684:	b480      	push	{r7}
 8004686:	b087      	sub	sp, #28
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	f023 0210 	bic.w	r2, r3, #16
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	031b      	lsls	r3, r3, #12
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	011b      	lsls	r3, r3, #4
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	693a      	ldr	r2, [r7, #16]
 80046d6:	621a      	str	r2, [r3, #32]
}
 80046d8:	bf00      	nop
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b087      	sub	sp, #28
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6a1b      	ldr	r3, [r3, #32]
 8004708:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f023 0303 	bic.w	r3, r3, #3
 8004710:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4313      	orrs	r3, r2
 8004718:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004720:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	011b      	lsls	r3, r3, #4
 8004726:	b2db      	uxtb	r3, r3
 8004728:	697a      	ldr	r2, [r7, #20]
 800472a:	4313      	orrs	r3, r2
 800472c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004734:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	021b      	lsls	r3, r3, #8
 800473a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	621a      	str	r2, [r3, #32]
}
 8004750:	bf00      	nop
 8004752:	371c      	adds	r7, #28
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800475c:	b480      	push	{r7}
 800475e:	b087      	sub	sp, #28
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
 8004768:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	69db      	ldr	r3, [r3, #28]
 800477a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004788:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	021b      	lsls	r3, r3, #8
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	4313      	orrs	r3, r2
 8004792:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800479a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	031b      	lsls	r3, r3, #12
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	4313      	orrs	r3, r2
 80047a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80047ae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	031b      	lsls	r3, r3, #12
 80047b4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	697a      	ldr	r2, [r7, #20]
 80047c2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	621a      	str	r2, [r3, #32]
}
 80047ca:	bf00      	nop
 80047cc:	371c      	adds	r7, #28
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr

080047d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047d6:	b480      	push	{r7}
 80047d8:	b085      	sub	sp, #20
 80047da:	af00      	add	r7, sp, #0
 80047dc:	6078      	str	r0, [r7, #4]
 80047de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f043 0307 	orr.w	r3, r3, #7
 80047f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	609a      	str	r2, [r3, #8]
}
 8004800:	bf00      	nop
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]
 8004818:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004826:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	021a      	lsls	r2, r3, #8
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	431a      	orrs	r2, r3
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	4313      	orrs	r3, r2
 8004834:	697a      	ldr	r2, [r7, #20]
 8004836:	4313      	orrs	r3, r2
 8004838:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	697a      	ldr	r2, [r7, #20]
 800483e:	609a      	str	r2, [r3, #8]
}
 8004840:	bf00      	nop
 8004842:	371c      	adds	r7, #28
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800484c:	b480      	push	{r7}
 800484e:	b087      	sub	sp, #28
 8004850:	af00      	add	r7, sp, #0
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f003 031f 	and.w	r3, r3, #31
 800485e:	2201      	movs	r2, #1
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1a      	ldr	r2, [r3, #32]
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	43db      	mvns	r3, r3
 800486e:	401a      	ands	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a1a      	ldr	r2, [r3, #32]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	f003 031f 	and.w	r3, r3, #31
 800487e:	6879      	ldr	r1, [r7, #4]
 8004880:	fa01 f303 	lsl.w	r3, r1, r3
 8004884:	431a      	orrs	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	621a      	str	r2, [r3, #32]
}
 800488a:	bf00      	nop
 800488c:	371c      	adds	r7, #28
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
	...

08004898 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d101      	bne.n	80048b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048ac:	2302      	movs	r3, #2
 80048ae:	e06d      	b.n	800498c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2202      	movs	r2, #2
 80048bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a30      	ldr	r2, [pc, #192]	; (8004998 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d009      	beq.n	80048ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a2f      	ldr	r2, [pc, #188]	; (800499c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d004      	beq.n	80048ee <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a2d      	ldr	r2, [pc, #180]	; (80049a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d108      	bne.n	8004900 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80048f4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004906:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68fa      	ldr	r2, [r7, #12]
 800490e:	4313      	orrs	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	68fa      	ldr	r2, [r7, #12]
 8004918:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a1e      	ldr	r2, [pc, #120]	; (8004998 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d01d      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800492c:	d018      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a1c      	ldr	r2, [pc, #112]	; (80049a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d013      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a1a      	ldr	r2, [pc, #104]	; (80049a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d00e      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a15      	ldr	r2, [pc, #84]	; (800499c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d009      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a16      	ldr	r2, [pc, #88]	; (80049ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d004      	beq.n	8004960 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a11      	ldr	r2, [pc, #68]	; (80049a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d10c      	bne.n	800497a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004966:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	4313      	orrs	r3, r2
 8004970:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2201      	movs	r2, #1
 800497e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3714      	adds	r7, #20
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	40012c00 	.word	0x40012c00
 800499c:	40013400 	.word	0x40013400
 80049a0:	40015000 	.word	0x40015000
 80049a4:	40000400 	.word	0x40000400
 80049a8:	40000800 	.word	0x40000800
 80049ac:	40014000 	.word	0x40014000

080049b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e040      	b.n	8004a80 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d106      	bne.n	8004a14 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fc f9d0 	bl	8000db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2224      	movs	r2, #36	; 0x24
 8004a18:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f022 0201 	bic.w	r2, r2, #1
 8004a28:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f8c0 	bl	8004bb0 <UART_SetConfig>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e022      	b.n	8004a80 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 fa88 	bl	8004f58 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685a      	ldr	r2, [r3, #4]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	689a      	ldr	r2, [r3, #8]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f042 0201 	orr.w	r2, r2, #1
 8004a76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 fb0f 	bl	800509c <UART_CheckIdleState>
 8004a7e:	4603      	mov	r3, r0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3708      	adds	r7, #8
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08a      	sub	sp, #40	; 0x28
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	603b      	str	r3, [r7, #0]
 8004a94:	4613      	mov	r3, r2
 8004a96:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a9c:	2b20      	cmp	r3, #32
 8004a9e:	f040 8082 	bne.w	8004ba6 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d002      	beq.n	8004aae <HAL_UART_Transmit+0x26>
 8004aa8:	88fb      	ldrh	r3, [r7, #6]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e07a      	b.n	8004ba8 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d101      	bne.n	8004ac0 <HAL_UART_Transmit+0x38>
 8004abc:	2302      	movs	r3, #2
 8004abe:	e073      	b.n	8004ba8 <HAL_UART_Transmit+0x120>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2221      	movs	r2, #33	; 0x21
 8004ad4:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ad6:	f7fc faa3 	bl	8001020 <HAL_GetTick>
 8004ada:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	88fa      	ldrh	r2, [r7, #6]
 8004ae0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	88fa      	ldrh	r2, [r7, #6]
 8004ae8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004af4:	d108      	bne.n	8004b08 <HAL_UART_Transmit+0x80>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d104      	bne.n	8004b08 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	61bb      	str	r3, [r7, #24]
 8004b06:	e003      	b.n	8004b10 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004b18:	e02d      	b.n	8004b76 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2200      	movs	r2, #0
 8004b22:	2180      	movs	r1, #128	; 0x80
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 fb02 	bl	800512e <UART_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d001      	beq.n	8004b34 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e039      	b.n	8004ba8 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10b      	bne.n	8004b52 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	881a      	ldrh	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b46:	b292      	uxth	r2, r2
 8004b48:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	3302      	adds	r3, #2
 8004b4e:	61bb      	str	r3, [r7, #24]
 8004b50:	e008      	b.n	8004b64 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	781a      	ldrb	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	b292      	uxth	r2, r2
 8004b5c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	3301      	adds	r3, #1
 8004b62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	3b01      	subs	r3, #1
 8004b6e:	b29a      	uxth	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1cb      	bne.n	8004b1a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	9300      	str	r3, [sp, #0]
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	2140      	movs	r1, #64	; 0x40
 8004b8c:	68f8      	ldr	r0, [r7, #12]
 8004b8e:	f000 face 	bl	800512e <UART_WaitOnFlagUntilTimeout>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d001      	beq.n	8004b9c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e005      	b.n	8004ba8 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2220      	movs	r2, #32
 8004ba0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e000      	b.n	8004ba8 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004ba6:	2302      	movs	r3, #2
  }
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3720      	adds	r7, #32
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b088      	sub	sp, #32
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689a      	ldr	r2, [r3, #8]
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	431a      	orrs	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	69db      	ldr	r3, [r3, #28]
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	4baa      	ldr	r3, [pc, #680]	; (8004e84 <UART_SetConfig+0x2d4>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6812      	ldr	r2, [r2, #0]
 8004be2:	6979      	ldr	r1, [r7, #20]
 8004be4:	430b      	orrs	r3, r1
 8004be6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	68da      	ldr	r2, [r3, #12]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	699b      	ldr	r3, [r3, #24]
 8004c02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	697a      	ldr	r2, [r7, #20]
 8004c1e:	430a      	orrs	r2, r1
 8004c20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a98      	ldr	r2, [pc, #608]	; (8004e88 <UART_SetConfig+0x2d8>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d121      	bne.n	8004c70 <UART_SetConfig+0xc0>
 8004c2c:	4b97      	ldr	r3, [pc, #604]	; (8004e8c <UART_SetConfig+0x2dc>)
 8004c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c30:	f003 0303 	and.w	r3, r3, #3
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	d817      	bhi.n	8004c68 <UART_SetConfig+0xb8>
 8004c38:	a201      	add	r2, pc, #4	; (adr r2, 8004c40 <UART_SetConfig+0x90>)
 8004c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c3e:	bf00      	nop
 8004c40:	08004c51 	.word	0x08004c51
 8004c44:	08004c5d 	.word	0x08004c5d
 8004c48:	08004c63 	.word	0x08004c63
 8004c4c:	08004c57 	.word	0x08004c57
 8004c50:	2301      	movs	r3, #1
 8004c52:	77fb      	strb	r3, [r7, #31]
 8004c54:	e0b2      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004c56:	2302      	movs	r3, #2
 8004c58:	77fb      	strb	r3, [r7, #31]
 8004c5a:	e0af      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004c5c:	2304      	movs	r3, #4
 8004c5e:	77fb      	strb	r3, [r7, #31]
 8004c60:	e0ac      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004c62:	2308      	movs	r3, #8
 8004c64:	77fb      	strb	r3, [r7, #31]
 8004c66:	e0a9      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004c68:	2310      	movs	r3, #16
 8004c6a:	77fb      	strb	r3, [r7, #31]
 8004c6c:	bf00      	nop
 8004c6e:	e0a5      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a86      	ldr	r2, [pc, #536]	; (8004e90 <UART_SetConfig+0x2e0>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d123      	bne.n	8004cc2 <UART_SetConfig+0x112>
 8004c7a:	4b84      	ldr	r3, [pc, #528]	; (8004e8c <UART_SetConfig+0x2dc>)
 8004c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c7e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c86:	d012      	beq.n	8004cae <UART_SetConfig+0xfe>
 8004c88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c8c:	d802      	bhi.n	8004c94 <UART_SetConfig+0xe4>
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d007      	beq.n	8004ca2 <UART_SetConfig+0xf2>
 8004c92:	e012      	b.n	8004cba <UART_SetConfig+0x10a>
 8004c94:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c98:	d00c      	beq.n	8004cb4 <UART_SetConfig+0x104>
 8004c9a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c9e:	d003      	beq.n	8004ca8 <UART_SetConfig+0xf8>
 8004ca0:	e00b      	b.n	8004cba <UART_SetConfig+0x10a>
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	77fb      	strb	r3, [r7, #31]
 8004ca6:	e089      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004ca8:	2302      	movs	r3, #2
 8004caa:	77fb      	strb	r3, [r7, #31]
 8004cac:	e086      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004cae:	2304      	movs	r3, #4
 8004cb0:	77fb      	strb	r3, [r7, #31]
 8004cb2:	e083      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004cb4:	2308      	movs	r3, #8
 8004cb6:	77fb      	strb	r3, [r7, #31]
 8004cb8:	e080      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004cba:	2310      	movs	r3, #16
 8004cbc:	77fb      	strb	r3, [r7, #31]
 8004cbe:	bf00      	nop
 8004cc0:	e07c      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a73      	ldr	r2, [pc, #460]	; (8004e94 <UART_SetConfig+0x2e4>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d123      	bne.n	8004d14 <UART_SetConfig+0x164>
 8004ccc:	4b6f      	ldr	r3, [pc, #444]	; (8004e8c <UART_SetConfig+0x2dc>)
 8004cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004cd4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004cd8:	d012      	beq.n	8004d00 <UART_SetConfig+0x150>
 8004cda:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004cde:	d802      	bhi.n	8004ce6 <UART_SetConfig+0x136>
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d007      	beq.n	8004cf4 <UART_SetConfig+0x144>
 8004ce4:	e012      	b.n	8004d0c <UART_SetConfig+0x15c>
 8004ce6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004cea:	d00c      	beq.n	8004d06 <UART_SetConfig+0x156>
 8004cec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004cf0:	d003      	beq.n	8004cfa <UART_SetConfig+0x14a>
 8004cf2:	e00b      	b.n	8004d0c <UART_SetConfig+0x15c>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	77fb      	strb	r3, [r7, #31]
 8004cf8:	e060      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	77fb      	strb	r3, [r7, #31]
 8004cfe:	e05d      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d00:	2304      	movs	r3, #4
 8004d02:	77fb      	strb	r3, [r7, #31]
 8004d04:	e05a      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d06:	2308      	movs	r3, #8
 8004d08:	77fb      	strb	r3, [r7, #31]
 8004d0a:	e057      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d0c:	2310      	movs	r3, #16
 8004d0e:	77fb      	strb	r3, [r7, #31]
 8004d10:	bf00      	nop
 8004d12:	e053      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a5f      	ldr	r2, [pc, #380]	; (8004e98 <UART_SetConfig+0x2e8>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d123      	bne.n	8004d66 <UART_SetConfig+0x1b6>
 8004d1e:	4b5b      	ldr	r3, [pc, #364]	; (8004e8c <UART_SetConfig+0x2dc>)
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004d26:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d2a:	d012      	beq.n	8004d52 <UART_SetConfig+0x1a2>
 8004d2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d30:	d802      	bhi.n	8004d38 <UART_SetConfig+0x188>
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d007      	beq.n	8004d46 <UART_SetConfig+0x196>
 8004d36:	e012      	b.n	8004d5e <UART_SetConfig+0x1ae>
 8004d38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004d3c:	d00c      	beq.n	8004d58 <UART_SetConfig+0x1a8>
 8004d3e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004d42:	d003      	beq.n	8004d4c <UART_SetConfig+0x19c>
 8004d44:	e00b      	b.n	8004d5e <UART_SetConfig+0x1ae>
 8004d46:	2300      	movs	r3, #0
 8004d48:	77fb      	strb	r3, [r7, #31]
 8004d4a:	e037      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d4c:	2302      	movs	r3, #2
 8004d4e:	77fb      	strb	r3, [r7, #31]
 8004d50:	e034      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d52:	2304      	movs	r3, #4
 8004d54:	77fb      	strb	r3, [r7, #31]
 8004d56:	e031      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d58:	2308      	movs	r3, #8
 8004d5a:	77fb      	strb	r3, [r7, #31]
 8004d5c:	e02e      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d5e:	2310      	movs	r3, #16
 8004d60:	77fb      	strb	r3, [r7, #31]
 8004d62:	bf00      	nop
 8004d64:	e02a      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a4c      	ldr	r2, [pc, #304]	; (8004e9c <UART_SetConfig+0x2ec>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d123      	bne.n	8004db8 <UART_SetConfig+0x208>
 8004d70:	4b46      	ldr	r3, [pc, #280]	; (8004e8c <UART_SetConfig+0x2dc>)
 8004d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d74:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004d78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d7c:	d012      	beq.n	8004da4 <UART_SetConfig+0x1f4>
 8004d7e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d82:	d802      	bhi.n	8004d8a <UART_SetConfig+0x1da>
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d007      	beq.n	8004d98 <UART_SetConfig+0x1e8>
 8004d88:	e012      	b.n	8004db0 <UART_SetConfig+0x200>
 8004d8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d8e:	d00c      	beq.n	8004daa <UART_SetConfig+0x1fa>
 8004d90:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004d94:	d003      	beq.n	8004d9e <UART_SetConfig+0x1ee>
 8004d96:	e00b      	b.n	8004db0 <UART_SetConfig+0x200>
 8004d98:	2300      	movs	r3, #0
 8004d9a:	77fb      	strb	r3, [r7, #31]
 8004d9c:	e00e      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004d9e:	2302      	movs	r3, #2
 8004da0:	77fb      	strb	r3, [r7, #31]
 8004da2:	e00b      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004da4:	2304      	movs	r3, #4
 8004da6:	77fb      	strb	r3, [r7, #31]
 8004da8:	e008      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004daa:	2308      	movs	r3, #8
 8004dac:	77fb      	strb	r3, [r7, #31]
 8004dae:	e005      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004db0:	2310      	movs	r3, #16
 8004db2:	77fb      	strb	r3, [r7, #31]
 8004db4:	bf00      	nop
 8004db6:	e001      	b.n	8004dbc <UART_SetConfig+0x20c>
 8004db8:	2310      	movs	r3, #16
 8004dba:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004dc4:	d16e      	bne.n	8004ea4 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8004dc6:	7ffb      	ldrb	r3, [r7, #31]
 8004dc8:	2b08      	cmp	r3, #8
 8004dca:	d828      	bhi.n	8004e1e <UART_SetConfig+0x26e>
 8004dcc:	a201      	add	r2, pc, #4	; (adr r2, 8004dd4 <UART_SetConfig+0x224>)
 8004dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd2:	bf00      	nop
 8004dd4:	08004df9 	.word	0x08004df9
 8004dd8:	08004e01 	.word	0x08004e01
 8004ddc:	08004e09 	.word	0x08004e09
 8004de0:	08004e1f 	.word	0x08004e1f
 8004de4:	08004e0f 	.word	0x08004e0f
 8004de8:	08004e1f 	.word	0x08004e1f
 8004dec:	08004e1f 	.word	0x08004e1f
 8004df0:	08004e1f 	.word	0x08004e1f
 8004df4:	08004e17 	.word	0x08004e17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004df8:	f7fd fcdc 	bl	80027b4 <HAL_RCC_GetPCLK1Freq>
 8004dfc:	61b8      	str	r0, [r7, #24]
        break;
 8004dfe:	e013      	b.n	8004e28 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e00:	f7fd fcfa 	bl	80027f8 <HAL_RCC_GetPCLK2Freq>
 8004e04:	61b8      	str	r0, [r7, #24]
        break;
 8004e06:	e00f      	b.n	8004e28 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e08:	4b25      	ldr	r3, [pc, #148]	; (8004ea0 <UART_SetConfig+0x2f0>)
 8004e0a:	61bb      	str	r3, [r7, #24]
        break;
 8004e0c:	e00c      	b.n	8004e28 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e0e:	f7fd fc5b 	bl	80026c8 <HAL_RCC_GetSysClockFreq>
 8004e12:	61b8      	str	r0, [r7, #24]
        break;
 8004e14:	e008      	b.n	8004e28 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e1a:	61bb      	str	r3, [r7, #24]
        break;
 8004e1c:	e004      	b.n	8004e28 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	77bb      	strb	r3, [r7, #30]
        break;
 8004e26:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 8086 	beq.w	8004f3c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	005a      	lsls	r2, r3, #1
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	085b      	lsrs	r3, r3, #1
 8004e3a:	441a      	add	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	2b0f      	cmp	r3, #15
 8004e4c:	d916      	bls.n	8004e7c <UART_SetConfig+0x2cc>
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e54:	d212      	bcs.n	8004e7c <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	f023 030f 	bic.w	r3, r3, #15
 8004e5e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	085b      	lsrs	r3, r3, #1
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	89fb      	ldrh	r3, [r7, #14]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	89fa      	ldrh	r2, [r7, #14]
 8004e78:	60da      	str	r2, [r3, #12]
 8004e7a:	e05f      	b.n	8004f3c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	77bb      	strb	r3, [r7, #30]
 8004e80:	e05c      	b.n	8004f3c <UART_SetConfig+0x38c>
 8004e82:	bf00      	nop
 8004e84:	efff69f3 	.word	0xefff69f3
 8004e88:	40013800 	.word	0x40013800
 8004e8c:	40021000 	.word	0x40021000
 8004e90:	40004400 	.word	0x40004400
 8004e94:	40004800 	.word	0x40004800
 8004e98:	40004c00 	.word	0x40004c00
 8004e9c:	40005000 	.word	0x40005000
 8004ea0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ea4:	7ffb      	ldrb	r3, [r7, #31]
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d827      	bhi.n	8004efa <UART_SetConfig+0x34a>
 8004eaa:	a201      	add	r2, pc, #4	; (adr r2, 8004eb0 <UART_SetConfig+0x300>)
 8004eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb0:	08004ed5 	.word	0x08004ed5
 8004eb4:	08004edd 	.word	0x08004edd
 8004eb8:	08004ee5 	.word	0x08004ee5
 8004ebc:	08004efb 	.word	0x08004efb
 8004ec0:	08004eeb 	.word	0x08004eeb
 8004ec4:	08004efb 	.word	0x08004efb
 8004ec8:	08004efb 	.word	0x08004efb
 8004ecc:	08004efb 	.word	0x08004efb
 8004ed0:	08004ef3 	.word	0x08004ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ed4:	f7fd fc6e 	bl	80027b4 <HAL_RCC_GetPCLK1Freq>
 8004ed8:	61b8      	str	r0, [r7, #24]
        break;
 8004eda:	e013      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004edc:	f7fd fc8c 	bl	80027f8 <HAL_RCC_GetPCLK2Freq>
 8004ee0:	61b8      	str	r0, [r7, #24]
        break;
 8004ee2:	e00f      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ee4:	4b1b      	ldr	r3, [pc, #108]	; (8004f54 <UART_SetConfig+0x3a4>)
 8004ee6:	61bb      	str	r3, [r7, #24]
        break;
 8004ee8:	e00c      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eea:	f7fd fbed 	bl	80026c8 <HAL_RCC_GetSysClockFreq>
 8004eee:	61b8      	str	r0, [r7, #24]
        break;
 8004ef0:	e008      	b.n	8004f04 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ef2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ef6:	61bb      	str	r3, [r7, #24]
        break;
 8004ef8:	e004      	b.n	8004f04 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	77bb      	strb	r3, [r7, #30]
        break;
 8004f02:	bf00      	nop
    }

    if (pclk != 0U)
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d018      	beq.n	8004f3c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	085a      	lsrs	r2, r3, #1
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	441a      	add	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	2b0f      	cmp	r3, #15
 8004f24:	d908      	bls.n	8004f38 <UART_SetConfig+0x388>
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f2c:	d204      	bcs.n	8004f38 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	60da      	str	r2, [r3, #12]
 8004f36:	e001      	b.n	8004f3c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004f48:	7fbb      	ldrb	r3, [r7, #30]
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3720      	adds	r7, #32
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	007a1200 	.word	0x007a1200

08004f58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f64:	f003 0301 	and.w	r3, r3, #1
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00a      	beq.n	8004f82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f86:	f003 0302 	and.w	r3, r3, #2
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d00a      	beq.n	8004fa4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa8:	f003 0304 	and.w	r3, r3, #4
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d00a      	beq.n	8004fc6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fca:	f003 0308 	and.w	r3, r3, #8
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d00a      	beq.n	800500a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500e:	f003 0320 	and.w	r3, r3, #32
 8005012:	2b00      	cmp	r3, #0
 8005014:	d00a      	beq.n	800502c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	430a      	orrs	r2, r1
 800502a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005034:	2b00      	cmp	r3, #0
 8005036:	d01a      	beq.n	800506e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005052:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005056:	d10a      	bne.n	800506e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00a      	beq.n	8005090 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	605a      	str	r2, [r3, #4]
  }
}
 8005090:	bf00      	nop
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af02      	add	r7, sp, #8
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80050ac:	f7fb ffb8 	bl	8001020 <HAL_GetTick>
 80050b0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0308 	and.w	r3, r3, #8
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d10e      	bne.n	80050de <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050c4:	9300      	str	r3, [sp, #0]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f82d 	bl	800512e <UART_WaitOnFlagUntilTimeout>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d001      	beq.n	80050de <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e023      	b.n	8005126 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 0304 	and.w	r3, r3, #4
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d10e      	bne.n	800510a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2200      	movs	r2, #0
 80050f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f817 	bl	800512e <UART_WaitOnFlagUntilTimeout>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e00d      	b.n	8005126 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2220      	movs	r2, #32
 800510e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2220      	movs	r2, #32
 8005114:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}

0800512e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800512e:	b580      	push	{r7, lr}
 8005130:	b084      	sub	sp, #16
 8005132:	af00      	add	r7, sp, #0
 8005134:	60f8      	str	r0, [r7, #12]
 8005136:	60b9      	str	r1, [r7, #8]
 8005138:	603b      	str	r3, [r7, #0]
 800513a:	4613      	mov	r3, r2
 800513c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800513e:	e05e      	b.n	80051fe <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005146:	d05a      	beq.n	80051fe <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005148:	f7fb ff6a 	bl	8001020 <HAL_GetTick>
 800514c:	4602      	mov	r2, r0
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	1ad3      	subs	r3, r2, r3
 8005152:	69ba      	ldr	r2, [r7, #24]
 8005154:	429a      	cmp	r2, r3
 8005156:	d302      	bcc.n	800515e <UART_WaitOnFlagUntilTimeout+0x30>
 8005158:	69bb      	ldr	r3, [r7, #24]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d11b      	bne.n	8005196 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800516c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f022 0201 	bic.w	r2, r2, #1
 800517c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2220      	movs	r2, #32
 8005182:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2220      	movs	r2, #32
 8005188:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e043      	b.n	800521e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0304 	and.w	r3, r3, #4
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d02c      	beq.n	80051fe <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	69db      	ldr	r3, [r3, #28]
 80051aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051b2:	d124      	bne.n	80051fe <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80051bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80051cc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f022 0201 	bic.w	r2, r2, #1
 80051dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	2220      	movs	r2, #32
 80051e2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2220      	movs	r2, #32
 80051ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e00f      	b.n	800521e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	69da      	ldr	r2, [r3, #28]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	4013      	ands	r3, r2
 8005208:	68ba      	ldr	r2, [r7, #8]
 800520a:	429a      	cmp	r2, r3
 800520c:	bf0c      	ite	eq
 800520e:	2301      	moveq	r3, #1
 8005210:	2300      	movne	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	79fb      	ldrb	r3, [r7, #7]
 8005218:	429a      	cmp	r2, r3
 800521a:	d091      	beq.n	8005140 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}

08005226 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005226:	b480      	push	{r7}
 8005228:	b085      	sub	sp, #20
 800522a:	af00      	add	r7, sp, #0
 800522c:	4603      	mov	r3, r0
 800522e:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005230:	2300      	movs	r3, #0
 8005232:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005234:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005238:	2b84      	cmp	r3, #132	; 0x84
 800523a:	d005      	beq.n	8005248 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800523c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	4413      	add	r3, r2
 8005244:	3303      	adds	r3, #3
 8005246:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005248:	68fb      	ldr	r3, [r7, #12]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005256:	b480      	push	{r7}
 8005258:	b083      	sub	sp, #12
 800525a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800525c:	f3ef 8305 	mrs	r3, IPSR
 8005260:	607b      	str	r3, [r7, #4]
  return(result);
 8005262:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005264:	2b00      	cmp	r3, #0
 8005266:	bf14      	ite	ne
 8005268:	2301      	movne	r3, #1
 800526a:	2300      	moveq	r3, #0
 800526c:	b2db      	uxtb	r3, r3
}
 800526e:	4618      	mov	r0, r3
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800527e:	f001 fd25 	bl	8006ccc <vTaskStartScheduler>
  
  return osOK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	bd80      	pop	{r7, pc}

08005288 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800528a:	b089      	sub	sp, #36	; 0x24
 800528c:	af04      	add	r7, sp, #16
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d020      	beq.n	80052dc <osThreadCreate+0x54>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	699b      	ldr	r3, [r3, #24]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d01c      	beq.n	80052dc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685c      	ldr	r4, [r3, #4]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681d      	ldr	r5, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	691e      	ldr	r6, [r3, #16]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7ff ffb6 	bl	8005226 <makeFreeRtosPriority>
 80052ba:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	695b      	ldr	r3, [r3, #20]
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052c4:	9202      	str	r2, [sp, #8]
 80052c6:	9301      	str	r3, [sp, #4]
 80052c8:	9100      	str	r1, [sp, #0]
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	4632      	mov	r2, r6
 80052ce:	4629      	mov	r1, r5
 80052d0:	4620      	mov	r0, r4
 80052d2:	f001 fb40 	bl	8006956 <xTaskCreateStatic>
 80052d6:	4603      	mov	r3, r0
 80052d8:	60fb      	str	r3, [r7, #12]
 80052da:	e01c      	b.n	8005316 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685c      	ldr	r4, [r3, #4]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80052e8:	b29e      	uxth	r6, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff ff98 	bl	8005226 <makeFreeRtosPriority>
 80052f6:	4602      	mov	r2, r0
 80052f8:	f107 030c 	add.w	r3, r7, #12
 80052fc:	9301      	str	r3, [sp, #4]
 80052fe:	9200      	str	r2, [sp, #0]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	4632      	mov	r2, r6
 8005304:	4629      	mov	r1, r5
 8005306:	4620      	mov	r0, r4
 8005308:	f001 fb7e 	bl	8006a08 <xTaskCreate>
 800530c:	4603      	mov	r3, r0
 800530e:	2b01      	cmp	r3, #1
 8005310:	d001      	beq.n	8005316 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005312:	2300      	movs	r3, #0
 8005314:	e000      	b.n	8005318 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005316:	68fb      	ldr	r3, [r7, #12]
}
 8005318:	4618      	mov	r0, r3
 800531a:	3714      	adds	r7, #20
 800531c:	46bd      	mov	sp, r7
 800531e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005320 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <osDelay+0x16>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	e000      	b.n	8005338 <osDelay+0x18>
 8005336:	2301      	movs	r3, #1
 8005338:	4618      	mov	r0, r3
 800533a:	f001 fc93 	bl	8006c64 <vTaskDelay>
  
  return osOK;
 800533e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005340:	4618      	mov	r0, r3
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d007      	beq.n	8005368 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	4619      	mov	r1, r3
 800535e:	2001      	movs	r0, #1
 8005360:	f000 fd3c 	bl	8005ddc <xQueueCreateMutexStatic>
 8005364:	4603      	mov	r3, r0
 8005366:	e003      	b.n	8005370 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8005368:	2001      	movs	r0, #1
 800536a:	f000 fd1f 	bl	8005dac <xQueueCreateMutex>
 800536e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8005370:	4618      	mov	r0, r3
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af02      	add	r7, sp, #8
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d010      	beq.n	80053ac <osSemaphoreCreate+0x34>
    if (count == 1) {
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d10b      	bne.n	80053a8 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	2303      	movs	r3, #3
 8005396:	9300      	str	r3, [sp, #0]
 8005398:	4613      	mov	r3, r2
 800539a:	2200      	movs	r2, #0
 800539c:	2100      	movs	r1, #0
 800539e:	2001      	movs	r0, #1
 80053a0:	f000 fc1c 	bl	8005bdc <xQueueGenericCreateStatic>
 80053a4:	4603      	mov	r3, r0
 80053a6:	e016      	b.n	80053d6 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e014      	b.n	80053d6 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d110      	bne.n	80053d4 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 80053b2:	2203      	movs	r2, #3
 80053b4:	2100      	movs	r1, #0
 80053b6:	2001      	movs	r0, #1
 80053b8:	f000 fc82 	bl	8005cc0 <xQueueGenericCreate>
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d005      	beq.n	80053d0 <osSemaphoreCreate+0x58>
 80053c4:	2300      	movs	r3, #0
 80053c6:	2200      	movs	r2, #0
 80053c8:	2100      	movs	r1, #0
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f000 fd22 	bl	8005e14 <xQueueGenericSend>
      return sema;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	e000      	b.n	80053d6 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80053d4:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 80053ea:	2300      	movs	r3, #0
 80053ec:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d101      	bne.n	80053f8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80053f4:	2380      	movs	r3, #128	; 0x80
 80053f6:	e03a      	b.n	800546e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 80053f8:	2300      	movs	r3, #0
 80053fa:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005402:	d103      	bne.n	800540c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8005404:	f04f 33ff 	mov.w	r3, #4294967295
 8005408:	60fb      	str	r3, [r7, #12]
 800540a:	e009      	b.n	8005420 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d006      	beq.n	8005420 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d101      	bne.n	8005420 <osSemaphoreWait+0x40>
      ticks = 1;
 800541c:	2301      	movs	r3, #1
 800541e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005420:	f7ff ff19 	bl	8005256 <inHandlerMode>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d017      	beq.n	800545a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800542a:	f107 0308 	add.w	r3, r7, #8
 800542e:	461a      	mov	r2, r3
 8005430:	2100      	movs	r1, #0
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f001 f8ea 	bl	800660c <xQueueReceiveFromISR>
 8005438:	4603      	mov	r3, r0
 800543a:	2b01      	cmp	r3, #1
 800543c:	d001      	beq.n	8005442 <osSemaphoreWait+0x62>
      return osErrorOS;
 800543e:	23ff      	movs	r3, #255	; 0xff
 8005440:	e015      	b.n	800546e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d011      	beq.n	800546c <osSemaphoreWait+0x8c>
 8005448:	4b0b      	ldr	r3, [pc, #44]	; (8005478 <osSemaphoreWait+0x98>)
 800544a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800544e:	601a      	str	r2, [r3, #0]
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	f3bf 8f6f 	isb	sy
 8005458:	e008      	b.n	800546c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800545a:	68f9      	ldr	r1, [r7, #12]
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 ffcd 	bl	80063fc <xQueueSemaphoreTake>
 8005462:	4603      	mov	r3, r0
 8005464:	2b01      	cmp	r3, #1
 8005466:	d001      	beq.n	800546c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8005468:	23ff      	movs	r3, #255	; 0xff
 800546a:	e000      	b.n	800546e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800546c:	2300      	movs	r3, #0
}
 800546e:	4618      	mov	r0, r3
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	e000ed04 	.word	0xe000ed04

0800547c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8005484:	2300      	movs	r3, #0
 8005486:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8005488:	2300      	movs	r3, #0
 800548a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800548c:	f7ff fee3 	bl	8005256 <inHandlerMode>
 8005490:	4603      	mov	r3, r0
 8005492:	2b00      	cmp	r3, #0
 8005494:	d016      	beq.n	80054c4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8005496:	f107 0308 	add.w	r3, r7, #8
 800549a:	4619      	mov	r1, r3
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 fe47 	bl	8006130 <xQueueGiveFromISR>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d001      	beq.n	80054ac <osSemaphoreRelease+0x30>
      return osErrorOS;
 80054a8:	23ff      	movs	r3, #255	; 0xff
 80054aa:	e017      	b.n	80054dc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d013      	beq.n	80054da <osSemaphoreRelease+0x5e>
 80054b2:	4b0c      	ldr	r3, [pc, #48]	; (80054e4 <osSemaphoreRelease+0x68>)
 80054b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	f3bf 8f4f 	dsb	sy
 80054be:	f3bf 8f6f 	isb	sy
 80054c2:	e00a      	b.n	80054da <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80054c4:	2300      	movs	r3, #0
 80054c6:	2200      	movs	r2, #0
 80054c8:	2100      	movs	r1, #0
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 fca2 	bl	8005e14 <xQueueGenericSend>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d001      	beq.n	80054da <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80054d6:	23ff      	movs	r3, #255	; 0xff
 80054d8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 80054da:	68fb      	ldr	r3, [r7, #12]
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	e000ed04 	.word	0xe000ed04

080054e8 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b086      	sub	sp, #24
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	3303      	adds	r3, #3
 80054f6:	f023 0303 	bic.w	r3, r3, #3
 80054fa:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 80054fc:	2014      	movs	r0, #20
 80054fe:	f002 fc67 	bl	8007dd0 <pvPortMalloc>
 8005502:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d046      	beq.n	8005598 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	2200      	movs	r2, #0
 800551c:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4618      	mov	r0, r3
 8005524:	f002 fc54 	bl	8007dd0 <pvPortMalloc>
 8005528:	4602      	mov	r2, r0
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d02b      	beq.n	800558e <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	fb02 f303 	mul.w	r3, r2, r3
 8005540:	4618      	mov	r0, r3
 8005542:	f002 fc45 	bl	8007dd0 <pvPortMalloc>
 8005546:	4602      	mov	r2, r0
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d011      	beq.n	8005578 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	e008      	b.n	800556c <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	685a      	ldr	r2, [r3, #4]
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	4413      	add	r3, r2
 8005562:	2200      	movs	r2, #0
 8005564:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	3301      	adds	r3, #1
 800556a:	613b      	str	r3, [r7, #16]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	429a      	cmp	r2, r3
 8005574:	d3f1      	bcc.n	800555a <osPoolCreate+0x72>
 8005576:	e00f      	b.n	8005598 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	4618      	mov	r0, r3
 800557e:	f002 fce9 	bl	8007f54 <vPortFree>
        vPortFree(thePool);
 8005582:	6978      	ldr	r0, [r7, #20]
 8005584:	f002 fce6 	bl	8007f54 <vPortFree>
        thePool = NULL;
 8005588:	2300      	movs	r3, #0
 800558a:	617b      	str	r3, [r7, #20]
 800558c:	e004      	b.n	8005598 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800558e:	6978      	ldr	r0, [r7, #20]
 8005590:	f002 fce0 	bl	8007f54 <vPortFree>
      thePool = NULL;
 8005594:	2300      	movs	r3, #0
 8005596:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8005598:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 800559a:	4618      	mov	r0, r3
 800559c:	3718      	adds	r7, #24
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}

080055a2 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 80055a2:	b580      	push	{r7, lr}
 80055a4:	b08a      	sub	sp, #40	; 0x28
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 80055aa:	2300      	movs	r3, #0
 80055ac:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 80055ae:	2300      	movs	r3, #0
 80055b0:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 80055b2:	f7ff fe50 	bl	8005256 <inHandlerMode>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00e      	beq.n	80055da <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80055bc:	f3ef 8211 	mrs	r2, BASEPRI
 80055c0:	f04f 0320 	mov.w	r3, #32
 80055c4:	f383 8811 	msr	BASEPRI, r3
 80055c8:	f3bf 8f6f 	isb	sy
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	617a      	str	r2, [r7, #20]
 80055d2:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80055d4:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 80055d6:	627b      	str	r3, [r7, #36]	; 0x24
 80055d8:	e001      	b.n	80055de <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 80055da:	f002 fadf 	bl	8007b9c <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 80055de:	2300      	movs	r3, #0
 80055e0:	61fb      	str	r3, [r7, #28]
 80055e2:	e029      	b.n	8005638 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	691a      	ldr	r2, [r3, #16]
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	4413      	add	r3, r2
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6892      	ldr	r2, [r2, #8]
 80055f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80055f4:	fb02 f201 	mul.w	r2, r2, r1
 80055f8:	1a9b      	subs	r3, r3, r2
 80055fa:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	4413      	add	r3, r2
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d113      	bne.n	8005632 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	4413      	add	r3, r2
 8005612:	2201      	movs	r2, #1
 8005614:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4619      	mov	r1, r3
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	fb02 f303 	mul.w	r3, r2, r3
 8005626:	440b      	add	r3, r1
 8005628:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	611a      	str	r2, [r3, #16]
      break;
 8005630:	e007      	b.n	8005642 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	3301      	adds	r3, #1
 8005636:	61fb      	str	r3, [r7, #28]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	429a      	cmp	r2, r3
 8005640:	d3d0      	bcc.n	80055e4 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8005642:	f7ff fe08 	bl	8005256 <inHandlerMode>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800564c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f383 8811 	msr	BASEPRI, r3
 8005656:	e001      	b.n	800565c <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8005658:	f002 face 	bl	8007bf8 <vPortExitCritical>
  }
  
  return p;
 800565c:	6a3b      	ldr	r3, [r7, #32]
}
 800565e:	4618      	mov	r0, r3
 8005660:	3728      	adds	r7, #40	; 0x28
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}

08005666 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8005666:	b480      	push	{r7}
 8005668:	b085      	sub	sp, #20
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
 800566e:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d101      	bne.n	800567a <osPoolFree+0x14>
    return osErrorParameter;
 8005676:	2380      	movs	r3, #128	; 0x80
 8005678:	e030      	b.n	80056dc <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <osPoolFree+0x1e>
    return osErrorParameter;
 8005680:	2380      	movs	r3, #128	; 0x80
 8005682:	e02b      	b.n	80056dc <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d201      	bcs.n	8005692 <osPoolFree+0x2c>
    return osErrorParameter;
 800568e:	2380      	movs	r3, #128	; 0x80
 8005690:	e024      	b.n	80056dc <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	6812      	ldr	r2, [r2, #0]
 8005698:	1a9b      	subs	r3, r3, r2
 800569a:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68da      	ldr	r2, [r3, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80056a6:	fb02 f201 	mul.w	r2, r2, r1
 80056aa:	1a9b      	subs	r3, r3, r2
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <osPoolFree+0x4e>
    return osErrorParameter;
 80056b0:	2380      	movs	r3, #128	; 0x80
 80056b2:	e013      	b.n	80056dc <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80056be:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d301      	bcc.n	80056ce <osPoolFree+0x68>
    return osErrorParameter;
 80056ca:	2380      	movs	r3, #128	; 0x80
 80056cc:	e006      	b.n	80056dc <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	4413      	add	r3, r2
 80056d6:	2200      	movs	r2, #0
 80056d8:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3714      	adds	r7, #20
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80056e8:	b590      	push	{r4, r7, lr}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af02      	add	r7, sp, #8
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d012      	beq.n	8005720 <osMessageCreate+0x38>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00e      	beq.n	8005720 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6818      	ldr	r0, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6859      	ldr	r1, [r3, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68dc      	ldr	r4, [r3, #12]
 8005712:	2300      	movs	r3, #0
 8005714:	9300      	str	r3, [sp, #0]
 8005716:	4623      	mov	r3, r4
 8005718:	f000 fa60 	bl	8005bdc <xQueueGenericCreateStatic>
 800571c:	4603      	mov	r3, r0
 800571e:	e008      	b.n	8005732 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6818      	ldr	r0, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	4619      	mov	r1, r3
 800572c:	f000 fac8 	bl	8005cc0 <xQueueGenericCreate>
 8005730:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8005732:	4618      	mov	r0, r3
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	bd90      	pop	{r4, r7, pc}

0800573a <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800573a:	b590      	push	{r4, r7, lr}
 800573c:	b087      	sub	sp, #28
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
 8005742:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	60fb      	str	r3, [r7, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	613b      	str	r3, [r7, #16]
 8005750:	2300      	movs	r3, #0
 8005752:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689c      	ldr	r4, [r3, #8]
 8005758:	200c      	movs	r0, #12
 800575a:	f002 fb39 	bl	8007dd0 <pvPortMalloc>
 800575e:	4603      	mov	r3, r0
 8005760:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d101      	bne.n	8005770 <osMailCreate+0x36>
    return NULL;
 800576c:	2300      	movs	r3, #0
 800576e:	e038      	b.n	80057e2 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6818      	ldr	r0, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	681c      	ldr	r4, [r3, #0]
 8005784:	2200      	movs	r2, #0
 8005786:	2104      	movs	r1, #4
 8005788:	f000 fa9a 	bl	8005cc0 <xQueueGenericCreate>
 800578c:	4603      	mov	r3, r0
 800578e:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d107      	bne.n	80057ac <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4618      	mov	r0, r3
 80057a4:	f002 fbd6 	bl	8007f54 <vPortFree>
    return NULL;
 80057a8:	2300      	movs	r3, #0
 80057aa:	e01a      	b.n	80057e2 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	681c      	ldr	r4, [r3, #0]
 80057b2:	f107 030c 	add.w	r3, r7, #12
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7ff fe96 	bl	80054e8 <osPoolCreate>
 80057bc:	4603      	mov	r3, r0
 80057be:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d107      	bne.n	80057dc <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f002 fbbe 	bl	8007f54 <vPortFree>
    return NULL;
 80057d8:	2300      	movs	r3, #0
 80057da:	e002      	b.n	80057e2 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	371c      	adds	r7, #28
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd90      	pop	{r4, r7, pc}

080057ea <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 80057ea:	b580      	push	{r7, lr}
 80057ec:	b084      	sub	sp, #16
 80057ee:	af00      	add	r7, sp, #0
 80057f0:	6078      	str	r0, [r7, #4]
 80057f2:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d101      	bne.n	80057fe <osMailAlloc+0x14>
    return NULL;
 80057fa:	2300      	movs	r3, #0
 80057fc:	e006      	b.n	800580c <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689b      	ldr	r3, [r3, #8]
 8005802:	4618      	mov	r0, r3
 8005804:	f7ff fecd 	bl	80055a2 <osPoolAlloc>
 8005808:	60f8      	str	r0, [r7, #12]
  
  return p;
 800580a:	68fb      	ldr	r3, [r7, #12]
}
 800580c:	4618      	mov	r0, r3
 800580e:	3710      	adds	r7, #16
 8005810:	46bd      	mov	sp, r7
 8005812:	bd80      	pop	{r7, pc}

08005814 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <osMailPut+0x14>
    return osErrorParameter;
 8005824:	2380      	movs	r3, #128	; 0x80
 8005826:	e02c      	b.n	8005882 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 8005828:	2300      	movs	r3, #0
 800582a:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800582c:	f7ff fd13 	bl	8005256 <inHandlerMode>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d018      	beq.n	8005868 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6858      	ldr	r0, [r3, #4]
 800583a:	f107 020c 	add.w	r2, r7, #12
 800583e:	4639      	mov	r1, r7
 8005840:	2300      	movs	r3, #0
 8005842:	f000 fbe1 	bl	8006008 <xQueueGenericSendFromISR>
 8005846:	4603      	mov	r3, r0
 8005848:	2b01      	cmp	r3, #1
 800584a:	d001      	beq.n	8005850 <osMailPut+0x3c>
      return osErrorOS;
 800584c:	23ff      	movs	r3, #255	; 0xff
 800584e:	e018      	b.n	8005882 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d014      	beq.n	8005880 <osMailPut+0x6c>
 8005856:	4b0d      	ldr	r3, [pc, #52]	; (800588c <osMailPut+0x78>)
 8005858:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	f3bf 8f4f 	dsb	sy
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	e00b      	b.n	8005880 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6858      	ldr	r0, [r3, #4]
 800586c:	4639      	mov	r1, r7
 800586e:	2300      	movs	r3, #0
 8005870:	2200      	movs	r2, #0
 8005872:	f000 facf 	bl	8005e14 <xQueueGenericSend>
 8005876:	4603      	mov	r3, r0
 8005878:	2b01      	cmp	r3, #1
 800587a:	d001      	beq.n	8005880 <osMailPut+0x6c>
      return osErrorOS;
 800587c:	23ff      	movs	r3, #255	; 0xff
 800587e:	e000      	b.n	8005882 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8005880:	2300      	movs	r3, #0
}
 8005882:	4618      	mov	r0, r3
 8005884:	3710      	adds	r7, #16
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
 800588a:	bf00      	nop
 800588c:	e000ed04 	.word	0xe000ed04

08005890 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8005890:	b590      	push	{r4, r7, lr}
 8005892:	b08b      	sub	sp, #44	; 0x2c
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10a      	bne.n	80058bc <osMailGet+0x2c>
    event.status = osErrorParameter;
 80058a6:	2380      	movs	r3, #128	; 0x80
 80058a8:	617b      	str	r3, [r7, #20]
    return event;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	461c      	mov	r4, r3
 80058ae:	f107 0314 	add.w	r3, r7, #20
 80058b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80058b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80058ba:	e056      	b.n	800596a <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80058bc:	2300      	movs	r3, #0
 80058be:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d103      	bne.n	80058d4 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 80058cc:	f04f 33ff 	mov.w	r3, #4294967295
 80058d0:	627b      	str	r3, [r7, #36]	; 0x24
 80058d2:	e009      	b.n	80058e8 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d006      	beq.n	80058e8 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 80058de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d101      	bne.n	80058e8 <osMailGet+0x58>
      ticks = 1;
 80058e4:	2301      	movs	r3, #1
 80058e6:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 80058e8:	f7ff fcb5 	bl	8005256 <inHandlerMode>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d01d      	beq.n	800592e <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	6858      	ldr	r0, [r3, #4]
 80058f6:	f107 0220 	add.w	r2, r7, #32
 80058fa:	f107 0314 	add.w	r3, r7, #20
 80058fe:	3304      	adds	r3, #4
 8005900:	4619      	mov	r1, r3
 8005902:	f000 fe83 	bl	800660c <xQueueReceiveFromISR>
 8005906:	4603      	mov	r3, r0
 8005908:	2b01      	cmp	r3, #1
 800590a:	d102      	bne.n	8005912 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 800590c:	2320      	movs	r3, #32
 800590e:	617b      	str	r3, [r7, #20]
 8005910:	e001      	b.n	8005916 <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8005912:	2300      	movs	r3, #0
 8005914:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005916:	6a3b      	ldr	r3, [r7, #32]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d01e      	beq.n	800595a <osMailGet+0xca>
 800591c:	4b15      	ldr	r3, [pc, #84]	; (8005974 <osMailGet+0xe4>)
 800591e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005922:	601a      	str	r2, [r3, #0]
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	e015      	b.n	800595a <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	6858      	ldr	r0, [r3, #4]
 8005932:	f107 0314 	add.w	r3, r7, #20
 8005936:	3304      	adds	r3, #4
 8005938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800593a:	4619      	mov	r1, r3
 800593c:	f000 fc82 	bl	8006244 <xQueueReceive>
 8005940:	4603      	mov	r3, r0
 8005942:	2b01      	cmp	r3, #1
 8005944:	d102      	bne.n	800594c <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 8005946:	2320      	movs	r3, #32
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	e006      	b.n	800595a <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800594c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <osMailGet+0xc6>
 8005952:	2300      	movs	r3, #0
 8005954:	e000      	b.n	8005958 <osMailGet+0xc8>
 8005956:	2340      	movs	r3, #64	; 0x40
 8005958:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	461c      	mov	r4, r3
 800595e:	f107 0314 	add.w	r3, r7, #20
 8005962:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005966:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	372c      	adds	r7, #44	; 0x2c
 800596e:	46bd      	mov	sp, r7
 8005970:	bd90      	pop	{r4, r7, pc}
 8005972:	bf00      	nop
 8005974:	e000ed04 	.word	0xe000ed04

08005978 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d101      	bne.n	800598c <osMailFree+0x14>
    return osErrorParameter;
 8005988:	2380      	movs	r3, #128	; 0x80
 800598a:	e006      	b.n	800599a <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	6839      	ldr	r1, [r7, #0]
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fe67 	bl	8005666 <osPoolFree>
 8005998:	4603      	mov	r3, r0
}
 800599a:	4618      	mov	r0, r3
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80059a2:	b480      	push	{r7}
 80059a4:	b083      	sub	sp, #12
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f103 0208 	add.w	r2, r3, #8
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f04f 32ff 	mov.w	r2, #4294967295
 80059ba:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f103 0208 	add.w	r2, r3, #8
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f103 0208 	add.w	r2, r3, #8
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80059fc:	b480      	push	{r7}
 80059fe:	b085      	sub	sp, #20
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	689a      	ldr	r2, [r3, #8]
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	683a      	ldr	r2, [r7, #0]
 8005a20:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	683a      	ldr	r2, [r7, #0]
 8005a26:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	687a      	ldr	r2, [r7, #4]
 8005a2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	1c5a      	adds	r2, r3, #1
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	601a      	str	r2, [r3, #0]
}
 8005a38:	bf00      	nop
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005a44:	b480      	push	{r7}
 8005a46:	b085      	sub	sp, #20
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5a:	d103      	bne.n	8005a64 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	691b      	ldr	r3, [r3, #16]
 8005a60:	60fb      	str	r3, [r7, #12]
 8005a62:	e00c      	b.n	8005a7e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	3308      	adds	r3, #8
 8005a68:	60fb      	str	r3, [r7, #12]
 8005a6a:	e002      	b.n	8005a72 <vListInsert+0x2e>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	60fb      	str	r3, [r7, #12]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	429a      	cmp	r2, r3
 8005a7c:	d2f6      	bcs.n	8005a6c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	685a      	ldr	r2, [r3, #4]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	601a      	str	r2, [r3, #0]
}
 8005aaa:	bf00      	nop
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab4:	4770      	bx	lr

08005ab6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005ab6:	b480      	push	{r7}
 8005ab8:	b085      	sub	sp, #20
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6892      	ldr	r2, [r2, #8]
 8005acc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6852      	ldr	r2, [r2, #4]
 8005ad6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d103      	bne.n	8005aea <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	1e5a      	subs	r2, r3, #1
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d109      	bne.n	8005b34 <xQueueGenericReset+0x28>
	__asm volatile
 8005b20:	f04f 0320 	mov.w	r3, #32
 8005b24:	f383 8811 	msr	BASEPRI, r3
 8005b28:	f3bf 8f6f 	isb	sy
 8005b2c:	f3bf 8f4f 	dsb	sy
 8005b30:	60bb      	str	r3, [r7, #8]
 8005b32:	e7fe      	b.n	8005b32 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8005b34:	f002 f832 	bl	8007b9c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b40:	68f9      	ldr	r1, [r7, #12]
 8005b42:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b44:	fb01 f303 	mul.w	r3, r1, r3
 8005b48:	441a      	add	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2200      	movs	r2, #0
 8005b52:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b64:	3b01      	subs	r3, #1
 8005b66:	68f9      	ldr	r1, [r7, #12]
 8005b68:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005b6a:	fb01 f303 	mul.w	r3, r1, r3
 8005b6e:	441a      	add	r2, r3
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	22ff      	movs	r2, #255	; 0xff
 8005b78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	22ff      	movs	r2, #255	; 0xff
 8005b80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d114      	bne.n	8005bb4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d01a      	beq.n	8005bc8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	3310      	adds	r3, #16
 8005b96:	4618      	mov	r0, r3
 8005b98:	f001 fada 	bl	8007150 <xTaskRemoveFromEventList>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d012      	beq.n	8005bc8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005ba2:	4b0d      	ldr	r3, [pc, #52]	; (8005bd8 <xQueueGenericReset+0xcc>)
 8005ba4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	f3bf 8f4f 	dsb	sy
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	e009      	b.n	8005bc8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	3310      	adds	r3, #16
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7ff fef2 	bl	80059a2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	3324      	adds	r3, #36	; 0x24
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7ff feed 	bl	80059a2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005bc8:	f002 f816 	bl	8007bf8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005bcc:	2301      	movs	r3, #1
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	e000ed04 	.word	0xe000ed04

08005bdc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b08e      	sub	sp, #56	; 0x38
 8005be0:	af02      	add	r7, sp, #8
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
 8005be8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d109      	bne.n	8005c04 <xQueueGenericCreateStatic+0x28>
 8005bf0:	f04f 0320 	mov.w	r3, #32
 8005bf4:	f383 8811 	msr	BASEPRI, r3
 8005bf8:	f3bf 8f6f 	isb	sy
 8005bfc:	f3bf 8f4f 	dsb	sy
 8005c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c02:	e7fe      	b.n	8005c02 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d109      	bne.n	8005c1e <xQueueGenericCreateStatic+0x42>
 8005c0a:	f04f 0320 	mov.w	r3, #32
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8005c1c:	e7fe      	b.n	8005c1c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d002      	beq.n	8005c2a <xQueueGenericCreateStatic+0x4e>
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <xQueueGenericCreateStatic+0x52>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e000      	b.n	8005c30 <xQueueGenericCreateStatic+0x54>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d109      	bne.n	8005c48 <xQueueGenericCreateStatic+0x6c>
 8005c34:	f04f 0320 	mov.w	r3, #32
 8005c38:	f383 8811 	msr	BASEPRI, r3
 8005c3c:	f3bf 8f6f 	isb	sy
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	623b      	str	r3, [r7, #32]
 8005c46:	e7fe      	b.n	8005c46 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d102      	bne.n	8005c54 <xQueueGenericCreateStatic+0x78>
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <xQueueGenericCreateStatic+0x7c>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e000      	b.n	8005c5a <xQueueGenericCreateStatic+0x7e>
 8005c58:	2300      	movs	r3, #0
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d109      	bne.n	8005c72 <xQueueGenericCreateStatic+0x96>
 8005c5e:	f04f 0320 	mov.w	r3, #32
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	61fb      	str	r3, [r7, #28]
 8005c70:	e7fe      	b.n	8005c70 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005c72:	2348      	movs	r3, #72	; 0x48
 8005c74:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005c76:	697b      	ldr	r3, [r7, #20]
 8005c78:	2b48      	cmp	r3, #72	; 0x48
 8005c7a:	d009      	beq.n	8005c90 <xQueueGenericCreateStatic+0xb4>
 8005c7c:	f04f 0320 	mov.w	r3, #32
 8005c80:	f383 8811 	msr	BASEPRI, r3
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	f3bf 8f4f 	dsb	sy
 8005c8c:	61bb      	str	r3, [r7, #24]
 8005c8e:	e7fe      	b.n	8005c8e <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d00d      	beq.n	8005cb6 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ca2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	4613      	mov	r3, r2
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	68b9      	ldr	r1, [r7, #8]
 8005cb0:	68f8      	ldr	r0, [r7, #12]
 8005cb2:	f000 f842 	bl	8005d3a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3730      	adds	r7, #48	; 0x30
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08a      	sub	sp, #40	; 0x28
 8005cc4:	af02      	add	r7, sp, #8
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d109      	bne.n	8005ce8 <xQueueGenericCreate+0x28>
 8005cd4:	f04f 0320 	mov.w	r3, #32
 8005cd8:	f383 8811 	msr	BASEPRI, r3
 8005cdc:	f3bf 8f6f 	isb	sy
 8005ce0:	f3bf 8f4f 	dsb	sy
 8005ce4:	613b      	str	r3, [r7, #16]
 8005ce6:	e7fe      	b.n	8005ce6 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d102      	bne.n	8005cf4 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	61fb      	str	r3, [r7, #28]
 8005cf2:	e004      	b.n	8005cfe <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	fb02 f303 	mul.w	r3, r2, r3
 8005cfc:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	3348      	adds	r3, #72	; 0x48
 8005d02:	4618      	mov	r0, r3
 8005d04:	f002 f864 	bl	8007dd0 <pvPortMalloc>
 8005d08:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005d0a:	69bb      	ldr	r3, [r7, #24]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00f      	beq.n	8005d30 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	3348      	adds	r3, #72	; 0x48
 8005d14:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005d1e:	79fa      	ldrb	r2, [r7, #7]
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	4613      	mov	r3, r2
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	68b9      	ldr	r1, [r7, #8]
 8005d2a:	68f8      	ldr	r0, [r7, #12]
 8005d2c:	f000 f805 	bl	8005d3a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005d30:	69bb      	ldr	r3, [r7, #24]
	}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3720      	adds	r7, #32
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005d3a:	b580      	push	{r7, lr}
 8005d3c:	b084      	sub	sp, #16
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	60f8      	str	r0, [r7, #12]
 8005d42:	60b9      	str	r1, [r7, #8]
 8005d44:	607a      	str	r2, [r7, #4]
 8005d46:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d103      	bne.n	8005d56 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	69ba      	ldr	r2, [r7, #24]
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	e002      	b.n	8005d5c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	68fa      	ldr	r2, [r7, #12]
 8005d60:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005d68:	2101      	movs	r1, #1
 8005d6a:	69b8      	ldr	r0, [r7, #24]
 8005d6c:	f7ff fece 	bl	8005b0c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005d70:	bf00      	nop
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00e      	beq.n	8005da4 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005d98:	2300      	movs	r3, #0
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f838 	bl	8005e14 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005da4:	bf00      	nop
 8005da6:	3708      	adds	r7, #8
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b086      	sub	sp, #24
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	4603      	mov	r3, r0
 8005db4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005db6:	2301      	movs	r3, #1
 8005db8:	617b      	str	r3, [r7, #20]
 8005dba:	2300      	movs	r3, #0
 8005dbc:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005dbe:	79fb      	ldrb	r3, [r7, #7]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	6939      	ldr	r1, [r7, #16]
 8005dc4:	6978      	ldr	r0, [r7, #20]
 8005dc6:	f7ff ff7b 	bl	8005cc0 <xQueueGenericCreate>
 8005dca:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f7ff ffd3 	bl	8005d78 <prvInitialiseMutex>

		return pxNewQueue;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
	}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	3718      	adds	r7, #24
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}

08005ddc <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b088      	sub	sp, #32
 8005de0:	af02      	add	r7, sp, #8
 8005de2:	4603      	mov	r3, r0
 8005de4:	6039      	str	r1, [r7, #0]
 8005de6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005de8:	2301      	movs	r3, #1
 8005dea:	617b      	str	r3, [r7, #20]
 8005dec:	2300      	movs	r3, #0
 8005dee:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	9300      	str	r3, [sp, #0]
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	2200      	movs	r2, #0
 8005df8:	6939      	ldr	r1, [r7, #16]
 8005dfa:	6978      	ldr	r0, [r7, #20]
 8005dfc:	f7ff feee 	bl	8005bdc <xQueueGenericCreateStatic>
 8005e00:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f7ff ffb8 	bl	8005d78 <prvInitialiseMutex>

		return pxNewQueue;
 8005e08:	68fb      	ldr	r3, [r7, #12]
	}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3718      	adds	r7, #24
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
	...

08005e14 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b08e      	sub	sp, #56	; 0x38
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	607a      	str	r2, [r7, #4]
 8005e20:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e22:	2300      	movs	r3, #0
 8005e24:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d109      	bne.n	8005e44 <xQueueGenericSend+0x30>
 8005e30:	f04f 0320 	mov.w	r3, #32
 8005e34:	f383 8811 	msr	BASEPRI, r3
 8005e38:	f3bf 8f6f 	isb	sy
 8005e3c:	f3bf 8f4f 	dsb	sy
 8005e40:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e42:	e7fe      	b.n	8005e42 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d103      	bne.n	8005e52 <xQueueGenericSend+0x3e>
 8005e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <xQueueGenericSend+0x42>
 8005e52:	2301      	movs	r3, #1
 8005e54:	e000      	b.n	8005e58 <xQueueGenericSend+0x44>
 8005e56:	2300      	movs	r3, #0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d109      	bne.n	8005e70 <xQueueGenericSend+0x5c>
 8005e5c:	f04f 0320 	mov.w	r3, #32
 8005e60:	f383 8811 	msr	BASEPRI, r3
 8005e64:	f3bf 8f6f 	isb	sy
 8005e68:	f3bf 8f4f 	dsb	sy
 8005e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8005e6e:	e7fe      	b.n	8005e6e <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d103      	bne.n	8005e7e <xQueueGenericSend+0x6a>
 8005e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d101      	bne.n	8005e82 <xQueueGenericSend+0x6e>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e000      	b.n	8005e84 <xQueueGenericSend+0x70>
 8005e82:	2300      	movs	r3, #0
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d109      	bne.n	8005e9c <xQueueGenericSend+0x88>
 8005e88:	f04f 0320 	mov.w	r3, #32
 8005e8c:	f383 8811 	msr	BASEPRI, r3
 8005e90:	f3bf 8f6f 	isb	sy
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	623b      	str	r3, [r7, #32]
 8005e9a:	e7fe      	b.n	8005e9a <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e9c:	f001 fb14 	bl	80074c8 <xTaskGetSchedulerState>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d102      	bne.n	8005eac <xQueueGenericSend+0x98>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <xQueueGenericSend+0x9c>
 8005eac:	2301      	movs	r3, #1
 8005eae:	e000      	b.n	8005eb2 <xQueueGenericSend+0x9e>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d109      	bne.n	8005eca <xQueueGenericSend+0xb6>
 8005eb6:	f04f 0320 	mov.w	r3, #32
 8005eba:	f383 8811 	msr	BASEPRI, r3
 8005ebe:	f3bf 8f6f 	isb	sy
 8005ec2:	f3bf 8f4f 	dsb	sy
 8005ec6:	61fb      	str	r3, [r7, #28]
 8005ec8:	e7fe      	b.n	8005ec8 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005eca:	f001 fe67 	bl	8007b9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d302      	bcc.n	8005ee0 <xQueueGenericSend+0xcc>
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d129      	bne.n	8005f34 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ee0:	683a      	ldr	r2, [r7, #0]
 8005ee2:	68b9      	ldr	r1, [r7, #8]
 8005ee4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ee6:	f000 fc26 	bl	8006736 <prvCopyDataToQueue>
 8005eea:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d010      	beq.n	8005f16 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef6:	3324      	adds	r3, #36	; 0x24
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f001 f929 	bl	8007150 <xTaskRemoveFromEventList>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d013      	beq.n	8005f2c <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f04:	4b3f      	ldr	r3, [pc, #252]	; (8006004 <xQueueGenericSend+0x1f0>)
 8005f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f0a:	601a      	str	r2, [r3, #0]
 8005f0c:	f3bf 8f4f 	dsb	sy
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	e00a      	b.n	8005f2c <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d007      	beq.n	8005f2c <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f1c:	4b39      	ldr	r3, [pc, #228]	; (8006004 <xQueueGenericSend+0x1f0>)
 8005f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f22:	601a      	str	r2, [r3, #0]
 8005f24:	f3bf 8f4f 	dsb	sy
 8005f28:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f2c:	f001 fe64 	bl	8007bf8 <vPortExitCritical>
				return pdPASS;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e063      	b.n	8005ffc <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d103      	bne.n	8005f42 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f3a:	f001 fe5d 	bl	8007bf8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	e05c      	b.n	8005ffc <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d106      	bne.n	8005f56 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f48:	f107 0314 	add.w	r3, r7, #20
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f001 f961 	bl	8007214 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f52:	2301      	movs	r3, #1
 8005f54:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f56:	f001 fe4f 	bl	8007bf8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f5a:	f000 ff15 	bl	8006d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f5e:	f001 fe1d 	bl	8007b9c <vPortEnterCritical>
 8005f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f68:	b25b      	sxtb	r3, r3
 8005f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f6e:	d103      	bne.n	8005f78 <xQueueGenericSend+0x164>
 8005f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f7e:	b25b      	sxtb	r3, r3
 8005f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f84:	d103      	bne.n	8005f8e <xQueueGenericSend+0x17a>
 8005f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f8e:	f001 fe33 	bl	8007bf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f92:	1d3a      	adds	r2, r7, #4
 8005f94:	f107 0314 	add.w	r3, r7, #20
 8005f98:	4611      	mov	r1, r2
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f001 f950 	bl	8007240 <xTaskCheckForTimeOut>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d124      	bne.n	8005ff0 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005fa6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fa8:	f000 fcbd 	bl	8006926 <prvIsQueueFull>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d018      	beq.n	8005fe4 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fb4:	3310      	adds	r3, #16
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	4611      	mov	r1, r2
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f001 f8a4 	bl	8007108 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005fc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fc2:	f000 fc48 	bl	8006856 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005fc6:	f000 feed 	bl	8006da4 <xTaskResumeAll>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	f47f af7c 	bne.w	8005eca <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8005fd2:	4b0c      	ldr	r3, [pc, #48]	; (8006004 <xQueueGenericSend+0x1f0>)
 8005fd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fd8:	601a      	str	r2, [r3, #0]
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	e772      	b.n	8005eca <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005fe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005fe6:	f000 fc36 	bl	8006856 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005fea:	f000 fedb 	bl	8006da4 <xTaskResumeAll>
 8005fee:	e76c      	b.n	8005eca <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005ff2:	f000 fc30 	bl	8006856 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005ff6:	f000 fed5 	bl	8006da4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005ffa:	2300      	movs	r3, #0
		}
	}
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	3738      	adds	r7, #56	; 0x38
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}
 8006004:	e000ed04 	.word	0xe000ed04

08006008 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b08e      	sub	sp, #56	; 0x38
 800600c:	af00      	add	r7, sp, #0
 800600e:	60f8      	str	r0, [r7, #12]
 8006010:	60b9      	str	r1, [r7, #8]
 8006012:	607a      	str	r2, [r7, #4]
 8006014:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800601a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800601c:	2b00      	cmp	r3, #0
 800601e:	d109      	bne.n	8006034 <xQueueGenericSendFromISR+0x2c>
 8006020:	f04f 0320 	mov.w	r3, #32
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	627b      	str	r3, [r7, #36]	; 0x24
 8006032:	e7fe      	b.n	8006032 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d103      	bne.n	8006042 <xQueueGenericSendFromISR+0x3a>
 800603a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800603c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <xQueueGenericSendFromISR+0x3e>
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <xQueueGenericSendFromISR+0x40>
 8006046:	2300      	movs	r3, #0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d109      	bne.n	8006060 <xQueueGenericSendFromISR+0x58>
 800604c:	f04f 0320 	mov.w	r3, #32
 8006050:	f383 8811 	msr	BASEPRI, r3
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	623b      	str	r3, [r7, #32]
 800605e:	e7fe      	b.n	800605e <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	2b02      	cmp	r3, #2
 8006064:	d103      	bne.n	800606e <xQueueGenericSendFromISR+0x66>
 8006066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006068:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800606a:	2b01      	cmp	r3, #1
 800606c:	d101      	bne.n	8006072 <xQueueGenericSendFromISR+0x6a>
 800606e:	2301      	movs	r3, #1
 8006070:	e000      	b.n	8006074 <xQueueGenericSendFromISR+0x6c>
 8006072:	2300      	movs	r3, #0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d109      	bne.n	800608c <xQueueGenericSendFromISR+0x84>
 8006078:	f04f 0320 	mov.w	r3, #32
 800607c:	f383 8811 	msr	BASEPRI, r3
 8006080:	f3bf 8f6f 	isb	sy
 8006084:	f3bf 8f4f 	dsb	sy
 8006088:	61fb      	str	r3, [r7, #28]
 800608a:	e7fe      	b.n	800608a <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800608c:	f001 fe62 	bl	8007d54 <vPortValidateInterruptPriority>
	__asm volatile
 8006090:	f3ef 8211 	mrs	r2, BASEPRI
 8006094:	f04f 0320 	mov.w	r3, #32
 8006098:	f383 8811 	msr	BASEPRI, r3
 800609c:	f3bf 8f6f 	isb	sy
 80060a0:	f3bf 8f4f 	dsb	sy
 80060a4:	61ba      	str	r2, [r7, #24]
 80060a6:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80060a8:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80060aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d302      	bcc.n	80060be <xQueueGenericSendFromISR+0xb6>
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	2b02      	cmp	r3, #2
 80060bc:	d12c      	bne.n	8006118 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80060be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80060c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060c8:	683a      	ldr	r2, [r7, #0]
 80060ca:	68b9      	ldr	r1, [r7, #8]
 80060cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80060ce:	f000 fb32 	bl	8006736 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060d2:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d112      	bne.n	8006102 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d016      	beq.n	8006112 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80060e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e6:	3324      	adds	r3, #36	; 0x24
 80060e8:	4618      	mov	r0, r3
 80060ea:	f001 f831 	bl	8007150 <xTaskRemoveFromEventList>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00e      	beq.n	8006112 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00b      	beq.n	8006112 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	601a      	str	r2, [r3, #0]
 8006100:	e007      	b.n	8006112 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006102:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006106:	3301      	adds	r3, #1
 8006108:	b2db      	uxtb	r3, r3
 800610a:	b25a      	sxtb	r2, r3
 800610c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800610e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006112:	2301      	movs	r3, #1
 8006114:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006116:	e001      	b.n	800611c <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006118:	2300      	movs	r3, #0
 800611a:	637b      	str	r3, [r7, #52]	; 0x34
 800611c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800611e:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006128:	4618      	mov	r0, r3
 800612a:	3738      	adds	r7, #56	; 0x38
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b08e      	sub	sp, #56	; 0x38
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800613e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006140:	2b00      	cmp	r3, #0
 8006142:	d109      	bne.n	8006158 <xQueueGiveFromISR+0x28>
	__asm volatile
 8006144:	f04f 0320 	mov.w	r3, #32
 8006148:	f383 8811 	msr	BASEPRI, r3
 800614c:	f3bf 8f6f 	isb	sy
 8006150:	f3bf 8f4f 	dsb	sy
 8006154:	623b      	str	r3, [r7, #32]
 8006156:	e7fe      	b.n	8006156 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800615a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615c:	2b00      	cmp	r3, #0
 800615e:	d009      	beq.n	8006174 <xQueueGiveFromISR+0x44>
 8006160:	f04f 0320 	mov.w	r3, #32
 8006164:	f383 8811 	msr	BASEPRI, r3
 8006168:	f3bf 8f6f 	isb	sy
 800616c:	f3bf 8f4f 	dsb	sy
 8006170:	61fb      	str	r3, [r7, #28]
 8006172:	e7fe      	b.n	8006172 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8006174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d103      	bne.n	8006184 <xQueueGiveFromISR+0x54>
 800617c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <xQueueGiveFromISR+0x58>
 8006184:	2301      	movs	r3, #1
 8006186:	e000      	b.n	800618a <xQueueGiveFromISR+0x5a>
 8006188:	2300      	movs	r3, #0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d109      	bne.n	80061a2 <xQueueGiveFromISR+0x72>
 800618e:	f04f 0320 	mov.w	r3, #32
 8006192:	f383 8811 	msr	BASEPRI, r3
 8006196:	f3bf 8f6f 	isb	sy
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	61bb      	str	r3, [r7, #24]
 80061a0:	e7fe      	b.n	80061a0 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061a2:	f001 fdd7 	bl	8007d54 <vPortValidateInterruptPriority>
	__asm volatile
 80061a6:	f3ef 8211 	mrs	r2, BASEPRI
 80061aa:	f04f 0320 	mov.w	r3, #32
 80061ae:	f383 8811 	msr	BASEPRI, r3
 80061b2:	f3bf 8f6f 	isb	sy
 80061b6:	f3bf 8f4f 	dsb	sy
 80061ba:	617a      	str	r2, [r7, #20]
 80061bc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80061be:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061c0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80061c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d22b      	bcs.n	800622a <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80061d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80061dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061e2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80061e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80061e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ec:	d112      	bne.n	8006214 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d016      	beq.n	8006224 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f8:	3324      	adds	r3, #36	; 0x24
 80061fa:	4618      	mov	r0, r3
 80061fc:	f000 ffa8 	bl	8007150 <xTaskRemoveFromEventList>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d00e      	beq.n	8006224 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00b      	beq.n	8006224 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	2201      	movs	r2, #1
 8006210:	601a      	str	r2, [r3, #0]
 8006212:	e007      	b.n	8006224 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006214:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006218:	3301      	adds	r3, #1
 800621a:	b2db      	uxtb	r3, r3
 800621c:	b25a      	sxtb	r2, r3
 800621e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006224:	2301      	movs	r3, #1
 8006226:	637b      	str	r3, [r7, #52]	; 0x34
 8006228:	e001      	b.n	800622e <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800622a:	2300      	movs	r3, #0
 800622c:	637b      	str	r3, [r7, #52]	; 0x34
 800622e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006230:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800623a:	4618      	mov	r0, r3
 800623c:	3738      	adds	r7, #56	; 0x38
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
	...

08006244 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b08c      	sub	sp, #48	; 0x30
 8006248:	af00      	add	r7, sp, #0
 800624a:	60f8      	str	r0, [r7, #12]
 800624c:	60b9      	str	r1, [r7, #8]
 800624e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006250:	2300      	movs	r3, #0
 8006252:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800625a:	2b00      	cmp	r3, #0
 800625c:	d109      	bne.n	8006272 <xQueueReceive+0x2e>
	__asm volatile
 800625e:	f04f 0320 	mov.w	r3, #32
 8006262:	f383 8811 	msr	BASEPRI, r3
 8006266:	f3bf 8f6f 	isb	sy
 800626a:	f3bf 8f4f 	dsb	sy
 800626e:	623b      	str	r3, [r7, #32]
 8006270:	e7fe      	b.n	8006270 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d103      	bne.n	8006280 <xQueueReceive+0x3c>
 8006278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800627a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800627c:	2b00      	cmp	r3, #0
 800627e:	d101      	bne.n	8006284 <xQueueReceive+0x40>
 8006280:	2301      	movs	r3, #1
 8006282:	e000      	b.n	8006286 <xQueueReceive+0x42>
 8006284:	2300      	movs	r3, #0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d109      	bne.n	800629e <xQueueReceive+0x5a>
 800628a:	f04f 0320 	mov.w	r3, #32
 800628e:	f383 8811 	msr	BASEPRI, r3
 8006292:	f3bf 8f6f 	isb	sy
 8006296:	f3bf 8f4f 	dsb	sy
 800629a:	61fb      	str	r3, [r7, #28]
 800629c:	e7fe      	b.n	800629c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800629e:	f001 f913 	bl	80074c8 <xTaskGetSchedulerState>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <xQueueReceive+0x6a>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <xQueueReceive+0x6e>
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <xQueueReceive+0x70>
 80062b2:	2300      	movs	r3, #0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d109      	bne.n	80062cc <xQueueReceive+0x88>
 80062b8:	f04f 0320 	mov.w	r3, #32
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	61bb      	str	r3, [r7, #24]
 80062ca:	e7fe      	b.n	80062ca <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80062cc:	f001 fc66 	bl	8007b9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d01f      	beq.n	800631c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062dc:	68b9      	ldr	r1, [r7, #8]
 80062de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062e0:	f000 fa93 	bl	800680a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e6:	1e5a      	subs	r2, r3, #1
 80062e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ea:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00f      	beq.n	8006314 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f6:	3310      	adds	r3, #16
 80062f8:	4618      	mov	r0, r3
 80062fa:	f000 ff29 	bl	8007150 <xTaskRemoveFromEventList>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d007      	beq.n	8006314 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006304:	4b3c      	ldr	r3, [pc, #240]	; (80063f8 <xQueueReceive+0x1b4>)
 8006306:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800630a:	601a      	str	r2, [r3, #0]
 800630c:	f3bf 8f4f 	dsb	sy
 8006310:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006314:	f001 fc70 	bl	8007bf8 <vPortExitCritical>
				return pdPASS;
 8006318:	2301      	movs	r3, #1
 800631a:	e069      	b.n	80063f0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d103      	bne.n	800632a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006322:	f001 fc69 	bl	8007bf8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006326:	2300      	movs	r3, #0
 8006328:	e062      	b.n	80063f0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800632a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632c:	2b00      	cmp	r3, #0
 800632e:	d106      	bne.n	800633e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006330:	f107 0310 	add.w	r3, r7, #16
 8006334:	4618      	mov	r0, r3
 8006336:	f000 ff6d 	bl	8007214 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800633a:	2301      	movs	r3, #1
 800633c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800633e:	f001 fc5b 	bl	8007bf8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006342:	f000 fd21 	bl	8006d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006346:	f001 fc29 	bl	8007b9c <vPortEnterCritical>
 800634a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800634c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006350:	b25b      	sxtb	r3, r3
 8006352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006356:	d103      	bne.n	8006360 <xQueueReceive+0x11c>
 8006358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635a:	2200      	movs	r2, #0
 800635c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006362:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006366:	b25b      	sxtb	r3, r3
 8006368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800636c:	d103      	bne.n	8006376 <xQueueReceive+0x132>
 800636e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006376:	f001 fc3f 	bl	8007bf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800637a:	1d3a      	adds	r2, r7, #4
 800637c:	f107 0310 	add.w	r3, r7, #16
 8006380:	4611      	mov	r1, r2
 8006382:	4618      	mov	r0, r3
 8006384:	f000 ff5c 	bl	8007240 <xTaskCheckForTimeOut>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d123      	bne.n	80063d6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800638e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006390:	f000 fab3 	bl	80068fa <prvIsQueueEmpty>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d017      	beq.n	80063ca <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800639a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800639c:	3324      	adds	r3, #36	; 0x24
 800639e:	687a      	ldr	r2, [r7, #4]
 80063a0:	4611      	mov	r1, r2
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 feb0 	bl	8007108 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80063a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063aa:	f000 fa54 	bl	8006856 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80063ae:	f000 fcf9 	bl	8006da4 <xTaskResumeAll>
 80063b2:	4603      	mov	r3, r0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d189      	bne.n	80062cc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80063b8:	4b0f      	ldr	r3, [pc, #60]	; (80063f8 <xQueueReceive+0x1b4>)
 80063ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	f3bf 8f4f 	dsb	sy
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	e780      	b.n	80062cc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80063ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063cc:	f000 fa43 	bl	8006856 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063d0:	f000 fce8 	bl	8006da4 <xTaskResumeAll>
 80063d4:	e77a      	b.n	80062cc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80063d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063d8:	f000 fa3d 	bl	8006856 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063dc:	f000 fce2 	bl	8006da4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80063e2:	f000 fa8a 	bl	80068fa <prvIsQueueEmpty>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	f43f af6f 	beq.w	80062cc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063ee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3730      	adds	r7, #48	; 0x30
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}
 80063f8:	e000ed04 	.word	0xe000ed04

080063fc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08e      	sub	sp, #56	; 0x38
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006406:	2300      	movs	r3, #0
 8006408:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800640e:	2300      	movs	r3, #0
 8006410:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006414:	2b00      	cmp	r3, #0
 8006416:	d109      	bne.n	800642c <xQueueSemaphoreTake+0x30>
 8006418:	f04f 0320 	mov.w	r3, #32
 800641c:	f383 8811 	msr	BASEPRI, r3
 8006420:	f3bf 8f6f 	isb	sy
 8006424:	f3bf 8f4f 	dsb	sy
 8006428:	623b      	str	r3, [r7, #32]
 800642a:	e7fe      	b.n	800642a <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800642c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800642e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006430:	2b00      	cmp	r3, #0
 8006432:	d009      	beq.n	8006448 <xQueueSemaphoreTake+0x4c>
 8006434:	f04f 0320 	mov.w	r3, #32
 8006438:	f383 8811 	msr	BASEPRI, r3
 800643c:	f3bf 8f6f 	isb	sy
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	61fb      	str	r3, [r7, #28]
 8006446:	e7fe      	b.n	8006446 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006448:	f001 f83e 	bl	80074c8 <xTaskGetSchedulerState>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d102      	bne.n	8006458 <xQueueSemaphoreTake+0x5c>
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <xQueueSemaphoreTake+0x60>
 8006458:	2301      	movs	r3, #1
 800645a:	e000      	b.n	800645e <xQueueSemaphoreTake+0x62>
 800645c:	2300      	movs	r3, #0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d109      	bne.n	8006476 <xQueueSemaphoreTake+0x7a>
 8006462:	f04f 0320 	mov.w	r3, #32
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	61bb      	str	r3, [r7, #24]
 8006474:	e7fe      	b.n	8006474 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006476:	f001 fb91 	bl	8007b9c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800647a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800647e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006482:	2b00      	cmp	r3, #0
 8006484:	d024      	beq.n	80064d0 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006488:	1e5a      	subs	r2, r3, #1
 800648a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800648c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800648e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d104      	bne.n	80064a0 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8006496:	f001 f9dd 	bl	8007854 <pvTaskIncrementMutexHeldCount>
 800649a:	4602      	mov	r2, r0
 800649c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800649e:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064a2:	691b      	ldr	r3, [r3, #16]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00f      	beq.n	80064c8 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064aa:	3310      	adds	r3, #16
 80064ac:	4618      	mov	r0, r3
 80064ae:	f000 fe4f 	bl	8007150 <xTaskRemoveFromEventList>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d007      	beq.n	80064c8 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80064b8:	4b53      	ldr	r3, [pc, #332]	; (8006608 <xQueueSemaphoreTake+0x20c>)
 80064ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80064c8:	f001 fb96 	bl	8007bf8 <vPortExitCritical>
				return pdPASS;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e096      	b.n	80065fe <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d110      	bne.n	80064f8 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80064d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d009      	beq.n	80064f0 <xQueueSemaphoreTake+0xf4>
 80064dc:	f04f 0320 	mov.w	r3, #32
 80064e0:	f383 8811 	msr	BASEPRI, r3
 80064e4:	f3bf 8f6f 	isb	sy
 80064e8:	f3bf 8f4f 	dsb	sy
 80064ec:	617b      	str	r3, [r7, #20]
 80064ee:	e7fe      	b.n	80064ee <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80064f0:	f001 fb82 	bl	8007bf8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80064f4:	2300      	movs	r3, #0
 80064f6:	e082      	b.n	80065fe <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 80064f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d106      	bne.n	800650c <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80064fe:	f107 030c 	add.w	r3, r7, #12
 8006502:	4618      	mov	r0, r3
 8006504:	f000 fe86 	bl	8007214 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006508:	2301      	movs	r3, #1
 800650a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800650c:	f001 fb74 	bl	8007bf8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006510:	f000 fc3a 	bl	8006d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006514:	f001 fb42 	bl	8007b9c <vPortEnterCritical>
 8006518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800651e:	b25b      	sxtb	r3, r3
 8006520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006524:	d103      	bne.n	800652e <xQueueSemaphoreTake+0x132>
 8006526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800652e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006530:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006534:	b25b      	sxtb	r3, r3
 8006536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800653a:	d103      	bne.n	8006544 <xQueueSemaphoreTake+0x148>
 800653c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653e:	2200      	movs	r2, #0
 8006540:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006544:	f001 fb58 	bl	8007bf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006548:	463a      	mov	r2, r7
 800654a:	f107 030c 	add.w	r3, r7, #12
 800654e:	4611      	mov	r1, r2
 8006550:	4618      	mov	r0, r3
 8006552:	f000 fe75 	bl	8007240 <xTaskCheckForTimeOut>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d132      	bne.n	80065c2 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800655c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800655e:	f000 f9cc 	bl	80068fa <prvIsQueueEmpty>
 8006562:	4603      	mov	r3, r0
 8006564:	2b00      	cmp	r3, #0
 8006566:	d026      	beq.n	80065b6 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d109      	bne.n	8006584 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8006570:	f001 fb14 	bl	8007b9c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8006574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	4618      	mov	r0, r3
 800657a:	f000 ffc3 	bl	8007504 <xTaskPriorityInherit>
 800657e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006580:	f001 fb3a 	bl	8007bf8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006586:	3324      	adds	r3, #36	; 0x24
 8006588:	683a      	ldr	r2, [r7, #0]
 800658a:	4611      	mov	r1, r2
 800658c:	4618      	mov	r0, r3
 800658e:	f000 fdbb 	bl	8007108 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006592:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006594:	f000 f95f 	bl	8006856 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006598:	f000 fc04 	bl	8006da4 <xTaskResumeAll>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	f47f af69 	bne.w	8006476 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 80065a4:	4b18      	ldr	r3, [pc, #96]	; (8006608 <xQueueSemaphoreTake+0x20c>)
 80065a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065aa:	601a      	str	r2, [r3, #0]
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	f3bf 8f6f 	isb	sy
 80065b4:	e75f      	b.n	8006476 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80065b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065b8:	f000 f94d 	bl	8006856 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065bc:	f000 fbf2 	bl	8006da4 <xTaskResumeAll>
 80065c0:	e759      	b.n	8006476 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80065c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065c4:	f000 f947 	bl	8006856 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065c8:	f000 fbec 	bl	8006da4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80065cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065ce:	f000 f994 	bl	80068fa <prvIsQueueEmpty>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f43f af4e 	beq.w	8006476 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80065da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d00d      	beq.n	80065fc <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80065e0:	f001 fadc 	bl	8007b9c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80065e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80065e6:	f000 f88e 	bl	8006706 <prvGetDisinheritPriorityAfterTimeout>
 80065ea:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80065ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80065f2:	4618      	mov	r0, r3
 80065f4:	f001 f890 	bl	8007718 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80065f8:	f001 fafe 	bl	8007bf8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80065fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3738      	adds	r7, #56	; 0x38
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	e000ed04 	.word	0xe000ed04

0800660c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b08e      	sub	sp, #56	; 0x38
 8006610:	af00      	add	r7, sp, #0
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800661c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661e:	2b00      	cmp	r3, #0
 8006620:	d109      	bne.n	8006636 <xQueueReceiveFromISR+0x2a>
 8006622:	f04f 0320 	mov.w	r3, #32
 8006626:	f383 8811 	msr	BASEPRI, r3
 800662a:	f3bf 8f6f 	isb	sy
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	623b      	str	r3, [r7, #32]
 8006634:	e7fe      	b.n	8006634 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d103      	bne.n	8006644 <xQueueReceiveFromISR+0x38>
 800663c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800663e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <xQueueReceiveFromISR+0x3c>
 8006644:	2301      	movs	r3, #1
 8006646:	e000      	b.n	800664a <xQueueReceiveFromISR+0x3e>
 8006648:	2300      	movs	r3, #0
 800664a:	2b00      	cmp	r3, #0
 800664c:	d109      	bne.n	8006662 <xQueueReceiveFromISR+0x56>
 800664e:	f04f 0320 	mov.w	r3, #32
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	61fb      	str	r3, [r7, #28]
 8006660:	e7fe      	b.n	8006660 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006662:	f001 fb77 	bl	8007d54 <vPortValidateInterruptPriority>
	__asm volatile
 8006666:	f3ef 8211 	mrs	r2, BASEPRI
 800666a:	f04f 0320 	mov.w	r3, #32
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	61ba      	str	r2, [r7, #24]
 800667c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800667e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006680:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006686:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800668a:	2b00      	cmp	r3, #0
 800668c:	d02f      	beq.n	80066ee <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800668e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006690:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006694:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006698:	68b9      	ldr	r1, [r7, #8]
 800669a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800669c:	f000 f8b5 	bl	800680a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80066a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a2:	1e5a      	subs	r2, r3, #1
 80066a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80066a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80066ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b0:	d112      	bne.n	80066d8 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80066b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d016      	beq.n	80066e8 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80066ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066bc:	3310      	adds	r3, #16
 80066be:	4618      	mov	r0, r3
 80066c0:	f000 fd46 	bl	8007150 <xTaskRemoveFromEventList>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00e      	beq.n	80066e8 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00b      	beq.n	80066e8 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	e007      	b.n	80066e8 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80066d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80066dc:	3301      	adds	r3, #1
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	b25a      	sxtb	r2, r3
 80066e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80066e8:	2301      	movs	r3, #1
 80066ea:	637b      	str	r3, [r7, #52]	; 0x34
 80066ec:	e001      	b.n	80066f2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80066ee:	2300      	movs	r3, #0
 80066f0:	637b      	str	r3, [r7, #52]	; 0x34
 80066f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066f4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80066fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3738      	adds	r7, #56	; 0x38
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}

08006706 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006706:	b480      	push	{r7}
 8006708:	b085      	sub	sp, #20
 800670a:	af00      	add	r7, sp, #0
 800670c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006712:	2b00      	cmp	r3, #0
 8006714:	d006      	beq.n	8006724 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f1c3 0307 	rsb	r3, r3, #7
 8006720:	60fb      	str	r3, [r7, #12]
 8006722:	e001      	b.n	8006728 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006724:	2300      	movs	r3, #0
 8006726:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006728:	68fb      	ldr	r3, [r7, #12]
	}
 800672a:	4618      	mov	r0, r3
 800672c:	3714      	adds	r7, #20
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr

08006736 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006736:	b580      	push	{r7, lr}
 8006738:	b086      	sub	sp, #24
 800673a:	af00      	add	r7, sp, #0
 800673c:	60f8      	str	r0, [r7, #12]
 800673e:	60b9      	str	r1, [r7, #8]
 8006740:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006742:	2300      	movs	r3, #0
 8006744:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800674a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006750:	2b00      	cmp	r3, #0
 8006752:	d10d      	bne.n	8006770 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d14d      	bne.n	80067f8 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	4618      	mov	r0, r3
 8006762:	f000 ff55 	bl	8007610 <xTaskPriorityDisinherit>
 8006766:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	605a      	str	r2, [r3, #4]
 800676e:	e043      	b.n	80067f8 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d119      	bne.n	80067aa <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6898      	ldr	r0, [r3, #8]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677e:	461a      	mov	r2, r3
 8006780:	68b9      	ldr	r1, [r7, #8]
 8006782:	f001 fd1f 	bl	80081c4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	689a      	ldr	r2, [r3, #8]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	441a      	add	r2, r3
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	689a      	ldr	r2, [r3, #8]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	429a      	cmp	r2, r3
 800679e:	d32b      	bcc.n	80067f8 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	609a      	str	r2, [r3, #8]
 80067a8:	e026      	b.n	80067f8 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	68d8      	ldr	r0, [r3, #12]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	461a      	mov	r2, r3
 80067b4:	68b9      	ldr	r1, [r7, #8]
 80067b6:	f001 fd05 	bl	80081c4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	68da      	ldr	r2, [r3, #12]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	425b      	negs	r3, r3
 80067c4:	441a      	add	r2, r3
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d207      	bcs.n	80067e6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	685a      	ldr	r2, [r3, #4]
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067de:	425b      	negs	r3, r3
 80067e0:	441a      	add	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d105      	bne.n	80067f8 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d002      	beq.n	80067f8 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	3b01      	subs	r3, #1
 80067f6:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006800:	697b      	ldr	r3, [r7, #20]
}
 8006802:	4618      	mov	r0, r3
 8006804:	3718      	adds	r7, #24
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}

0800680a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b082      	sub	sp, #8
 800680e:	af00      	add	r7, sp, #0
 8006810:	6078      	str	r0, [r7, #4]
 8006812:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006818:	2b00      	cmp	r3, #0
 800681a:	d018      	beq.n	800684e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	68da      	ldr	r2, [r3, #12]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006824:	441a      	add	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	68da      	ldr	r2, [r3, #12]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	429a      	cmp	r2, r3
 8006834:	d303      	bcc.n	800683e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68d9      	ldr	r1, [r3, #12]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006846:	461a      	mov	r2, r3
 8006848:	6838      	ldr	r0, [r7, #0]
 800684a:	f001 fcbb 	bl	80081c4 <memcpy>
	}
}
 800684e:	bf00      	nop
 8006850:	3708      	adds	r7, #8
 8006852:	46bd      	mov	sp, r7
 8006854:	bd80      	pop	{r7, pc}

08006856 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006856:	b580      	push	{r7, lr}
 8006858:	b084      	sub	sp, #16
 800685a:	af00      	add	r7, sp, #0
 800685c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800685e:	f001 f99d 	bl	8007b9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006868:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800686a:	e011      	b.n	8006890 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006870:	2b00      	cmp	r3, #0
 8006872:	d012      	beq.n	800689a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	3324      	adds	r3, #36	; 0x24
 8006878:	4618      	mov	r0, r3
 800687a:	f000 fc69 	bl	8007150 <xTaskRemoveFromEventList>
 800687e:	4603      	mov	r3, r0
 8006880:	2b00      	cmp	r3, #0
 8006882:	d001      	beq.n	8006888 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006884:	f000 fd3c 	bl	8007300 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006888:	7bfb      	ldrb	r3, [r7, #15]
 800688a:	3b01      	subs	r3, #1
 800688c:	b2db      	uxtb	r3, r3
 800688e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006890:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006894:	2b00      	cmp	r3, #0
 8006896:	dce9      	bgt.n	800686c <prvUnlockQueue+0x16>
 8006898:	e000      	b.n	800689c <prvUnlockQueue+0x46>
					break;
 800689a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	22ff      	movs	r2, #255	; 0xff
 80068a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80068a4:	f001 f9a8 	bl	8007bf8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80068a8:	f001 f978 	bl	8007b9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80068b2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068b4:	e011      	b.n	80068da <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d012      	beq.n	80068e4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	3310      	adds	r3, #16
 80068c2:	4618      	mov	r0, r3
 80068c4:	f000 fc44 	bl	8007150 <xTaskRemoveFromEventList>
 80068c8:	4603      	mov	r3, r0
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d001      	beq.n	80068d2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80068ce:	f000 fd17 	bl	8007300 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80068d2:	7bbb      	ldrb	r3, [r7, #14]
 80068d4:	3b01      	subs	r3, #1
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80068da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	dce9      	bgt.n	80068b6 <prvUnlockQueue+0x60>
 80068e2:	e000      	b.n	80068e6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80068e4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	22ff      	movs	r2, #255	; 0xff
 80068ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80068ee:	f001 f983 	bl	8007bf8 <vPortExitCritical>
}
 80068f2:	bf00      	nop
 80068f4:	3710      	adds	r7, #16
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b084      	sub	sp, #16
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006902:	f001 f94b 	bl	8007b9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800690a:	2b00      	cmp	r3, #0
 800690c:	d102      	bne.n	8006914 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800690e:	2301      	movs	r3, #1
 8006910:	60fb      	str	r3, [r7, #12]
 8006912:	e001      	b.n	8006918 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006914:	2300      	movs	r3, #0
 8006916:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006918:	f001 f96e 	bl	8007bf8 <vPortExitCritical>

	return xReturn;
 800691c:	68fb      	ldr	r3, [r7, #12]
}
 800691e:	4618      	mov	r0, r3
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b084      	sub	sp, #16
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800692e:	f001 f935 	bl	8007b9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800693a:	429a      	cmp	r2, r3
 800693c:	d102      	bne.n	8006944 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800693e:	2301      	movs	r3, #1
 8006940:	60fb      	str	r3, [r7, #12]
 8006942:	e001      	b.n	8006948 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006944:	2300      	movs	r3, #0
 8006946:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006948:	f001 f956 	bl	8007bf8 <vPortExitCritical>

	return xReturn;
 800694c:	68fb      	ldr	r3, [r7, #12]
}
 800694e:	4618      	mov	r0, r3
 8006950:	3710      	adds	r7, #16
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}

08006956 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006956:	b580      	push	{r7, lr}
 8006958:	b08e      	sub	sp, #56	; 0x38
 800695a:	af04      	add	r7, sp, #16
 800695c:	60f8      	str	r0, [r7, #12]
 800695e:	60b9      	str	r1, [r7, #8]
 8006960:	607a      	str	r2, [r7, #4]
 8006962:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006966:	2b00      	cmp	r3, #0
 8006968:	d109      	bne.n	800697e <xTaskCreateStatic+0x28>
	__asm volatile
 800696a:	f04f 0320 	mov.w	r3, #32
 800696e:	f383 8811 	msr	BASEPRI, r3
 8006972:	f3bf 8f6f 	isb	sy
 8006976:	f3bf 8f4f 	dsb	sy
 800697a:	623b      	str	r3, [r7, #32]
 800697c:	e7fe      	b.n	800697c <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800697e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006980:	2b00      	cmp	r3, #0
 8006982:	d109      	bne.n	8006998 <xTaskCreateStatic+0x42>
 8006984:	f04f 0320 	mov.w	r3, #32
 8006988:	f383 8811 	msr	BASEPRI, r3
 800698c:	f3bf 8f6f 	isb	sy
 8006990:	f3bf 8f4f 	dsb	sy
 8006994:	61fb      	str	r3, [r7, #28]
 8006996:	e7fe      	b.n	8006996 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006998:	235c      	movs	r3, #92	; 0x5c
 800699a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	2b5c      	cmp	r3, #92	; 0x5c
 80069a0:	d009      	beq.n	80069b6 <xTaskCreateStatic+0x60>
 80069a2:	f04f 0320 	mov.w	r3, #32
 80069a6:	f383 8811 	msr	BASEPRI, r3
 80069aa:	f3bf 8f6f 	isb	sy
 80069ae:	f3bf 8f4f 	dsb	sy
 80069b2:	61bb      	str	r3, [r7, #24]
 80069b4:	e7fe      	b.n	80069b4 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80069b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01e      	beq.n	80069fa <xTaskCreateStatic+0xa4>
 80069bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d01b      	beq.n	80069fa <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069ca:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ce:	2202      	movs	r2, #2
 80069d0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80069d4:	2300      	movs	r3, #0
 80069d6:	9303      	str	r3, [sp, #12]
 80069d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069da:	9302      	str	r3, [sp, #8]
 80069dc:	f107 0314 	add.w	r3, r7, #20
 80069e0:	9301      	str	r3, [sp, #4]
 80069e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	68b9      	ldr	r1, [r7, #8]
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f000 f850 	bl	8006a92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80069f4:	f000 f8cc 	bl	8006b90 <prvAddNewTaskToReadyList>
 80069f8:	e001      	b.n	80069fe <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 80069fa:	2300      	movs	r3, #0
 80069fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80069fe:	697b      	ldr	r3, [r7, #20]
	}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3728      	adds	r7, #40	; 0x28
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}

08006a08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b08c      	sub	sp, #48	; 0x30
 8006a0c:	af04      	add	r7, sp, #16
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	603b      	str	r3, [r7, #0]
 8006a14:	4613      	mov	r3, r2
 8006a16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a18:	88fb      	ldrh	r3, [r7, #6]
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f001 f9d7 	bl	8007dd0 <pvPortMalloc>
 8006a22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00e      	beq.n	8006a48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006a2a:	205c      	movs	r0, #92	; 0x5c
 8006a2c:	f001 f9d0 	bl	8007dd0 <pvPortMalloc>
 8006a30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d003      	beq.n	8006a40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	631a      	str	r2, [r3, #48]	; 0x30
 8006a3e:	e005      	b.n	8006a4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a40:	6978      	ldr	r0, [r7, #20]
 8006a42:	f001 fa87 	bl	8007f54 <vPortFree>
 8006a46:	e001      	b.n	8006a4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d017      	beq.n	8006a82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a5a:	88fa      	ldrh	r2, [r7, #6]
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	9303      	str	r3, [sp, #12]
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	9302      	str	r3, [sp, #8]
 8006a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a66:	9301      	str	r3, [sp, #4]
 8006a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	68b9      	ldr	r1, [r7, #8]
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	f000 f80e 	bl	8006a92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a76:	69f8      	ldr	r0, [r7, #28]
 8006a78:	f000 f88a 	bl	8006b90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	61bb      	str	r3, [r7, #24]
 8006a80:	e002      	b.n	8006a88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a82:	f04f 33ff 	mov.w	r3, #4294967295
 8006a86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a88:	69bb      	ldr	r3, [r7, #24]
	}
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	3720      	adds	r7, #32
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bd80      	pop	{r7, pc}

08006a92 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b088      	sub	sp, #32
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	60f8      	str	r0, [r7, #12]
 8006a9a:	60b9      	str	r1, [r7, #8]
 8006a9c:	607a      	str	r2, [r7, #4]
 8006a9e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	009b      	lsls	r3, r3, #2
 8006aae:	4413      	add	r3, r2
 8006ab0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	f023 0307 	bic.w	r3, r3, #7
 8006ab8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	f003 0307 	and.w	r3, r3, #7
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d009      	beq.n	8006ad8 <prvInitialiseNewTask+0x46>
 8006ac4:	f04f 0320 	mov.w	r3, #32
 8006ac8:	f383 8811 	msr	BASEPRI, r3
 8006acc:	f3bf 8f6f 	isb	sy
 8006ad0:	f3bf 8f4f 	dsb	sy
 8006ad4:	617b      	str	r3, [r7, #20]
 8006ad6:	e7fe      	b.n	8006ad6 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ad8:	2300      	movs	r3, #0
 8006ada:	61fb      	str	r3, [r7, #28]
 8006adc:	e012      	b.n	8006b04 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	69fb      	ldr	r3, [r7, #28]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	7819      	ldrb	r1, [r3, #0]
 8006ae6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	4413      	add	r3, r2
 8006aec:	3334      	adds	r3, #52	; 0x34
 8006aee:	460a      	mov	r2, r1
 8006af0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006af2:	68ba      	ldr	r2, [r7, #8]
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	4413      	add	r3, r2
 8006af8:	781b      	ldrb	r3, [r3, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d006      	beq.n	8006b0c <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	3301      	adds	r3, #1
 8006b02:	61fb      	str	r3, [r7, #28]
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	2b17      	cmp	r3, #23
 8006b08:	d9e9      	bls.n	8006ade <prvInitialiseNewTask+0x4c>
 8006b0a:	e000      	b.n	8006b0e <prvInitialiseNewTask+0x7c>
		{
			break;
 8006b0c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b18:	2b06      	cmp	r3, #6
 8006b1a:	d901      	bls.n	8006b20 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b1c:	2306      	movs	r3, #6
 8006b1e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b24:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b2a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b2e:	2200      	movs	r2, #0
 8006b30:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b34:	3304      	adds	r3, #4
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7fe ff53 	bl	80059e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b3e:	3318      	adds	r3, #24
 8006b40:	4618      	mov	r0, r3
 8006b42:	f7fe ff4e 	bl	80059e2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b4a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4e:	f1c3 0207 	rsb	r2, r3, #7
 8006b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b54:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b5a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b5e:	2200      	movs	r2, #0
 8006b60:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	68f9      	ldr	r1, [r7, #12]
 8006b6e:	69b8      	ldr	r0, [r7, #24]
 8006b70:	f000 feea 	bl	8007948 <pxPortInitialiseStack>
 8006b74:	4602      	mov	r2, r0
 8006b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b78:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d002      	beq.n	8006b86 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b86:	bf00      	nop
 8006b88:	3720      	adds	r7, #32
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
	...

08006b90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b082      	sub	sp, #8
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006b98:	f001 f800 	bl	8007b9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006b9c:	4b2a      	ldr	r3, [pc, #168]	; (8006c48 <prvAddNewTaskToReadyList+0xb8>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	4a29      	ldr	r2, [pc, #164]	; (8006c48 <prvAddNewTaskToReadyList+0xb8>)
 8006ba4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006ba6:	4b29      	ldr	r3, [pc, #164]	; (8006c4c <prvAddNewTaskToReadyList+0xbc>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d109      	bne.n	8006bc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006bae:	4a27      	ldr	r2, [pc, #156]	; (8006c4c <prvAddNewTaskToReadyList+0xbc>)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006bb4:	4b24      	ldr	r3, [pc, #144]	; (8006c48 <prvAddNewTaskToReadyList+0xb8>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d110      	bne.n	8006bde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006bbc:	f000 fbc4 	bl	8007348 <prvInitialiseTaskLists>
 8006bc0:	e00d      	b.n	8006bde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006bc2:	4b23      	ldr	r3, [pc, #140]	; (8006c50 <prvAddNewTaskToReadyList+0xc0>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d109      	bne.n	8006bde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006bca:	4b20      	ldr	r3, [pc, #128]	; (8006c4c <prvAddNewTaskToReadyList+0xbc>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d802      	bhi.n	8006bde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006bd8:	4a1c      	ldr	r2, [pc, #112]	; (8006c4c <prvAddNewTaskToReadyList+0xbc>)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006bde:	4b1d      	ldr	r3, [pc, #116]	; (8006c54 <prvAddNewTaskToReadyList+0xc4>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	3301      	adds	r3, #1
 8006be4:	4a1b      	ldr	r2, [pc, #108]	; (8006c54 <prvAddNewTaskToReadyList+0xc4>)
 8006be6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bec:	2201      	movs	r2, #1
 8006bee:	409a      	lsls	r2, r3
 8006bf0:	4b19      	ldr	r3, [pc, #100]	; (8006c58 <prvAddNewTaskToReadyList+0xc8>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	4a18      	ldr	r2, [pc, #96]	; (8006c58 <prvAddNewTaskToReadyList+0xc8>)
 8006bf8:	6013      	str	r3, [r2, #0]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bfe:	4613      	mov	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4413      	add	r3, r2
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4a15      	ldr	r2, [pc, #84]	; (8006c5c <prvAddNewTaskToReadyList+0xcc>)
 8006c08:	441a      	add	r2, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	4619      	mov	r1, r3
 8006c10:	4610      	mov	r0, r2
 8006c12:	f7fe fef3 	bl	80059fc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c16:	f000 ffef 	bl	8007bf8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c1a:	4b0d      	ldr	r3, [pc, #52]	; (8006c50 <prvAddNewTaskToReadyList+0xc0>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d00e      	beq.n	8006c40 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c22:	4b0a      	ldr	r3, [pc, #40]	; (8006c4c <prvAddNewTaskToReadyList+0xbc>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d207      	bcs.n	8006c40 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006c30:	4b0b      	ldr	r3, [pc, #44]	; (8006c60 <prvAddNewTaskToReadyList+0xd0>)
 8006c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c36:	601a      	str	r2, [r3, #0]
 8006c38:	f3bf 8f4f 	dsb	sy
 8006c3c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c40:	bf00      	nop
 8006c42:	3708      	adds	r7, #8
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	20000388 	.word	0x20000388
 8006c4c:	20000288 	.word	0x20000288
 8006c50:	20000394 	.word	0x20000394
 8006c54:	200003a4 	.word	0x200003a4
 8006c58:	20000390 	.word	0x20000390
 8006c5c:	2000028c 	.word	0x2000028c
 8006c60:	e000ed04 	.word	0xe000ed04

08006c64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d016      	beq.n	8006ca4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006c76:	4b13      	ldr	r3, [pc, #76]	; (8006cc4 <vTaskDelay+0x60>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d009      	beq.n	8006c92 <vTaskDelay+0x2e>
 8006c7e:	f04f 0320 	mov.w	r3, #32
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	60bb      	str	r3, [r7, #8]
 8006c90:	e7fe      	b.n	8006c90 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8006c92:	f000 f879 	bl	8006d88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006c96:	2100      	movs	r1, #0
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 fdef 	bl	800787c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006c9e:	f000 f881 	bl	8006da4 <xTaskResumeAll>
 8006ca2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d107      	bne.n	8006cba <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8006caa:	4b07      	ldr	r3, [pc, #28]	; (8006cc8 <vTaskDelay+0x64>)
 8006cac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cb0:	601a      	str	r2, [r3, #0]
 8006cb2:	f3bf 8f4f 	dsb	sy
 8006cb6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006cba:	bf00      	nop
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	200003b0 	.word	0x200003b0
 8006cc8:	e000ed04 	.word	0xe000ed04

08006ccc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b08a      	sub	sp, #40	; 0x28
 8006cd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006cda:	463a      	mov	r2, r7
 8006cdc:	1d39      	adds	r1, r7, #4
 8006cde:	f107 0308 	add.w	r3, r7, #8
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f7f9 fa7c 	bl	80001e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ce8:	6839      	ldr	r1, [r7, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	9202      	str	r2, [sp, #8]
 8006cf0:	9301      	str	r3, [sp, #4]
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	9300      	str	r3, [sp, #0]
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	460a      	mov	r2, r1
 8006cfa:	491d      	ldr	r1, [pc, #116]	; (8006d70 <vTaskStartScheduler+0xa4>)
 8006cfc:	481d      	ldr	r0, [pc, #116]	; (8006d74 <vTaskStartScheduler+0xa8>)
 8006cfe:	f7ff fe2a 	bl	8006956 <xTaskCreateStatic>
 8006d02:	4602      	mov	r2, r0
 8006d04:	4b1c      	ldr	r3, [pc, #112]	; (8006d78 <vTaskStartScheduler+0xac>)
 8006d06:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d08:	4b1b      	ldr	r3, [pc, #108]	; (8006d78 <vTaskStartScheduler+0xac>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d002      	beq.n	8006d16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d10:	2301      	movs	r3, #1
 8006d12:	617b      	str	r3, [r7, #20]
 8006d14:	e001      	b.n	8006d1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d16:	2300      	movs	r3, #0
 8006d18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d115      	bne.n	8006d4c <vTaskStartScheduler+0x80>
 8006d20:	f04f 0320 	mov.w	r3, #32
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006d32:	4b12      	ldr	r3, [pc, #72]	; (8006d7c <vTaskStartScheduler+0xb0>)
 8006d34:	f04f 32ff 	mov.w	r2, #4294967295
 8006d38:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d3a:	4b11      	ldr	r3, [pc, #68]	; (8006d80 <vTaskStartScheduler+0xb4>)
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006d40:	4b10      	ldr	r3, [pc, #64]	; (8006d84 <vTaskStartScheduler+0xb8>)
 8006d42:	2200      	movs	r2, #0
 8006d44:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006d46:	f000 fe8b 	bl	8007a60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006d4a:	e00d      	b.n	8006d68 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d52:	d109      	bne.n	8006d68 <vTaskStartScheduler+0x9c>
 8006d54:	f04f 0320 	mov.w	r3, #32
 8006d58:	f383 8811 	msr	BASEPRI, r3
 8006d5c:	f3bf 8f6f 	isb	sy
 8006d60:	f3bf 8f4f 	dsb	sy
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	e7fe      	b.n	8006d66 <vTaskStartScheduler+0x9a>
}
 8006d68:	bf00      	nop
 8006d6a:	3718      	adds	r7, #24
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	bd80      	pop	{r7, pc}
 8006d70:	080082d4 	.word	0x080082d4
 8006d74:	08007319 	.word	0x08007319
 8006d78:	200003ac 	.word	0x200003ac
 8006d7c:	200003a8 	.word	0x200003a8
 8006d80:	20000394 	.word	0x20000394
 8006d84:	2000038c 	.word	0x2000038c

08006d88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d88:	b480      	push	{r7}
 8006d8a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006d8c:	4b04      	ldr	r3, [pc, #16]	; (8006da0 <vTaskSuspendAll+0x18>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	3301      	adds	r3, #1
 8006d92:	4a03      	ldr	r2, [pc, #12]	; (8006da0 <vTaskSuspendAll+0x18>)
 8006d94:	6013      	str	r3, [r2, #0]
}
 8006d96:	bf00      	nop
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	200003b0 	.word	0x200003b0

08006da4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006daa:	2300      	movs	r3, #0
 8006dac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006dae:	2300      	movs	r3, #0
 8006db0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006db2:	4b41      	ldr	r3, [pc, #260]	; (8006eb8 <xTaskResumeAll+0x114>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d109      	bne.n	8006dce <xTaskResumeAll+0x2a>
 8006dba:	f04f 0320 	mov.w	r3, #32
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	603b      	str	r3, [r7, #0]
 8006dcc:	e7fe      	b.n	8006dcc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006dce:	f000 fee5 	bl	8007b9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006dd2:	4b39      	ldr	r3, [pc, #228]	; (8006eb8 <xTaskResumeAll+0x114>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	4a37      	ldr	r2, [pc, #220]	; (8006eb8 <xTaskResumeAll+0x114>)
 8006dda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ddc:	4b36      	ldr	r3, [pc, #216]	; (8006eb8 <xTaskResumeAll+0x114>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d161      	bne.n	8006ea8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006de4:	4b35      	ldr	r3, [pc, #212]	; (8006ebc <xTaskResumeAll+0x118>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d05d      	beq.n	8006ea8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dec:	e02e      	b.n	8006e4c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006dee:	4b34      	ldr	r3, [pc, #208]	; (8006ec0 <xTaskResumeAll+0x11c>)
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	3318      	adds	r3, #24
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7fe fe5b 	bl	8005ab6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	3304      	adds	r3, #4
 8006e04:	4618      	mov	r0, r3
 8006e06:	f7fe fe56 	bl	8005ab6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	2201      	movs	r2, #1
 8006e10:	409a      	lsls	r2, r3
 8006e12:	4b2c      	ldr	r3, [pc, #176]	; (8006ec4 <xTaskResumeAll+0x120>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	4a2a      	ldr	r2, [pc, #168]	; (8006ec4 <xTaskResumeAll+0x120>)
 8006e1a:	6013      	str	r3, [r2, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e20:	4613      	mov	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4413      	add	r3, r2
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	4a27      	ldr	r2, [pc, #156]	; (8006ec8 <xTaskResumeAll+0x124>)
 8006e2a:	441a      	add	r2, r3
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	3304      	adds	r3, #4
 8006e30:	4619      	mov	r1, r3
 8006e32:	4610      	mov	r0, r2
 8006e34:	f7fe fde2 	bl	80059fc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e3c:	4b23      	ldr	r3, [pc, #140]	; (8006ecc <xTaskResumeAll+0x128>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d302      	bcc.n	8006e4c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8006e46:	4b22      	ldr	r3, [pc, #136]	; (8006ed0 <xTaskResumeAll+0x12c>)
 8006e48:	2201      	movs	r2, #1
 8006e4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e4c:	4b1c      	ldr	r3, [pc, #112]	; (8006ec0 <xTaskResumeAll+0x11c>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1cc      	bne.n	8006dee <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d001      	beq.n	8006e5e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e5a:	f000 fb0f 	bl	800747c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006e5e:	4b1d      	ldr	r3, [pc, #116]	; (8006ed4 <xTaskResumeAll+0x130>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d010      	beq.n	8006e8c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e6a:	f000 f837 	bl	8006edc <xTaskIncrementTick>
 8006e6e:	4603      	mov	r3, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d002      	beq.n	8006e7a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8006e74:	4b16      	ldr	r3, [pc, #88]	; (8006ed0 <xTaskResumeAll+0x12c>)
 8006e76:	2201      	movs	r2, #1
 8006e78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1f1      	bne.n	8006e6a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8006e86:	4b13      	ldr	r3, [pc, #76]	; (8006ed4 <xTaskResumeAll+0x130>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e8c:	4b10      	ldr	r3, [pc, #64]	; (8006ed0 <xTaskResumeAll+0x12c>)
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d009      	beq.n	8006ea8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e94:	2301      	movs	r3, #1
 8006e96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e98:	4b0f      	ldr	r3, [pc, #60]	; (8006ed8 <xTaskResumeAll+0x134>)
 8006e9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e9e:	601a      	str	r2, [r3, #0]
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ea8:	f000 fea6 	bl	8007bf8 <vPortExitCritical>

	return xAlreadyYielded;
 8006eac:	68bb      	ldr	r3, [r7, #8]
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3710      	adds	r7, #16
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
 8006eb6:	bf00      	nop
 8006eb8:	200003b0 	.word	0x200003b0
 8006ebc:	20000388 	.word	0x20000388
 8006ec0:	20000348 	.word	0x20000348
 8006ec4:	20000390 	.word	0x20000390
 8006ec8:	2000028c 	.word	0x2000028c
 8006ecc:	20000288 	.word	0x20000288
 8006ed0:	2000039c 	.word	0x2000039c
 8006ed4:	20000398 	.word	0x20000398
 8006ed8:	e000ed04 	.word	0xe000ed04

08006edc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b086      	sub	sp, #24
 8006ee0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ee6:	4b50      	ldr	r3, [pc, #320]	; (8007028 <xTaskIncrementTick+0x14c>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f040 808c 	bne.w	8007008 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ef0:	4b4e      	ldr	r3, [pc, #312]	; (800702c <xTaskIncrementTick+0x150>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ef8:	4a4c      	ldr	r2, [pc, #304]	; (800702c <xTaskIncrementTick+0x150>)
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d11f      	bne.n	8006f44 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8006f04:	4b4a      	ldr	r3, [pc, #296]	; (8007030 <xTaskIncrementTick+0x154>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d009      	beq.n	8006f22 <xTaskIncrementTick+0x46>
 8006f0e:	f04f 0320 	mov.w	r3, #32
 8006f12:	f383 8811 	msr	BASEPRI, r3
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	f3bf 8f4f 	dsb	sy
 8006f1e:	603b      	str	r3, [r7, #0]
 8006f20:	e7fe      	b.n	8006f20 <xTaskIncrementTick+0x44>
 8006f22:	4b43      	ldr	r3, [pc, #268]	; (8007030 <xTaskIncrementTick+0x154>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	60fb      	str	r3, [r7, #12]
 8006f28:	4b42      	ldr	r3, [pc, #264]	; (8007034 <xTaskIncrementTick+0x158>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a40      	ldr	r2, [pc, #256]	; (8007030 <xTaskIncrementTick+0x154>)
 8006f2e:	6013      	str	r3, [r2, #0]
 8006f30:	4a40      	ldr	r2, [pc, #256]	; (8007034 <xTaskIncrementTick+0x158>)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6013      	str	r3, [r2, #0]
 8006f36:	4b40      	ldr	r3, [pc, #256]	; (8007038 <xTaskIncrementTick+0x15c>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3301      	adds	r3, #1
 8006f3c:	4a3e      	ldr	r2, [pc, #248]	; (8007038 <xTaskIncrementTick+0x15c>)
 8006f3e:	6013      	str	r3, [r2, #0]
 8006f40:	f000 fa9c 	bl	800747c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f44:	4b3d      	ldr	r3, [pc, #244]	; (800703c <xTaskIncrementTick+0x160>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	693a      	ldr	r2, [r7, #16]
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d34d      	bcc.n	8006fea <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f4e:	4b38      	ldr	r3, [pc, #224]	; (8007030 <xTaskIncrementTick+0x154>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d101      	bne.n	8006f5c <xTaskIncrementTick+0x80>
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e000      	b.n	8006f5e <xTaskIncrementTick+0x82>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d004      	beq.n	8006f6c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f62:	4b36      	ldr	r3, [pc, #216]	; (800703c <xTaskIncrementTick+0x160>)
 8006f64:	f04f 32ff 	mov.w	r2, #4294967295
 8006f68:	601a      	str	r2, [r3, #0]
					break;
 8006f6a:	e03e      	b.n	8006fea <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006f6c:	4b30      	ldr	r3, [pc, #192]	; (8007030 <xTaskIncrementTick+0x154>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d203      	bcs.n	8006f8c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f84:	4a2d      	ldr	r2, [pc, #180]	; (800703c <xTaskIncrementTick+0x160>)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6013      	str	r3, [r2, #0]
						break;
 8006f8a:	e02e      	b.n	8006fea <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	3304      	adds	r3, #4
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7fe fd90 	bl	8005ab6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d004      	beq.n	8006fa8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	3318      	adds	r3, #24
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fe fd87 	bl	8005ab6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fac:	2201      	movs	r2, #1
 8006fae:	409a      	lsls	r2, r3
 8006fb0:	4b23      	ldr	r3, [pc, #140]	; (8007040 <xTaskIncrementTick+0x164>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	4a22      	ldr	r2, [pc, #136]	; (8007040 <xTaskIncrementTick+0x164>)
 8006fb8:	6013      	str	r3, [r2, #0]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fbe:	4613      	mov	r3, r2
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	4413      	add	r3, r2
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	4a1f      	ldr	r2, [pc, #124]	; (8007044 <xTaskIncrementTick+0x168>)
 8006fc8:	441a      	add	r2, r3
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	3304      	adds	r3, #4
 8006fce:	4619      	mov	r1, r3
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	f7fe fd13 	bl	80059fc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fda:	4b1b      	ldr	r3, [pc, #108]	; (8007048 <xTaskIncrementTick+0x16c>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d3b4      	bcc.n	8006f4e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fe8:	e7b1      	b.n	8006f4e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fea:	4b17      	ldr	r3, [pc, #92]	; (8007048 <xTaskIncrementTick+0x16c>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ff0:	4914      	ldr	r1, [pc, #80]	; (8007044 <xTaskIncrementTick+0x168>)
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4413      	add	r3, r2
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	440b      	add	r3, r1
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d907      	bls.n	8007012 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8007002:	2301      	movs	r3, #1
 8007004:	617b      	str	r3, [r7, #20]
 8007006:	e004      	b.n	8007012 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8007008:	4b10      	ldr	r3, [pc, #64]	; (800704c <xTaskIncrementTick+0x170>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	3301      	adds	r3, #1
 800700e:	4a0f      	ldr	r2, [pc, #60]	; (800704c <xTaskIncrementTick+0x170>)
 8007010:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007012:	4b0f      	ldr	r3, [pc, #60]	; (8007050 <xTaskIncrementTick+0x174>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d001      	beq.n	800701e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800701a:	2301      	movs	r3, #1
 800701c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800701e:	697b      	ldr	r3, [r7, #20]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	200003b0 	.word	0x200003b0
 800702c:	2000038c 	.word	0x2000038c
 8007030:	20000340 	.word	0x20000340
 8007034:	20000344 	.word	0x20000344
 8007038:	200003a0 	.word	0x200003a0
 800703c:	200003a8 	.word	0x200003a8
 8007040:	20000390 	.word	0x20000390
 8007044:	2000028c 	.word	0x2000028c
 8007048:	20000288 	.word	0x20000288
 800704c:	20000398 	.word	0x20000398
 8007050:	2000039c 	.word	0x2000039c

08007054 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007054:	b480      	push	{r7}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800705a:	4b26      	ldr	r3, [pc, #152]	; (80070f4 <vTaskSwitchContext+0xa0>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d003      	beq.n	800706a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007062:	4b25      	ldr	r3, [pc, #148]	; (80070f8 <vTaskSwitchContext+0xa4>)
 8007064:	2201      	movs	r2, #1
 8007066:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007068:	e03e      	b.n	80070e8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800706a:	4b23      	ldr	r3, [pc, #140]	; (80070f8 <vTaskSwitchContext+0xa4>)
 800706c:	2200      	movs	r2, #0
 800706e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007070:	4b22      	ldr	r3, [pc, #136]	; (80070fc <vTaskSwitchContext+0xa8>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	fab3 f383 	clz	r3, r3
 800707c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800707e:	7afb      	ldrb	r3, [r7, #11]
 8007080:	f1c3 031f 	rsb	r3, r3, #31
 8007084:	617b      	str	r3, [r7, #20]
 8007086:	491e      	ldr	r1, [pc, #120]	; (8007100 <vTaskSwitchContext+0xac>)
 8007088:	697a      	ldr	r2, [r7, #20]
 800708a:	4613      	mov	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4413      	add	r3, r2
 8007090:	009b      	lsls	r3, r3, #2
 8007092:	440b      	add	r3, r1
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d109      	bne.n	80070ae <vTaskSwitchContext+0x5a>
	__asm volatile
 800709a:	f04f 0320 	mov.w	r3, #32
 800709e:	f383 8811 	msr	BASEPRI, r3
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	f3bf 8f4f 	dsb	sy
 80070aa:	607b      	str	r3, [r7, #4]
 80070ac:	e7fe      	b.n	80070ac <vTaskSwitchContext+0x58>
 80070ae:	697a      	ldr	r2, [r7, #20]
 80070b0:	4613      	mov	r3, r2
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4413      	add	r3, r2
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	4a11      	ldr	r2, [pc, #68]	; (8007100 <vTaskSwitchContext+0xac>)
 80070ba:	4413      	add	r3, r2
 80070bc:	613b      	str	r3, [r7, #16]
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	605a      	str	r2, [r3, #4]
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	685a      	ldr	r2, [r3, #4]
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	3308      	adds	r3, #8
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d104      	bne.n	80070de <vTaskSwitchContext+0x8a>
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	685a      	ldr	r2, [r3, #4]
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	605a      	str	r2, [r3, #4]
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	4a07      	ldr	r2, [pc, #28]	; (8007104 <vTaskSwitchContext+0xb0>)
 80070e6:	6013      	str	r3, [r2, #0]
}
 80070e8:	bf00      	nop
 80070ea:	371c      	adds	r7, #28
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	200003b0 	.word	0x200003b0
 80070f8:	2000039c 	.word	0x2000039c
 80070fc:	20000390 	.word	0x20000390
 8007100:	2000028c 	.word	0x2000028c
 8007104:	20000288 	.word	0x20000288

08007108 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d109      	bne.n	800712c <vTaskPlaceOnEventList+0x24>
 8007118:	f04f 0320 	mov.w	r3, #32
 800711c:	f383 8811 	msr	BASEPRI, r3
 8007120:	f3bf 8f6f 	isb	sy
 8007124:	f3bf 8f4f 	dsb	sy
 8007128:	60fb      	str	r3, [r7, #12]
 800712a:	e7fe      	b.n	800712a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800712c:	4b07      	ldr	r3, [pc, #28]	; (800714c <vTaskPlaceOnEventList+0x44>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3318      	adds	r3, #24
 8007132:	4619      	mov	r1, r3
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f7fe fc85 	bl	8005a44 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800713a:	2101      	movs	r1, #1
 800713c:	6838      	ldr	r0, [r7, #0]
 800713e:	f000 fb9d 	bl	800787c <prvAddCurrentTaskToDelayedList>
}
 8007142:	bf00      	nop
 8007144:	3710      	adds	r7, #16
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	20000288 	.word	0x20000288

08007150 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	68db      	ldr	r3, [r3, #12]
 800715e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007160:	693b      	ldr	r3, [r7, #16]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d109      	bne.n	800717a <xTaskRemoveFromEventList+0x2a>
 8007166:	f04f 0320 	mov.w	r3, #32
 800716a:	f383 8811 	msr	BASEPRI, r3
 800716e:	f3bf 8f6f 	isb	sy
 8007172:	f3bf 8f4f 	dsb	sy
 8007176:	60fb      	str	r3, [r7, #12]
 8007178:	e7fe      	b.n	8007178 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800717a:	693b      	ldr	r3, [r7, #16]
 800717c:	3318      	adds	r3, #24
 800717e:	4618      	mov	r0, r3
 8007180:	f7fe fc99 	bl	8005ab6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007184:	4b1d      	ldr	r3, [pc, #116]	; (80071fc <xTaskRemoveFromEventList+0xac>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d11c      	bne.n	80071c6 <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	3304      	adds	r3, #4
 8007190:	4618      	mov	r0, r3
 8007192:	f7fe fc90 	bl	8005ab6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719a:	2201      	movs	r2, #1
 800719c:	409a      	lsls	r2, r3
 800719e:	4b18      	ldr	r3, [pc, #96]	; (8007200 <xTaskRemoveFromEventList+0xb0>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	4a16      	ldr	r2, [pc, #88]	; (8007200 <xTaskRemoveFromEventList+0xb0>)
 80071a6:	6013      	str	r3, [r2, #0]
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ac:	4613      	mov	r3, r2
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	4413      	add	r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	4a13      	ldr	r2, [pc, #76]	; (8007204 <xTaskRemoveFromEventList+0xb4>)
 80071b6:	441a      	add	r2, r3
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	3304      	adds	r3, #4
 80071bc:	4619      	mov	r1, r3
 80071be:	4610      	mov	r0, r2
 80071c0:	f7fe fc1c 	bl	80059fc <vListInsertEnd>
 80071c4:	e005      	b.n	80071d2 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	3318      	adds	r3, #24
 80071ca:	4619      	mov	r1, r3
 80071cc:	480e      	ldr	r0, [pc, #56]	; (8007208 <xTaskRemoveFromEventList+0xb8>)
 80071ce:	f7fe fc15 	bl	80059fc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d6:	4b0d      	ldr	r3, [pc, #52]	; (800720c <xTaskRemoveFromEventList+0xbc>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071dc:	429a      	cmp	r2, r3
 80071de:	d905      	bls.n	80071ec <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80071e0:	2301      	movs	r3, #1
 80071e2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80071e4:	4b0a      	ldr	r3, [pc, #40]	; (8007210 <xTaskRemoveFromEventList+0xc0>)
 80071e6:	2201      	movs	r2, #1
 80071e8:	601a      	str	r2, [r3, #0]
 80071ea:	e001      	b.n	80071f0 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80071ec:	2300      	movs	r3, #0
 80071ee:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80071f0:	697b      	ldr	r3, [r7, #20]
}
 80071f2:	4618      	mov	r0, r3
 80071f4:	3718      	adds	r7, #24
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	bf00      	nop
 80071fc:	200003b0 	.word	0x200003b0
 8007200:	20000390 	.word	0x20000390
 8007204:	2000028c 	.word	0x2000028c
 8007208:	20000348 	.word	0x20000348
 800720c:	20000288 	.word	0x20000288
 8007210:	2000039c 	.word	0x2000039c

08007214 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800721c:	4b06      	ldr	r3, [pc, #24]	; (8007238 <vTaskInternalSetTimeOutState+0x24>)
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007224:	4b05      	ldr	r3, [pc, #20]	; (800723c <vTaskInternalSetTimeOutState+0x28>)
 8007226:	681a      	ldr	r2, [r3, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	605a      	str	r2, [r3, #4]
}
 800722c:	bf00      	nop
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr
 8007238:	200003a0 	.word	0x200003a0
 800723c:	2000038c 	.word	0x2000038c

08007240 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b088      	sub	sp, #32
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d109      	bne.n	8007264 <xTaskCheckForTimeOut+0x24>
 8007250:	f04f 0320 	mov.w	r3, #32
 8007254:	f383 8811 	msr	BASEPRI, r3
 8007258:	f3bf 8f6f 	isb	sy
 800725c:	f3bf 8f4f 	dsb	sy
 8007260:	613b      	str	r3, [r7, #16]
 8007262:	e7fe      	b.n	8007262 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d109      	bne.n	800727e <xTaskCheckForTimeOut+0x3e>
 800726a:	f04f 0320 	mov.w	r3, #32
 800726e:	f383 8811 	msr	BASEPRI, r3
 8007272:	f3bf 8f6f 	isb	sy
 8007276:	f3bf 8f4f 	dsb	sy
 800727a:	60fb      	str	r3, [r7, #12]
 800727c:	e7fe      	b.n	800727c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800727e:	f000 fc8d 	bl	8007b9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007282:	4b1d      	ldr	r3, [pc, #116]	; (80072f8 <xTaskCheckForTimeOut+0xb8>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	69ba      	ldr	r2, [r7, #24]
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800729a:	d102      	bne.n	80072a2 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800729c:	2300      	movs	r3, #0
 800729e:	61fb      	str	r3, [r7, #28]
 80072a0:	e023      	b.n	80072ea <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	4b15      	ldr	r3, [pc, #84]	; (80072fc <xTaskCheckForTimeOut+0xbc>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	429a      	cmp	r2, r3
 80072ac:	d007      	beq.n	80072be <xTaskCheckForTimeOut+0x7e>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	69ba      	ldr	r2, [r7, #24]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d302      	bcc.n	80072be <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80072b8:	2301      	movs	r3, #1
 80072ba:	61fb      	str	r3, [r7, #28]
 80072bc:	e015      	b.n	80072ea <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	697a      	ldr	r2, [r7, #20]
 80072c4:	429a      	cmp	r2, r3
 80072c6:	d20b      	bcs.n	80072e0 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	1ad2      	subs	r2, r2, r3
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f7ff ff9d 	bl	8007214 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80072da:	2300      	movs	r3, #0
 80072dc:	61fb      	str	r3, [r7, #28]
 80072de:	e004      	b.n	80072ea <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	2200      	movs	r2, #0
 80072e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072e6:	2301      	movs	r3, #1
 80072e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80072ea:	f000 fc85 	bl	8007bf8 <vPortExitCritical>

	return xReturn;
 80072ee:	69fb      	ldr	r3, [r7, #28]
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3720      	adds	r7, #32
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	2000038c 	.word	0x2000038c
 80072fc:	200003a0 	.word	0x200003a0

08007300 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007300:	b480      	push	{r7}
 8007302:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007304:	4b03      	ldr	r3, [pc, #12]	; (8007314 <vTaskMissedYield+0x14>)
 8007306:	2201      	movs	r2, #1
 8007308:	601a      	str	r2, [r3, #0]
}
 800730a:	bf00      	nop
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr
 8007314:	2000039c 	.word	0x2000039c

08007318 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b082      	sub	sp, #8
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007320:	f000 f852 	bl	80073c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007324:	4b06      	ldr	r3, [pc, #24]	; (8007340 <prvIdleTask+0x28>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d9f9      	bls.n	8007320 <prvIdleTask+0x8>
			{
				taskYIELD();
 800732c:	4b05      	ldr	r3, [pc, #20]	; (8007344 <prvIdleTask+0x2c>)
 800732e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	f3bf 8f4f 	dsb	sy
 8007338:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800733c:	e7f0      	b.n	8007320 <prvIdleTask+0x8>
 800733e:	bf00      	nop
 8007340:	2000028c 	.word	0x2000028c
 8007344:	e000ed04 	.word	0xe000ed04

08007348 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800734e:	2300      	movs	r3, #0
 8007350:	607b      	str	r3, [r7, #4]
 8007352:	e00c      	b.n	800736e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	4613      	mov	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4413      	add	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	4a12      	ldr	r2, [pc, #72]	; (80073a8 <prvInitialiseTaskLists+0x60>)
 8007360:	4413      	add	r3, r2
 8007362:	4618      	mov	r0, r3
 8007364:	f7fe fb1d 	bl	80059a2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	3301      	adds	r3, #1
 800736c:	607b      	str	r3, [r7, #4]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2b06      	cmp	r3, #6
 8007372:	d9ef      	bls.n	8007354 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007374:	480d      	ldr	r0, [pc, #52]	; (80073ac <prvInitialiseTaskLists+0x64>)
 8007376:	f7fe fb14 	bl	80059a2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800737a:	480d      	ldr	r0, [pc, #52]	; (80073b0 <prvInitialiseTaskLists+0x68>)
 800737c:	f7fe fb11 	bl	80059a2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007380:	480c      	ldr	r0, [pc, #48]	; (80073b4 <prvInitialiseTaskLists+0x6c>)
 8007382:	f7fe fb0e 	bl	80059a2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007386:	480c      	ldr	r0, [pc, #48]	; (80073b8 <prvInitialiseTaskLists+0x70>)
 8007388:	f7fe fb0b 	bl	80059a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800738c:	480b      	ldr	r0, [pc, #44]	; (80073bc <prvInitialiseTaskLists+0x74>)
 800738e:	f7fe fb08 	bl	80059a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007392:	4b0b      	ldr	r3, [pc, #44]	; (80073c0 <prvInitialiseTaskLists+0x78>)
 8007394:	4a05      	ldr	r2, [pc, #20]	; (80073ac <prvInitialiseTaskLists+0x64>)
 8007396:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007398:	4b0a      	ldr	r3, [pc, #40]	; (80073c4 <prvInitialiseTaskLists+0x7c>)
 800739a:	4a05      	ldr	r2, [pc, #20]	; (80073b0 <prvInitialiseTaskLists+0x68>)
 800739c:	601a      	str	r2, [r3, #0]
}
 800739e:	bf00      	nop
 80073a0:	3708      	adds	r7, #8
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	bf00      	nop
 80073a8:	2000028c 	.word	0x2000028c
 80073ac:	20000318 	.word	0x20000318
 80073b0:	2000032c 	.word	0x2000032c
 80073b4:	20000348 	.word	0x20000348
 80073b8:	2000035c 	.word	0x2000035c
 80073bc:	20000374 	.word	0x20000374
 80073c0:	20000340 	.word	0x20000340
 80073c4:	20000344 	.word	0x20000344

080073c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073ce:	e019      	b.n	8007404 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80073d0:	f000 fbe4 	bl	8007b9c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80073d4:	4b0f      	ldr	r3, [pc, #60]	; (8007414 <prvCheckTasksWaitingTermination+0x4c>)
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	3304      	adds	r3, #4
 80073e0:	4618      	mov	r0, r3
 80073e2:	f7fe fb68 	bl	8005ab6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073e6:	4b0c      	ldr	r3, [pc, #48]	; (8007418 <prvCheckTasksWaitingTermination+0x50>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	3b01      	subs	r3, #1
 80073ec:	4a0a      	ldr	r2, [pc, #40]	; (8007418 <prvCheckTasksWaitingTermination+0x50>)
 80073ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80073f0:	4b0a      	ldr	r3, [pc, #40]	; (800741c <prvCheckTasksWaitingTermination+0x54>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	3b01      	subs	r3, #1
 80073f6:	4a09      	ldr	r2, [pc, #36]	; (800741c <prvCheckTasksWaitingTermination+0x54>)
 80073f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80073fa:	f000 fbfd 	bl	8007bf8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f80e 	bl	8007420 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007404:	4b05      	ldr	r3, [pc, #20]	; (800741c <prvCheckTasksWaitingTermination+0x54>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d1e1      	bne.n	80073d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800740c:	bf00      	nop
 800740e:	3708      	adds	r7, #8
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}
 8007414:	2000035c 	.word	0x2000035c
 8007418:	20000388 	.word	0x20000388
 800741c:	20000370 	.word	0x20000370

08007420 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800742e:	2b00      	cmp	r3, #0
 8007430:	d108      	bne.n	8007444 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007436:	4618      	mov	r0, r3
 8007438:	f000 fd8c 	bl	8007f54 <vPortFree>
				vPortFree( pxTCB );
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 fd89 	bl	8007f54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007442:	e017      	b.n	8007474 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800744a:	2b01      	cmp	r3, #1
 800744c:	d103      	bne.n	8007456 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f000 fd80 	bl	8007f54 <vPortFree>
	}
 8007454:	e00e      	b.n	8007474 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800745c:	2b02      	cmp	r3, #2
 800745e:	d009      	beq.n	8007474 <prvDeleteTCB+0x54>
 8007460:	f04f 0320 	mov.w	r3, #32
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	60fb      	str	r3, [r7, #12]
 8007472:	e7fe      	b.n	8007472 <prvDeleteTCB+0x52>
	}
 8007474:	bf00      	nop
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007482:	4b0f      	ldr	r3, [pc, #60]	; (80074c0 <prvResetNextTaskUnblockTime+0x44>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d101      	bne.n	8007490 <prvResetNextTaskUnblockTime+0x14>
 800748c:	2301      	movs	r3, #1
 800748e:	e000      	b.n	8007492 <prvResetNextTaskUnblockTime+0x16>
 8007490:	2300      	movs	r3, #0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d004      	beq.n	80074a0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007496:	4b0b      	ldr	r3, [pc, #44]	; (80074c4 <prvResetNextTaskUnblockTime+0x48>)
 8007498:	f04f 32ff 	mov.w	r2, #4294967295
 800749c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800749e:	e008      	b.n	80074b2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80074a0:	4b07      	ldr	r3, [pc, #28]	; (80074c0 <prvResetNextTaskUnblockTime+0x44>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	68db      	ldr	r3, [r3, #12]
 80074a8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	4a05      	ldr	r2, [pc, #20]	; (80074c4 <prvResetNextTaskUnblockTime+0x48>)
 80074b0:	6013      	str	r3, [r2, #0]
}
 80074b2:	bf00      	nop
 80074b4:	370c      	adds	r7, #12
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr
 80074be:	bf00      	nop
 80074c0:	20000340 	.word	0x20000340
 80074c4:	200003a8 	.word	0x200003a8

080074c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80074ce:	4b0b      	ldr	r3, [pc, #44]	; (80074fc <xTaskGetSchedulerState+0x34>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d102      	bne.n	80074dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80074d6:	2301      	movs	r3, #1
 80074d8:	607b      	str	r3, [r7, #4]
 80074da:	e008      	b.n	80074ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80074dc:	4b08      	ldr	r3, [pc, #32]	; (8007500 <xTaskGetSchedulerState+0x38>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d102      	bne.n	80074ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80074e4:	2302      	movs	r3, #2
 80074e6:	607b      	str	r3, [r7, #4]
 80074e8:	e001      	b.n	80074ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80074ea:	2300      	movs	r3, #0
 80074ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80074ee:	687b      	ldr	r3, [r7, #4]
	}
 80074f0:	4618      	mov	r0, r3
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr
 80074fc:	20000394 	.word	0x20000394
 8007500:	200003b0 	.word	0x200003b0

08007504 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007510:	2300      	movs	r3, #0
 8007512:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d06e      	beq.n	80075f8 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800751e:	4b39      	ldr	r3, [pc, #228]	; (8007604 <xTaskPriorityInherit+0x100>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007524:	429a      	cmp	r2, r3
 8007526:	d25e      	bcs.n	80075e6 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	699b      	ldr	r3, [r3, #24]
 800752c:	2b00      	cmp	r3, #0
 800752e:	db06      	blt.n	800753e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007530:	4b34      	ldr	r3, [pc, #208]	; (8007604 <xTaskPriorityInherit+0x100>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007536:	f1c3 0207 	rsb	r2, r3, #7
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	6959      	ldr	r1, [r3, #20]
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007546:	4613      	mov	r3, r2
 8007548:	009b      	lsls	r3, r3, #2
 800754a:	4413      	add	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4a2e      	ldr	r2, [pc, #184]	; (8007608 <xTaskPriorityInherit+0x104>)
 8007550:	4413      	add	r3, r2
 8007552:	4299      	cmp	r1, r3
 8007554:	d101      	bne.n	800755a <xTaskPriorityInherit+0x56>
 8007556:	2301      	movs	r3, #1
 8007558:	e000      	b.n	800755c <xTaskPriorityInherit+0x58>
 800755a:	2300      	movs	r3, #0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d03a      	beq.n	80075d6 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	3304      	adds	r3, #4
 8007564:	4618      	mov	r0, r3
 8007566:	f7fe faa6 	bl	8005ab6 <uxListRemove>
 800756a:	4603      	mov	r3, r0
 800756c:	2b00      	cmp	r3, #0
 800756e:	d115      	bne.n	800759c <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007574:	4924      	ldr	r1, [pc, #144]	; (8007608 <xTaskPriorityInherit+0x104>)
 8007576:	4613      	mov	r3, r2
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	4413      	add	r3, r2
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	440b      	add	r3, r1
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d10a      	bne.n	800759c <xTaskPriorityInherit+0x98>
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800758a:	2201      	movs	r2, #1
 800758c:	fa02 f303 	lsl.w	r3, r2, r3
 8007590:	43da      	mvns	r2, r3
 8007592:	4b1e      	ldr	r3, [pc, #120]	; (800760c <xTaskPriorityInherit+0x108>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4013      	ands	r3, r2
 8007598:	4a1c      	ldr	r2, [pc, #112]	; (800760c <xTaskPriorityInherit+0x108>)
 800759a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800759c:	4b19      	ldr	r3, [pc, #100]	; (8007604 <xTaskPriorityInherit+0x100>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075aa:	2201      	movs	r2, #1
 80075ac:	409a      	lsls	r2, r3
 80075ae:	4b17      	ldr	r3, [pc, #92]	; (800760c <xTaskPriorityInherit+0x108>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4313      	orrs	r3, r2
 80075b4:	4a15      	ldr	r2, [pc, #84]	; (800760c <xTaskPriorityInherit+0x108>)
 80075b6:	6013      	str	r3, [r2, #0]
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075bc:	4613      	mov	r3, r2
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	4a10      	ldr	r2, [pc, #64]	; (8007608 <xTaskPriorityInherit+0x104>)
 80075c6:	441a      	add	r2, r3
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	3304      	adds	r3, #4
 80075cc:	4619      	mov	r1, r3
 80075ce:	4610      	mov	r0, r2
 80075d0:	f7fe fa14 	bl	80059fc <vListInsertEnd>
 80075d4:	e004      	b.n	80075e0 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80075d6:	4b0b      	ldr	r3, [pc, #44]	; (8007604 <xTaskPriorityInherit+0x100>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80075e0:	2301      	movs	r3, #1
 80075e2:	60fb      	str	r3, [r7, #12]
 80075e4:	e008      	b.n	80075f8 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075ea:	4b06      	ldr	r3, [pc, #24]	; (8007604 <xTaskPriorityInherit+0x100>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d201      	bcs.n	80075f8 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80075f4:	2301      	movs	r3, #1
 80075f6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80075f8:	68fb      	ldr	r3, [r7, #12]
	}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	20000288 	.word	0x20000288
 8007608:	2000028c 	.word	0x2000028c
 800760c:	20000390 	.word	0x20000390

08007610 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007610:	b580      	push	{r7, lr}
 8007612:	b086      	sub	sp, #24
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800761c:	2300      	movs	r3, #0
 800761e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d06c      	beq.n	8007700 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007626:	4b39      	ldr	r3, [pc, #228]	; (800770c <xTaskPriorityDisinherit+0xfc>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	429a      	cmp	r2, r3
 800762e:	d009      	beq.n	8007644 <xTaskPriorityDisinherit+0x34>
 8007630:	f04f 0320 	mov.w	r3, #32
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	60fb      	str	r3, [r7, #12]
 8007642:	e7fe      	b.n	8007642 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007648:	2b00      	cmp	r3, #0
 800764a:	d109      	bne.n	8007660 <xTaskPriorityDisinherit+0x50>
 800764c:	f04f 0320 	mov.w	r3, #32
 8007650:	f383 8811 	msr	BASEPRI, r3
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	60bb      	str	r3, [r7, #8]
 800765e:	e7fe      	b.n	800765e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007664:	1e5a      	subs	r2, r3, #1
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007672:	429a      	cmp	r2, r3
 8007674:	d044      	beq.n	8007700 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800767a:	2b00      	cmp	r3, #0
 800767c:	d140      	bne.n	8007700 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	3304      	adds	r3, #4
 8007682:	4618      	mov	r0, r3
 8007684:	f7fe fa17 	bl	8005ab6 <uxListRemove>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d115      	bne.n	80076ba <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007692:	491f      	ldr	r1, [pc, #124]	; (8007710 <xTaskPriorityDisinherit+0x100>)
 8007694:	4613      	mov	r3, r2
 8007696:	009b      	lsls	r3, r3, #2
 8007698:	4413      	add	r3, r2
 800769a:	009b      	lsls	r3, r3, #2
 800769c:	440b      	add	r3, r1
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d10a      	bne.n	80076ba <xTaskPriorityDisinherit+0xaa>
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a8:	2201      	movs	r2, #1
 80076aa:	fa02 f303 	lsl.w	r3, r2, r3
 80076ae:	43da      	mvns	r2, r3
 80076b0:	4b18      	ldr	r3, [pc, #96]	; (8007714 <xTaskPriorityDisinherit+0x104>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4013      	ands	r3, r2
 80076b6:	4a17      	ldr	r2, [pc, #92]	; (8007714 <xTaskPriorityDisinherit+0x104>)
 80076b8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076c6:	f1c3 0207 	rsb	r2, r3, #7
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d2:	2201      	movs	r2, #1
 80076d4:	409a      	lsls	r2, r3
 80076d6:	4b0f      	ldr	r3, [pc, #60]	; (8007714 <xTaskPriorityDisinherit+0x104>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4313      	orrs	r3, r2
 80076dc:	4a0d      	ldr	r2, [pc, #52]	; (8007714 <xTaskPriorityDisinherit+0x104>)
 80076de:	6013      	str	r3, [r2, #0]
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e4:	4613      	mov	r3, r2
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	4413      	add	r3, r2
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	4a08      	ldr	r2, [pc, #32]	; (8007710 <xTaskPriorityDisinherit+0x100>)
 80076ee:	441a      	add	r2, r3
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	3304      	adds	r3, #4
 80076f4:	4619      	mov	r1, r3
 80076f6:	4610      	mov	r0, r2
 80076f8:	f7fe f980 	bl	80059fc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80076fc:	2301      	movs	r3, #1
 80076fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007700:	697b      	ldr	r3, [r7, #20]
	}
 8007702:	4618      	mov	r0, r3
 8007704:	3718      	adds	r7, #24
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	20000288 	.word	0x20000288
 8007710:	2000028c 	.word	0x2000028c
 8007714:	20000390 	.word	0x20000390

08007718 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007718:	b580      	push	{r7, lr}
 800771a:	b088      	sub	sp, #32
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
 8007720:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007726:	2301      	movs	r3, #1
 8007728:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2b00      	cmp	r3, #0
 800772e:	f000 8086 	beq.w	800783e <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007736:	2b00      	cmp	r3, #0
 8007738:	d109      	bne.n	800774e <vTaskPriorityDisinheritAfterTimeout+0x36>
 800773a:	f04f 0320 	mov.w	r3, #32
 800773e:	f383 8811 	msr	BASEPRI, r3
 8007742:	f3bf 8f6f 	isb	sy
 8007746:	f3bf 8f4f 	dsb	sy
 800774a:	60fb      	str	r3, [r7, #12]
 800774c:	e7fe      	b.n	800774c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	429a      	cmp	r2, r3
 8007756:	d902      	bls.n	800775e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	61fb      	str	r3, [r7, #28]
 800775c:	e002      	b.n	8007764 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800775e:	69bb      	ldr	r3, [r7, #24]
 8007760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007762:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007768:	69fa      	ldr	r2, [r7, #28]
 800776a:	429a      	cmp	r2, r3
 800776c:	d067      	beq.n	800783e <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800776e:	69bb      	ldr	r3, [r7, #24]
 8007770:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007772:	697a      	ldr	r2, [r7, #20]
 8007774:	429a      	cmp	r2, r3
 8007776:	d162      	bne.n	800783e <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007778:	4b33      	ldr	r3, [pc, #204]	; (8007848 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	69ba      	ldr	r2, [r7, #24]
 800777e:	429a      	cmp	r2, r3
 8007780:	d109      	bne.n	8007796 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 8007782:	f04f 0320 	mov.w	r3, #32
 8007786:	f383 8811 	msr	BASEPRI, r3
 800778a:	f3bf 8f6f 	isb	sy
 800778e:	f3bf 8f4f 	dsb	sy
 8007792:	60bb      	str	r3, [r7, #8]
 8007794:	e7fe      	b.n	8007794 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	69fa      	ldr	r2, [r7, #28]
 80077a0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	699b      	ldr	r3, [r3, #24]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	db04      	blt.n	80077b4 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	f1c3 0207 	rsb	r2, r3, #7
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80077b4:	69bb      	ldr	r3, [r7, #24]
 80077b6:	6959      	ldr	r1, [r3, #20]
 80077b8:	693a      	ldr	r2, [r7, #16]
 80077ba:	4613      	mov	r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4413      	add	r3, r2
 80077c0:	009b      	lsls	r3, r3, #2
 80077c2:	4a22      	ldr	r2, [pc, #136]	; (800784c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80077c4:	4413      	add	r3, r2
 80077c6:	4299      	cmp	r1, r3
 80077c8:	d101      	bne.n	80077ce <vTaskPriorityDisinheritAfterTimeout+0xb6>
 80077ca:	2301      	movs	r3, #1
 80077cc:	e000      	b.n	80077d0 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 80077ce:	2300      	movs	r3, #0
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d034      	beq.n	800783e <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077d4:	69bb      	ldr	r3, [r7, #24]
 80077d6:	3304      	adds	r3, #4
 80077d8:	4618      	mov	r0, r3
 80077da:	f7fe f96c 	bl	8005ab6 <uxListRemove>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d115      	bne.n	8007810 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077e8:	4918      	ldr	r1, [pc, #96]	; (800784c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80077ea:	4613      	mov	r3, r2
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	4413      	add	r3, r2
 80077f0:	009b      	lsls	r3, r3, #2
 80077f2:	440b      	add	r3, r1
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10a      	bne.n	8007810 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 80077fa:	69bb      	ldr	r3, [r7, #24]
 80077fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077fe:	2201      	movs	r2, #1
 8007800:	fa02 f303 	lsl.w	r3, r2, r3
 8007804:	43da      	mvns	r2, r3
 8007806:	4b12      	ldr	r3, [pc, #72]	; (8007850 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4013      	ands	r3, r2
 800780c:	4a10      	ldr	r2, [pc, #64]	; (8007850 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800780e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007810:	69bb      	ldr	r3, [r7, #24]
 8007812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007814:	2201      	movs	r2, #1
 8007816:	409a      	lsls	r2, r3
 8007818:	4b0d      	ldr	r3, [pc, #52]	; (8007850 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4313      	orrs	r3, r2
 800781e:	4a0c      	ldr	r2, [pc, #48]	; (8007850 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007826:	4613      	mov	r3, r2
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	4413      	add	r3, r2
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	4a07      	ldr	r2, [pc, #28]	; (800784c <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8007830:	441a      	add	r2, r3
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	3304      	adds	r3, #4
 8007836:	4619      	mov	r1, r3
 8007838:	4610      	mov	r0, r2
 800783a:	f7fe f8df 	bl	80059fc <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800783e:	bf00      	nop
 8007840:	3720      	adds	r7, #32
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}
 8007846:	bf00      	nop
 8007848:	20000288 	.word	0x20000288
 800784c:	2000028c 	.word	0x2000028c
 8007850:	20000390 	.word	0x20000390

08007854 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007854:	b480      	push	{r7}
 8007856:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007858:	4b07      	ldr	r3, [pc, #28]	; (8007878 <pvTaskIncrementMutexHeldCount+0x24>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d004      	beq.n	800786a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007860:	4b05      	ldr	r3, [pc, #20]	; (8007878 <pvTaskIncrementMutexHeldCount+0x24>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007866:	3201      	adds	r2, #1
 8007868:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800786a:	4b03      	ldr	r3, [pc, #12]	; (8007878 <pvTaskIncrementMutexHeldCount+0x24>)
 800786c:	681b      	ldr	r3, [r3, #0]
	}
 800786e:	4618      	mov	r0, r3
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr
 8007878:	20000288 	.word	0x20000288

0800787c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007886:	4b29      	ldr	r3, [pc, #164]	; (800792c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800788c:	4b28      	ldr	r3, [pc, #160]	; (8007930 <prvAddCurrentTaskToDelayedList+0xb4>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3304      	adds	r3, #4
 8007892:	4618      	mov	r0, r3
 8007894:	f7fe f90f 	bl	8005ab6 <uxListRemove>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10b      	bne.n	80078b6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800789e:	4b24      	ldr	r3, [pc, #144]	; (8007930 <prvAddCurrentTaskToDelayedList+0xb4>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a4:	2201      	movs	r2, #1
 80078a6:	fa02 f303 	lsl.w	r3, r2, r3
 80078aa:	43da      	mvns	r2, r3
 80078ac:	4b21      	ldr	r3, [pc, #132]	; (8007934 <prvAddCurrentTaskToDelayedList+0xb8>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4013      	ands	r3, r2
 80078b2:	4a20      	ldr	r2, [pc, #128]	; (8007934 <prvAddCurrentTaskToDelayedList+0xb8>)
 80078b4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078bc:	d10a      	bne.n	80078d4 <prvAddCurrentTaskToDelayedList+0x58>
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d007      	beq.n	80078d4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078c4:	4b1a      	ldr	r3, [pc, #104]	; (8007930 <prvAddCurrentTaskToDelayedList+0xb4>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	3304      	adds	r3, #4
 80078ca:	4619      	mov	r1, r3
 80078cc:	481a      	ldr	r0, [pc, #104]	; (8007938 <prvAddCurrentTaskToDelayedList+0xbc>)
 80078ce:	f7fe f895 	bl	80059fc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078d2:	e026      	b.n	8007922 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80078d4:	68fa      	ldr	r2, [r7, #12]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4413      	add	r3, r2
 80078da:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80078dc:	4b14      	ldr	r3, [pc, #80]	; (8007930 <prvAddCurrentTaskToDelayedList+0xb4>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68ba      	ldr	r2, [r7, #8]
 80078e2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d209      	bcs.n	8007900 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078ec:	4b13      	ldr	r3, [pc, #76]	; (800793c <prvAddCurrentTaskToDelayedList+0xc0>)
 80078ee:	681a      	ldr	r2, [r3, #0]
 80078f0:	4b0f      	ldr	r3, [pc, #60]	; (8007930 <prvAddCurrentTaskToDelayedList+0xb4>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	3304      	adds	r3, #4
 80078f6:	4619      	mov	r1, r3
 80078f8:	4610      	mov	r0, r2
 80078fa:	f7fe f8a3 	bl	8005a44 <vListInsert>
}
 80078fe:	e010      	b.n	8007922 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007900:	4b0f      	ldr	r3, [pc, #60]	; (8007940 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	4b0a      	ldr	r3, [pc, #40]	; (8007930 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3304      	adds	r3, #4
 800790a:	4619      	mov	r1, r3
 800790c:	4610      	mov	r0, r2
 800790e:	f7fe f899 	bl	8005a44 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007912:	4b0c      	ldr	r3, [pc, #48]	; (8007944 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	68ba      	ldr	r2, [r7, #8]
 8007918:	429a      	cmp	r2, r3
 800791a:	d202      	bcs.n	8007922 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800791c:	4a09      	ldr	r2, [pc, #36]	; (8007944 <prvAddCurrentTaskToDelayedList+0xc8>)
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	6013      	str	r3, [r2, #0]
}
 8007922:	bf00      	nop
 8007924:	3710      	adds	r7, #16
 8007926:	46bd      	mov	sp, r7
 8007928:	bd80      	pop	{r7, pc}
 800792a:	bf00      	nop
 800792c:	2000038c 	.word	0x2000038c
 8007930:	20000288 	.word	0x20000288
 8007934:	20000390 	.word	0x20000390
 8007938:	20000374 	.word	0x20000374
 800793c:	20000344 	.word	0x20000344
 8007940:	20000340 	.word	0x20000340
 8007944:	200003a8 	.word	0x200003a8

08007948 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007948:	b480      	push	{r7}
 800794a:	b085      	sub	sp, #20
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	3b04      	subs	r3, #4
 8007958:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007960:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	3b04      	subs	r3, #4
 8007966:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	f023 0201 	bic.w	r2, r3, #1
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	3b04      	subs	r3, #4
 8007976:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007978:	4a0c      	ldr	r2, [pc, #48]	; (80079ac <pxPortInitialiseStack+0x64>)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	3b14      	subs	r3, #20
 8007982:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	3b04      	subs	r3, #4
 800798e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f06f 0202 	mvn.w	r2, #2
 8007996:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	3b20      	subs	r3, #32
 800799c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800799e:	68fb      	ldr	r3, [r7, #12]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3714      	adds	r7, #20
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr
 80079ac:	080079b1 	.word	0x080079b1

080079b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80079b6:	2300      	movs	r3, #0
 80079b8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80079ba:	4b11      	ldr	r3, [pc, #68]	; (8007a00 <prvTaskExitError+0x50>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c2:	d009      	beq.n	80079d8 <prvTaskExitError+0x28>
 80079c4:	f04f 0320 	mov.w	r3, #32
 80079c8:	f383 8811 	msr	BASEPRI, r3
 80079cc:	f3bf 8f6f 	isb	sy
 80079d0:	f3bf 8f4f 	dsb	sy
 80079d4:	60fb      	str	r3, [r7, #12]
 80079d6:	e7fe      	b.n	80079d6 <prvTaskExitError+0x26>
 80079d8:	f04f 0320 	mov.w	r3, #32
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80079ea:	bf00      	nop
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d0fc      	beq.n	80079ec <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80079f2:	bf00      	nop
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop
 8007a00:	2000000c 	.word	0x2000000c
	...

08007a10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007a10:	4b07      	ldr	r3, [pc, #28]	; (8007a30 <pxCurrentTCBConst2>)
 8007a12:	6819      	ldr	r1, [r3, #0]
 8007a14:	6808      	ldr	r0, [r1, #0]
 8007a16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1a:	f380 8809 	msr	PSP, r0
 8007a1e:	f3bf 8f6f 	isb	sy
 8007a22:	f04f 0000 	mov.w	r0, #0
 8007a26:	f380 8811 	msr	BASEPRI, r0
 8007a2a:	4770      	bx	lr
 8007a2c:	f3af 8000 	nop.w

08007a30 <pxCurrentTCBConst2>:
 8007a30:	20000288 	.word	0x20000288
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007a34:	bf00      	nop
 8007a36:	bf00      	nop

08007a38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007a38:	4808      	ldr	r0, [pc, #32]	; (8007a5c <prvPortStartFirstTask+0x24>)
 8007a3a:	6800      	ldr	r0, [r0, #0]
 8007a3c:	6800      	ldr	r0, [r0, #0]
 8007a3e:	f380 8808 	msr	MSP, r0
 8007a42:	f04f 0000 	mov.w	r0, #0
 8007a46:	f380 8814 	msr	CONTROL, r0
 8007a4a:	b662      	cpsie	i
 8007a4c:	b661      	cpsie	f
 8007a4e:	f3bf 8f4f 	dsb	sy
 8007a52:	f3bf 8f6f 	isb	sy
 8007a56:	df00      	svc	0
 8007a58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007a5a:	bf00      	nop
 8007a5c:	e000ed08 	.word	0xe000ed08

08007a60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b086      	sub	sp, #24
 8007a64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007a66:	4b44      	ldr	r3, [pc, #272]	; (8007b78 <xPortStartScheduler+0x118>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a44      	ldr	r2, [pc, #272]	; (8007b7c <xPortStartScheduler+0x11c>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d109      	bne.n	8007a84 <xPortStartScheduler+0x24>
 8007a70:	f04f 0320 	mov.w	r3, #32
 8007a74:	f383 8811 	msr	BASEPRI, r3
 8007a78:	f3bf 8f6f 	isb	sy
 8007a7c:	f3bf 8f4f 	dsb	sy
 8007a80:	613b      	str	r3, [r7, #16]
 8007a82:	e7fe      	b.n	8007a82 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007a84:	4b3c      	ldr	r3, [pc, #240]	; (8007b78 <xPortStartScheduler+0x118>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a3d      	ldr	r2, [pc, #244]	; (8007b80 <xPortStartScheduler+0x120>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d109      	bne.n	8007aa2 <xPortStartScheduler+0x42>
 8007a8e:	f04f 0320 	mov.w	r3, #32
 8007a92:	f383 8811 	msr	BASEPRI, r3
 8007a96:	f3bf 8f6f 	isb	sy
 8007a9a:	f3bf 8f4f 	dsb	sy
 8007a9e:	60fb      	str	r3, [r7, #12]
 8007aa0:	e7fe      	b.n	8007aa0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007aa2:	4b38      	ldr	r3, [pc, #224]	; (8007b84 <xPortStartScheduler+0x124>)
 8007aa4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007aa6:	697b      	ldr	r3, [r7, #20]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	22ff      	movs	r2, #255	; 0xff
 8007ab2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007abc:	78fb      	ldrb	r3, [r7, #3]
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	f003 0320 	and.w	r3, r3, #32
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	4b30      	ldr	r3, [pc, #192]	; (8007b88 <xPortStartScheduler+0x128>)
 8007ac8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007aca:	4b30      	ldr	r3, [pc, #192]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007acc:	2207      	movs	r2, #7
 8007ace:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ad0:	e009      	b.n	8007ae6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8007ad2:	4b2e      	ldr	r3, [pc, #184]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	4a2c      	ldr	r2, [pc, #176]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007ada:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007adc:	78fb      	ldrb	r3, [r7, #3]
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	005b      	lsls	r3, r3, #1
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ae6:	78fb      	ldrb	r3, [r7, #3]
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aee:	2b80      	cmp	r3, #128	; 0x80
 8007af0:	d0ef      	beq.n	8007ad2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007af2:	4b26      	ldr	r3, [pc, #152]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f1c3 0307 	rsb	r3, r3, #7
 8007afa:	2b04      	cmp	r3, #4
 8007afc:	d009      	beq.n	8007b12 <xPortStartScheduler+0xb2>
 8007afe:	f04f 0320 	mov.w	r3, #32
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	60bb      	str	r3, [r7, #8]
 8007b10:	e7fe      	b.n	8007b10 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007b12:	4b1e      	ldr	r3, [pc, #120]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	021b      	lsls	r3, r3, #8
 8007b18:	4a1c      	ldr	r2, [pc, #112]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007b1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007b1c:	4b1b      	ldr	r3, [pc, #108]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007b24:	4a19      	ldr	r2, [pc, #100]	; (8007b8c <xPortStartScheduler+0x12c>)
 8007b26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	b2da      	uxtb	r2, r3
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007b30:	4b17      	ldr	r3, [pc, #92]	; (8007b90 <xPortStartScheduler+0x130>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a16      	ldr	r2, [pc, #88]	; (8007b90 <xPortStartScheduler+0x130>)
 8007b36:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007b3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007b3c:	4b14      	ldr	r3, [pc, #80]	; (8007b90 <xPortStartScheduler+0x130>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a13      	ldr	r2, [pc, #76]	; (8007b90 <xPortStartScheduler+0x130>)
 8007b42:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8007b46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007b48:	f000 f8d6 	bl	8007cf8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007b4c:	4b11      	ldr	r3, [pc, #68]	; (8007b94 <xPortStartScheduler+0x134>)
 8007b4e:	2200      	movs	r2, #0
 8007b50:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007b52:	f000 f8f5 	bl	8007d40 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007b56:	4b10      	ldr	r3, [pc, #64]	; (8007b98 <xPortStartScheduler+0x138>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a0f      	ldr	r2, [pc, #60]	; (8007b98 <xPortStartScheduler+0x138>)
 8007b5c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007b60:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007b62:	f7ff ff69 	bl	8007a38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007b66:	f7ff fa75 	bl	8007054 <vTaskSwitchContext>
	prvTaskExitError();
 8007b6a:	f7ff ff21 	bl	80079b0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007b6e:	2300      	movs	r3, #0
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3718      	adds	r7, #24
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}
 8007b78:	e000ed00 	.word	0xe000ed00
 8007b7c:	410fc271 	.word	0x410fc271
 8007b80:	410fc270 	.word	0x410fc270
 8007b84:	e000e400 	.word	0xe000e400
 8007b88:	200003b4 	.word	0x200003b4
 8007b8c:	200003b8 	.word	0x200003b8
 8007b90:	e000ed20 	.word	0xe000ed20
 8007b94:	2000000c 	.word	0x2000000c
 8007b98:	e000ef34 	.word	0xe000ef34

08007b9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	f04f 0320 	mov.w	r3, #32
 8007ba6:	f383 8811 	msr	BASEPRI, r3
 8007baa:	f3bf 8f6f 	isb	sy
 8007bae:	f3bf 8f4f 	dsb	sy
 8007bb2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007bb4:	4b0e      	ldr	r3, [pc, #56]	; (8007bf0 <vPortEnterCritical+0x54>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3301      	adds	r3, #1
 8007bba:	4a0d      	ldr	r2, [pc, #52]	; (8007bf0 <vPortEnterCritical+0x54>)
 8007bbc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007bbe:	4b0c      	ldr	r3, [pc, #48]	; (8007bf0 <vPortEnterCritical+0x54>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d10e      	bne.n	8007be4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007bc6:	4b0b      	ldr	r3, [pc, #44]	; (8007bf4 <vPortEnterCritical+0x58>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d009      	beq.n	8007be4 <vPortEnterCritical+0x48>
 8007bd0:	f04f 0320 	mov.w	r3, #32
 8007bd4:	f383 8811 	msr	BASEPRI, r3
 8007bd8:	f3bf 8f6f 	isb	sy
 8007bdc:	f3bf 8f4f 	dsb	sy
 8007be0:	603b      	str	r3, [r7, #0]
 8007be2:	e7fe      	b.n	8007be2 <vPortEnterCritical+0x46>
	}
}
 8007be4:	bf00      	nop
 8007be6:	370c      	adds	r7, #12
 8007be8:	46bd      	mov	sp, r7
 8007bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bee:	4770      	bx	lr
 8007bf0:	2000000c 	.word	0x2000000c
 8007bf4:	e000ed04 	.word	0xe000ed04

08007bf8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b083      	sub	sp, #12
 8007bfc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007bfe:	4b11      	ldr	r3, [pc, #68]	; (8007c44 <vPortExitCritical+0x4c>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d109      	bne.n	8007c1a <vPortExitCritical+0x22>
 8007c06:	f04f 0320 	mov.w	r3, #32
 8007c0a:	f383 8811 	msr	BASEPRI, r3
 8007c0e:	f3bf 8f6f 	isb	sy
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	607b      	str	r3, [r7, #4]
 8007c18:	e7fe      	b.n	8007c18 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8007c1a:	4b0a      	ldr	r3, [pc, #40]	; (8007c44 <vPortExitCritical+0x4c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	4a08      	ldr	r2, [pc, #32]	; (8007c44 <vPortExitCritical+0x4c>)
 8007c22:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007c24:	4b07      	ldr	r3, [pc, #28]	; (8007c44 <vPortExitCritical+0x4c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d104      	bne.n	8007c36 <vPortExitCritical+0x3e>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007c36:	bf00      	nop
 8007c38:	370c      	adds	r7, #12
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr
 8007c42:	bf00      	nop
 8007c44:	2000000c 	.word	0x2000000c
	...

08007c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007c50:	f3ef 8009 	mrs	r0, PSP
 8007c54:	f3bf 8f6f 	isb	sy
 8007c58:	4b15      	ldr	r3, [pc, #84]	; (8007cb0 <pxCurrentTCBConst>)
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	f01e 0f10 	tst.w	lr, #16
 8007c60:	bf08      	it	eq
 8007c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6a:	6010      	str	r0, [r2, #0]
 8007c6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007c70:	f04f 0020 	mov.w	r0, #32
 8007c74:	f380 8811 	msr	BASEPRI, r0
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	f3bf 8f6f 	isb	sy
 8007c80:	f7ff f9e8 	bl	8007054 <vTaskSwitchContext>
 8007c84:	f04f 0000 	mov.w	r0, #0
 8007c88:	f380 8811 	msr	BASEPRI, r0
 8007c8c:	bc09      	pop	{r0, r3}
 8007c8e:	6819      	ldr	r1, [r3, #0]
 8007c90:	6808      	ldr	r0, [r1, #0]
 8007c92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c96:	f01e 0f10 	tst.w	lr, #16
 8007c9a:	bf08      	it	eq
 8007c9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ca0:	f380 8809 	msr	PSP, r0
 8007ca4:	f3bf 8f6f 	isb	sy
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop
 8007cac:	f3af 8000 	nop.w

08007cb0 <pxCurrentTCBConst>:
 8007cb0:	20000288 	.word	0x20000288
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007cb4:	bf00      	nop
 8007cb6:	bf00      	nop

08007cb8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8007cbe:	f04f 0320 	mov.w	r3, #32
 8007cc2:	f383 8811 	msr	BASEPRI, r3
 8007cc6:	f3bf 8f6f 	isb	sy
 8007cca:	f3bf 8f4f 	dsb	sy
 8007cce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007cd0:	f7ff f904 	bl	8006edc <xTaskIncrementTick>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007cda:	4b06      	ldr	r3, [pc, #24]	; (8007cf4 <SysTick_Handler+0x3c>)
 8007cdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ce0:	601a      	str	r2, [r3, #0]
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8007cec:	bf00      	nop
 8007cee:	3708      	adds	r7, #8
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	bd80      	pop	{r7, pc}
 8007cf4:	e000ed04 	.word	0xe000ed04

08007cf8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007cfc:	4b0b      	ldr	r3, [pc, #44]	; (8007d2c <vPortSetupTimerInterrupt+0x34>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007d02:	4b0b      	ldr	r3, [pc, #44]	; (8007d30 <vPortSetupTimerInterrupt+0x38>)
 8007d04:	2200      	movs	r2, #0
 8007d06:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007d08:	4b0a      	ldr	r3, [pc, #40]	; (8007d34 <vPortSetupTimerInterrupt+0x3c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a0a      	ldr	r2, [pc, #40]	; (8007d38 <vPortSetupTimerInterrupt+0x40>)
 8007d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d12:	099b      	lsrs	r3, r3, #6
 8007d14:	4a09      	ldr	r2, [pc, #36]	; (8007d3c <vPortSetupTimerInterrupt+0x44>)
 8007d16:	3b01      	subs	r3, #1
 8007d18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007d1a:	4b04      	ldr	r3, [pc, #16]	; (8007d2c <vPortSetupTimerInterrupt+0x34>)
 8007d1c:	2207      	movs	r2, #7
 8007d1e:	601a      	str	r2, [r3, #0]
}
 8007d20:	bf00      	nop
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	e000e010 	.word	0xe000e010
 8007d30:	e000e018 	.word	0xe000e018
 8007d34:	20000000 	.word	0x20000000
 8007d38:	10624dd3 	.word	0x10624dd3
 8007d3c:	e000e014 	.word	0xe000e014

08007d40 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007d40:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007d50 <vPortEnableVFP+0x10>
 8007d44:	6801      	ldr	r1, [r0, #0]
 8007d46:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007d4a:	6001      	str	r1, [r0, #0]
 8007d4c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007d4e:	bf00      	nop
 8007d50:	e000ed88 	.word	0xe000ed88

08007d54 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007d54:	b480      	push	{r7}
 8007d56:	b085      	sub	sp, #20
 8007d58:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007d5a:	f3ef 8305 	mrs	r3, IPSR
 8007d5e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2b0f      	cmp	r3, #15
 8007d64:	d913      	bls.n	8007d8e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007d66:	4a16      	ldr	r2, [pc, #88]	; (8007dc0 <vPortValidateInterruptPriority+0x6c>)
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007d70:	4b14      	ldr	r3, [pc, #80]	; (8007dc4 <vPortValidateInterruptPriority+0x70>)
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	7afa      	ldrb	r2, [r7, #11]
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d209      	bcs.n	8007d8e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8007d7a:	f04f 0320 	mov.w	r3, #32
 8007d7e:	f383 8811 	msr	BASEPRI, r3
 8007d82:	f3bf 8f6f 	isb	sy
 8007d86:	f3bf 8f4f 	dsb	sy
 8007d8a:	607b      	str	r3, [r7, #4]
 8007d8c:	e7fe      	b.n	8007d8c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007d8e:	4b0e      	ldr	r3, [pc, #56]	; (8007dc8 <vPortValidateInterruptPriority+0x74>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007d96:	4b0d      	ldr	r3, [pc, #52]	; (8007dcc <vPortValidateInterruptPriority+0x78>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d909      	bls.n	8007db2 <vPortValidateInterruptPriority+0x5e>
 8007d9e:	f04f 0320 	mov.w	r3, #32
 8007da2:	f383 8811 	msr	BASEPRI, r3
 8007da6:	f3bf 8f6f 	isb	sy
 8007daa:	f3bf 8f4f 	dsb	sy
 8007dae:	603b      	str	r3, [r7, #0]
 8007db0:	e7fe      	b.n	8007db0 <vPortValidateInterruptPriority+0x5c>
	}
 8007db2:	bf00      	nop
 8007db4:	3714      	adds	r7, #20
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	e000e3f0 	.word	0xe000e3f0
 8007dc4:	200003b4 	.word	0x200003b4
 8007dc8:	e000ed0c 	.word	0xe000ed0c
 8007dcc:	200003b8 	.word	0x200003b8

08007dd0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b08a      	sub	sp, #40	; 0x28
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ddc:	f7fe ffd4 	bl	8006d88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007de0:	4b57      	ldr	r3, [pc, #348]	; (8007f40 <pvPortMalloc+0x170>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d101      	bne.n	8007dec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007de8:	f000 f90c 	bl	8008004 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007dec:	4b55      	ldr	r3, [pc, #340]	; (8007f44 <pvPortMalloc+0x174>)
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4013      	ands	r3, r2
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	f040 808c 	bne.w	8007f12 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d01c      	beq.n	8007e3a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007e00:	2208      	movs	r2, #8
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4413      	add	r3, r2
 8007e06:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	f003 0307 	and.w	r3, r3, #7
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d013      	beq.n	8007e3a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	f023 0307 	bic.w	r3, r3, #7
 8007e18:	3308      	adds	r3, #8
 8007e1a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f003 0307 	and.w	r3, r3, #7
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d009      	beq.n	8007e3a <pvPortMalloc+0x6a>
 8007e26:	f04f 0320 	mov.w	r3, #32
 8007e2a:	f383 8811 	msr	BASEPRI, r3
 8007e2e:	f3bf 8f6f 	isb	sy
 8007e32:	f3bf 8f4f 	dsb	sy
 8007e36:	617b      	str	r3, [r7, #20]
 8007e38:	e7fe      	b.n	8007e38 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d068      	beq.n	8007f12 <pvPortMalloc+0x142>
 8007e40:	4b41      	ldr	r3, [pc, #260]	; (8007f48 <pvPortMalloc+0x178>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	687a      	ldr	r2, [r7, #4]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d863      	bhi.n	8007f12 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e4a:	4b40      	ldr	r3, [pc, #256]	; (8007f4c <pvPortMalloc+0x17c>)
 8007e4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007e4e:	4b3f      	ldr	r3, [pc, #252]	; (8007f4c <pvPortMalloc+0x17c>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e54:	e004      	b.n	8007e60 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8007e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d903      	bls.n	8007e72 <pvPortMalloc+0xa2>
 8007e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d1f1      	bne.n	8007e56 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007e72:	4b33      	ldr	r3, [pc, #204]	; (8007f40 <pvPortMalloc+0x170>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d04a      	beq.n	8007f12 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007e7c:	6a3b      	ldr	r3, [r7, #32]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2208      	movs	r2, #8
 8007e82:	4413      	add	r3, r2
 8007e84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	6a3b      	ldr	r3, [r7, #32]
 8007e8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e90:	685a      	ldr	r2, [r3, #4]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	1ad2      	subs	r2, r2, r3
 8007e96:	2308      	movs	r3, #8
 8007e98:	005b      	lsls	r3, r3, #1
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d91e      	bls.n	8007edc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ea6:	69bb      	ldr	r3, [r7, #24]
 8007ea8:	f003 0307 	and.w	r3, r3, #7
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d009      	beq.n	8007ec4 <pvPortMalloc+0xf4>
 8007eb0:	f04f 0320 	mov.w	r3, #32
 8007eb4:	f383 8811 	msr	BASEPRI, r3
 8007eb8:	f3bf 8f6f 	isb	sy
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	613b      	str	r3, [r7, #16]
 8007ec2:	e7fe      	b.n	8007ec2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	1ad2      	subs	r2, r2, r3
 8007ecc:	69bb      	ldr	r3, [r7, #24]
 8007ece:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007ed6:	69b8      	ldr	r0, [r7, #24]
 8007ed8:	f000 f8f6 	bl	80080c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007edc:	4b1a      	ldr	r3, [pc, #104]	; (8007f48 <pvPortMalloc+0x178>)
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	4a18      	ldr	r2, [pc, #96]	; (8007f48 <pvPortMalloc+0x178>)
 8007ee8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007eea:	4b17      	ldr	r3, [pc, #92]	; (8007f48 <pvPortMalloc+0x178>)
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	4b18      	ldr	r3, [pc, #96]	; (8007f50 <pvPortMalloc+0x180>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d203      	bcs.n	8007efe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007ef6:	4b14      	ldr	r3, [pc, #80]	; (8007f48 <pvPortMalloc+0x178>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a15      	ldr	r2, [pc, #84]	; (8007f50 <pvPortMalloc+0x180>)
 8007efc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f00:	685a      	ldr	r2, [r3, #4]
 8007f02:	4b10      	ldr	r3, [pc, #64]	; (8007f44 <pvPortMalloc+0x174>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	431a      	orrs	r2, r3
 8007f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0e:	2200      	movs	r2, #0
 8007f10:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f12:	f7fe ff47 	bl	8006da4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	f003 0307 	and.w	r3, r3, #7
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d009      	beq.n	8007f34 <pvPortMalloc+0x164>
 8007f20:	f04f 0320 	mov.w	r3, #32
 8007f24:	f383 8811 	msr	BASEPRI, r3
 8007f28:	f3bf 8f6f 	isb	sy
 8007f2c:	f3bf 8f4f 	dsb	sy
 8007f30:	60fb      	str	r3, [r7, #12]
 8007f32:	e7fe      	b.n	8007f32 <pvPortMalloc+0x162>
	return pvReturn;
 8007f34:	69fb      	ldr	r3, [r7, #28]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3728      	adds	r7, #40	; 0x28
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	200023c4 	.word	0x200023c4
 8007f44:	200023d0 	.word	0x200023d0
 8007f48:	200023c8 	.word	0x200023c8
 8007f4c:	200023bc 	.word	0x200023bc
 8007f50:	200023cc 	.word	0x200023cc

08007f54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b086      	sub	sp, #24
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d046      	beq.n	8007ff4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f66:	2308      	movs	r3, #8
 8007f68:	425b      	negs	r3, r3
 8007f6a:	697a      	ldr	r2, [r7, #20]
 8007f6c:	4413      	add	r3, r2
 8007f6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	685a      	ldr	r2, [r3, #4]
 8007f78:	4b20      	ldr	r3, [pc, #128]	; (8007ffc <vPortFree+0xa8>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d109      	bne.n	8007f96 <vPortFree+0x42>
 8007f82:	f04f 0320 	mov.w	r3, #32
 8007f86:	f383 8811 	msr	BASEPRI, r3
 8007f8a:	f3bf 8f6f 	isb	sy
 8007f8e:	f3bf 8f4f 	dsb	sy
 8007f92:	60fb      	str	r3, [r7, #12]
 8007f94:	e7fe      	b.n	8007f94 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007f96:	693b      	ldr	r3, [r7, #16]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d009      	beq.n	8007fb2 <vPortFree+0x5e>
 8007f9e:	f04f 0320 	mov.w	r3, #32
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	60bb      	str	r3, [r7, #8]
 8007fb0:	e7fe      	b.n	8007fb0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	685a      	ldr	r2, [r3, #4]
 8007fb6:	4b11      	ldr	r3, [pc, #68]	; (8007ffc <vPortFree+0xa8>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4013      	ands	r3, r2
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d019      	beq.n	8007ff4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d115      	bne.n	8007ff4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007fc8:	693b      	ldr	r3, [r7, #16]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	4b0b      	ldr	r3, [pc, #44]	; (8007ffc <vPortFree+0xa8>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	43db      	mvns	r3, r3
 8007fd2:	401a      	ands	r2, r3
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007fd8:	f7fe fed6 	bl	8006d88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007fdc:	693b      	ldr	r3, [r7, #16]
 8007fde:	685a      	ldr	r2, [r3, #4]
 8007fe0:	4b07      	ldr	r3, [pc, #28]	; (8008000 <vPortFree+0xac>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4413      	add	r3, r2
 8007fe6:	4a06      	ldr	r2, [pc, #24]	; (8008000 <vPortFree+0xac>)
 8007fe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007fea:	6938      	ldr	r0, [r7, #16]
 8007fec:	f000 f86c 	bl	80080c8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007ff0:	f7fe fed8 	bl	8006da4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007ff4:	bf00      	nop
 8007ff6:	3718      	adds	r7, #24
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	200023d0 	.word	0x200023d0
 8008000:	200023c8 	.word	0x200023c8

08008004 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008004:	b480      	push	{r7}
 8008006:	b085      	sub	sp, #20
 8008008:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800800a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800800e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008010:	4b27      	ldr	r3, [pc, #156]	; (80080b0 <prvHeapInit+0xac>)
 8008012:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f003 0307 	and.w	r3, r3, #7
 800801a:	2b00      	cmp	r3, #0
 800801c:	d00c      	beq.n	8008038 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	3307      	adds	r3, #7
 8008022:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f023 0307 	bic.w	r3, r3, #7
 800802a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	1ad3      	subs	r3, r2, r3
 8008032:	4a1f      	ldr	r2, [pc, #124]	; (80080b0 <prvHeapInit+0xac>)
 8008034:	4413      	add	r3, r2
 8008036:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800803c:	4a1d      	ldr	r2, [pc, #116]	; (80080b4 <prvHeapInit+0xb0>)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008042:	4b1c      	ldr	r3, [pc, #112]	; (80080b4 <prvHeapInit+0xb0>)
 8008044:	2200      	movs	r2, #0
 8008046:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	68ba      	ldr	r2, [r7, #8]
 800804c:	4413      	add	r3, r2
 800804e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008050:	2208      	movs	r2, #8
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	1a9b      	subs	r3, r3, r2
 8008056:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f023 0307 	bic.w	r3, r3, #7
 800805e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	4a15      	ldr	r2, [pc, #84]	; (80080b8 <prvHeapInit+0xb4>)
 8008064:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008066:	4b14      	ldr	r3, [pc, #80]	; (80080b8 <prvHeapInit+0xb4>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2200      	movs	r2, #0
 800806c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800806e:	4b12      	ldr	r3, [pc, #72]	; (80080b8 <prvHeapInit+0xb4>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	2200      	movs	r2, #0
 8008074:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	1ad2      	subs	r2, r2, r3
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008084:	4b0c      	ldr	r3, [pc, #48]	; (80080b8 <prvHeapInit+0xb4>)
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	4a0a      	ldr	r2, [pc, #40]	; (80080bc <prvHeapInit+0xb8>)
 8008092:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	4a09      	ldr	r2, [pc, #36]	; (80080c0 <prvHeapInit+0xbc>)
 800809a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800809c:	4b09      	ldr	r3, [pc, #36]	; (80080c4 <prvHeapInit+0xc0>)
 800809e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80080a2:	601a      	str	r2, [r3, #0]
}
 80080a4:	bf00      	nop
 80080a6:	3714      	adds	r7, #20
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr
 80080b0:	200003bc 	.word	0x200003bc
 80080b4:	200023bc 	.word	0x200023bc
 80080b8:	200023c4 	.word	0x200023c4
 80080bc:	200023cc 	.word	0x200023cc
 80080c0:	200023c8 	.word	0x200023c8
 80080c4:	200023d0 	.word	0x200023d0

080080c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80080c8:	b480      	push	{r7}
 80080ca:	b085      	sub	sp, #20
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80080d0:	4b28      	ldr	r3, [pc, #160]	; (8008174 <prvInsertBlockIntoFreeList+0xac>)
 80080d2:	60fb      	str	r3, [r7, #12]
 80080d4:	e002      	b.n	80080dc <prvInsertBlockIntoFreeList+0x14>
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	60fb      	str	r3, [r7, #12]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	429a      	cmp	r2, r3
 80080e4:	d8f7      	bhi.n	80080d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	4413      	add	r3, r2
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d108      	bne.n	800810a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	685a      	ldr	r2, [r3, #4]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	441a      	add	r2, r3
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	68ba      	ldr	r2, [r7, #8]
 8008114:	441a      	add	r2, r3
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	429a      	cmp	r2, r3
 800811c:	d118      	bne.n	8008150 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	4b15      	ldr	r3, [pc, #84]	; (8008178 <prvInsertBlockIntoFreeList+0xb0>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	429a      	cmp	r2, r3
 8008128:	d00d      	beq.n	8008146 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	685a      	ldr	r2, [r3, #4]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	441a      	add	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681a      	ldr	r2, [r3, #0]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	601a      	str	r2, [r3, #0]
 8008144:	e008      	b.n	8008158 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008146:	4b0c      	ldr	r3, [pc, #48]	; (8008178 <prvInsertBlockIntoFreeList+0xb0>)
 8008148:	681a      	ldr	r2, [r3, #0]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	601a      	str	r2, [r3, #0]
 800814e:	e003      	b.n	8008158 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008158:	68fa      	ldr	r2, [r7, #12]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	429a      	cmp	r2, r3
 800815e:	d002      	beq.n	8008166 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008166:	bf00      	nop
 8008168:	3714      	adds	r7, #20
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	200023bc 	.word	0x200023bc
 8008178:	200023c4 	.word	0x200023c4

0800817c <__libc_init_array>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	4e0d      	ldr	r6, [pc, #52]	; (80081b4 <__libc_init_array+0x38>)
 8008180:	4c0d      	ldr	r4, [pc, #52]	; (80081b8 <__libc_init_array+0x3c>)
 8008182:	1ba4      	subs	r4, r4, r6
 8008184:	10a4      	asrs	r4, r4, #2
 8008186:	2500      	movs	r5, #0
 8008188:	42a5      	cmp	r5, r4
 800818a:	d109      	bne.n	80081a0 <__libc_init_array+0x24>
 800818c:	4e0b      	ldr	r6, [pc, #44]	; (80081bc <__libc_init_array+0x40>)
 800818e:	4c0c      	ldr	r4, [pc, #48]	; (80081c0 <__libc_init_array+0x44>)
 8008190:	f000 f82c 	bl	80081ec <_init>
 8008194:	1ba4      	subs	r4, r4, r6
 8008196:	10a4      	asrs	r4, r4, #2
 8008198:	2500      	movs	r5, #0
 800819a:	42a5      	cmp	r5, r4
 800819c:	d105      	bne.n	80081aa <__libc_init_array+0x2e>
 800819e:	bd70      	pop	{r4, r5, r6, pc}
 80081a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80081a4:	4798      	blx	r3
 80081a6:	3501      	adds	r5, #1
 80081a8:	e7ee      	b.n	8008188 <__libc_init_array+0xc>
 80081aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80081ae:	4798      	blx	r3
 80081b0:	3501      	adds	r5, #1
 80081b2:	e7f2      	b.n	800819a <__libc_init_array+0x1e>
 80081b4:	08008320 	.word	0x08008320
 80081b8:	08008320 	.word	0x08008320
 80081bc:	08008320 	.word	0x08008320
 80081c0:	08008324 	.word	0x08008324

080081c4 <memcpy>:
 80081c4:	b510      	push	{r4, lr}
 80081c6:	1e43      	subs	r3, r0, #1
 80081c8:	440a      	add	r2, r1
 80081ca:	4291      	cmp	r1, r2
 80081cc:	d100      	bne.n	80081d0 <memcpy+0xc>
 80081ce:	bd10      	pop	{r4, pc}
 80081d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081d8:	e7f7      	b.n	80081ca <memcpy+0x6>

080081da <memset>:
 80081da:	4402      	add	r2, r0
 80081dc:	4603      	mov	r3, r0
 80081de:	4293      	cmp	r3, r2
 80081e0:	d100      	bne.n	80081e4 <memset+0xa>
 80081e2:	4770      	bx	lr
 80081e4:	f803 1b01 	strb.w	r1, [r3], #1
 80081e8:	e7f9      	b.n	80081de <memset+0x4>
	...

080081ec <_init>:
 80081ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ee:	bf00      	nop
 80081f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081f2:	bc08      	pop	{r3}
 80081f4:	469e      	mov	lr, r3
 80081f6:	4770      	bx	lr

080081f8 <_fini>:
 80081f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081fa:	bf00      	nop
 80081fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081fe:	bc08      	pop	{r3}
 8008200:	469e      	mov	lr, r3
 8008202:	4770      	bx	lr
