$date
	Wed Jan 24 23:58:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module APBtb $end
$var wire 1 ! o_transfer_done_synth $end
$var wire 1 " o_waiting_synth $end
$var wire 1 # o_waiting $end
$var wire 1 $ o_transfer_done $end
$var wire 1 % PWRITE_synth $end
$var wire 1 & PWRITE $end
$var wire 8 ' PWDATA_synth [7:0] $end
$var wire 8 ( PWDATA [7:0] $end
$var wire 1 ) PSEL3_synth $end
$var wire 1 * PSEL3 $end
$var wire 1 + PSEL2_synth $end
$var wire 1 , PSEL2 $end
$var wire 1 - PSEL1_synth $end
$var wire 1 . PSEL1 $end
$var wire 1 / PSEL0_synth $end
$var wire 1 0 PSEL0 $end
$var wire 1 1 PENABLE_synth $end
$var wire 1 2 PENABLE $end
$var reg 1 3 PCLK $end
$var reg 1 4 PRDATA $end
$var reg 1 5 PREADY $end
$var reg 1 6 PRESET $end
$var reg 1 7 i_alu_error $end
$var reg 8 8 i_data [7:0] $end
$var reg 1 9 i_data_check $end
$var reg 1 : i_data_ready $end
$var reg 2 ; i_protocol_sel [1:0] $end
$scope module model $end
$var wire 1 3 PCLK $end
$var wire 1 4 PRDATA $end
$var wire 1 5 PREADY $end
$var wire 1 6 PRESET $end
$var wire 1 7 i_alu_error $end
$var wire 8 < i_data [7:0] $end
$var wire 1 9 i_data_check $end
$var wire 1 : i_data_ready $end
$var wire 2 = i_protocol_sel [1:0] $end
$var reg 1 2 PENABLE $end
$var reg 1 0 PSEL0 $end
$var reg 1 . PSEL1 $end
$var reg 1 , PSEL2 $end
$var reg 1 * PSEL3 $end
$var reg 8 > PWDATA [7:0] $end
$var reg 1 & PWRITE $end
$var reg 2 ? curr_state [1:0] $end
$var reg 1 @ fb $end
$var reg 1 A fb_check $end
$var reg 2 B next_state [1:0] $end
$var reg 1 $ o_transfer_done $end
$var reg 1 # o_waiting $end
$upscope $end
$scope module synth $end
$var wire 1 3 PCLK $end
$var wire 1 4 PRDATA $end
$var wire 1 5 PREADY $end
$var wire 1 6 PRESET $end
$var wire 1 / PSEL0 $end
$var wire 1 - PSEL1 $end
$var wire 1 + PSEL2 $end
$var wire 1 ) PSEL3 $end
$var wire 1 % PWRITE $end
$var wire 1 C _00_ $end
$var wire 1 D _01_ $end
$var wire 1 E _02_ $end
$var wire 1 F _03_ $end
$var wire 1 G _04_ $end
$var wire 1 H _05_ $end
$var wire 1 I _06_ $end
$var wire 1 J _07_ $end
$var wire 1 K _08_ $end
$var wire 1 L _09_ $end
$var wire 1 M _10_ $end
$var wire 1 N _11_ $end
$var wire 1 O _12_ $end
$var wire 1 P _13_ $end
$var wire 1 Q _14_ $end
$var wire 1 R _15_ $end
$var wire 1 S _16_ $end
$var wire 1 T _17_ $end
$var wire 1 U _18_ $end
$var wire 1 V _19_ $end
$var wire 1 W _20_ $end
$var wire 1 X _21_ $end
$var wire 1 Y _22_ $end
$var wire 1 Z _23_ $end
$var wire 1 [ _24_ $end
$var wire 1 \ _25_ $end
$var wire 1 ] _26_ $end
$var wire 1 ^ _27_ $end
$var wire 1 _ _28_ $end
$var wire 1 7 i_alu_error $end
$var wire 8 ` i_data [7:0] $end
$var wire 1 9 i_data_check $end
$var wire 1 : i_data_ready $end
$var wire 2 a i_protocol_sel [1:0] $end
$var wire 1 ! o_transfer_done $end
$var wire 1 " o_waiting $end
$var wire 8 b PWDATA [7:0] $end
$var wire 1 1 PENABLE $end
$var reg 3 c curr_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx c
bx00x00x b
b0 a
b11001001 `
x_
0^
x]
x\
x[
1Z
0Y
0X
0W
xV
1U
0T
0S
xR
0Q
1P
1O
0N
0M
1L
1K
1J
1I
1H
1G
1F
0E
0D
1C
b0 B
1A
0@
bx ?
b0 >
b0 =
b11001001 <
b0 ;
0:
09
b11001001 8
07
06
05
04
03
02
x1
00
x/
0.
0-
0,
0+
0*
0)
b0 (
bx00x00x '
0&
x%
0$
0#
0"
0!
$end
#1
0\
b0 '
b0 b
0/
1V
1%
1R
0[
0]
0_
01
b1 c
1&
b0 ?
13
#2
03
#3
0Z
1&
0I
13
16
#4
1T
1"
1#
1&
0H
1S
03
15
#5
13
#6
0C
1E
0V
1Q
0U
1N
0P
1M
0O
0L
b1 B
1#
1&
0F
03
1:
#7
0E
1D
b11001001 '
b11001001 b
1/
0T
1\
1]
1_
0R
1%
0"
b100 c
b10 B
10
0A
b11001001 (
b11001001 >
0#
1&
b1 ?
13
#8
03
#9
1E
1T
1X
0D
b0 '
b0 b
0%
0/
1R
1W
0\
0]
0_
11
b10 c
b1 B
12
1A
b0 (
b0 >
0&
00
b10 ?
13
#10
0Q
0N
1P
1D
0M
1O
1\
0E
1L
1U
1[
0T
0X
1F
b10 B
12
1H
0S
0W
03
0:
05
#11
13
#12
1C
0D
1Z
0\
1Y
0[
1T
1X
b0 B
12
0H
1S
1W
03
15
#13
0Z
0Y
0X
1V
1%
1"
0W
01
b1 c
1#
1&
02
b0 ?
13
#14
03
#15
13
#16
0C
0V
0U
0P
1E
b1 B
1#
1&
0G
1Q
03
14
19
#17
0E
0T
1D
1/
0R
0%
0"
1\
1_
b100 c
b10 B
10
0#
0&
b1 ?
13
#18
03
#19
1E
0D
0/
1T
0\
0_
1R
1W
11
b10 c
b1 B
1@
12
00
b10 ?
13
#20
1D
1\
0E
1U
1[
0T
b10 B
1@
12
1H
0S
0W
03
05
#21
1P
1@
12
1G
0Q
13
09
#22
03
#23
13
#24
1C
0D
1Z
0\
1Y
0[
1T
1X
b0 B
1@
12
0H
1S
1W
03
15
#25
0Z
0Y
0X
1V
1%
1"
0W
01
b1 c
1#
1&
0@
02
b0 ?
13
#26
1#
1&
03
04
#27
13
#28
03
#29
13
#30
03
