{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528901836840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528901836844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 13 11:57:16 2018 " "Processing started: Wed Jun 13 11:57:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528901836844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901836844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto-final-mc613-boliche -c projeto-final-mc613-boliche " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final-mc613-boliche -c projeto-final-mc613-boliche" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901836844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528901837160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528901837160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845431 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-rtl " "Found design unit 1: vga_pll-rtl" {  } { { "vga_pll.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vga_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845434 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vga_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "vga_pll/vga_pll_0002.v" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto-final-mc613-boliche.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto-final-mc613-boliche.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 boliche-rtl " "Found design unit 1: boliche-rtl" {  } { { "projeto-final-mc613-boliche.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/projeto-final-mc613-boliche.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845439 ""} { "Info" "ISGN_ENTITY_NAME" "1 boliche " "Found entity 1: boliche" {  } { { "projeto-final-mc613-boliche.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/projeto-final-mc613-boliche.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tela.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tela.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tela-behavior " "Found design unit 1: tela-behavior" {  } { { "tela.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/tela.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845440 ""} { "Info" "ISGN_ENTITY_NAME" "1 tela " "Found entity 1: tela" {  } { { "tela.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/tela.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacon.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vgacon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacon-behav " "Found design unit 1: vgacon-behav" {  } { { "vgacon.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vgacon.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845443 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dual_clock_ram-behav " "Found design unit 2: dual_clock_ram-behav" {  } { { "vgacon.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vgacon.vhd" 269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845443 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgacon " "Found entity 1: vgacon" {  } { { "vgacon.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vgacon.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845443 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_clock_ram " "Found entity 2: dual_clock_ram" {  } { { "vgacon.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vgacon.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_bowling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_bowling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbd_bowling-rtl " "Found design unit 1: kbd_bowling-rtl" {  } { { "kbd_bowling.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/kbd_bowling.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845445 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbd_bowling " "Found entity 1: kbd_bowling" {  } { { "kbd_bowling.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/kbd_bowling.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bowling_keys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bowling_keys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bowling_keys-LogicFunction " "Found design unit 1: bowling_keys-LogicFunction" {  } { { "bowling_keys.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/bowling_keys.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845463 ""} { "Info" "ISGN_ENTITY_NAME" "1 bowling_keys " "Found entity 1: bowling_keys" {  } { { "bowling_keys.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/bowling_keys.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_bowling_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_bowling_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbd_bowling_ctrl-rtl " "Found design unit 1: kbd_bowling_ctrl-rtl" {  } { { "kbd_bowling_ctrl.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/kbd_bowling_ctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845466 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbd_bowling_ctrl " "Found entity 1: kbd_bowling_ctrl" {  } { { "kbd_bowling_ctrl.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/kbd_bowling_ctrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528901845466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845466 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "vga_pll work vgacon.vhd(118) " "VHDL Use Clause error at vgacon.vhd(118): design library \"work\" does not contain primary unit \"vga_pll\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "vgacon.vhd" "" { Text "/home/ec2015/ra171985/disciplinas/mc613/projeto/rtl/vgacon.vhd" 118 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1528901845475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528901845612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 13 11:57:25 2018 " "Processing ended: Wed Jun 13 11:57:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528901845612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528901845612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528901845612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528901845725 ""}
