Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" into library work
Parsing module <InstructionCache>.
Parsing module <DataCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10463: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10472: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10533: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10574: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10717: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10748: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10776: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10807: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10835: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10866: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10894: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10925: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10953: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10984: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11012: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11043: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11071: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11102: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11130: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11161: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11189: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11220: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11248: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11279: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11307: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11338: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11366: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11397: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11425: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11456: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11484: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11515: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11543: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11574: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11602: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11633: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11661: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11687: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 34: Using initial value of basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 65: Using initial value of basesoc_vexriscv_i_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 66: Using initial value of basesoc_vexriscv_d_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 78: Using initial value of basesoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 91: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 110: Using initial value of basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 123: Using initial value of basesoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 151: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 157: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 259: Using initial value of storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 272: Using initial value of source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 273: Using initial value of source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 309: Using initial value of tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 310: Using initial value of tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 326: Using initial value of tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 363: Using initial value of rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 391: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 430: Using initial value of half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 589: Using initial value of sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 605: Using initial value of sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 621: Using initial value of sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 637: Using initial value of sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 780: Using initial value of sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 796: Using initial value of sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 812: Using initial value of sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 828: Using initial value of sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 848: Using initial value of sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 864: Using initial value of sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 880: Using initial value of sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 896: Using initial value of sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 970: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 971: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1000: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1001: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1017: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1089: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1090: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1106: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1178: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1179: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1195: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1267: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1268: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1284: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1356: Using initial value of sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1357: Using initial value of sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1373: Using initial value of sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1445: Using initial value of sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1446: Using initial value of sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1462: Using initial value of sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1534: Using initial value of sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1535: Using initial value of sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1551: Using initial value of sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1623: Using initial value of sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1624: Using initial value of sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1640: Using initial value of sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1692: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1693: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1694: Using initial value of sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1712: Using initial value of sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1713: Using initial value of sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1728: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1729: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1734: Using initial value of sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1735: Using initial value of sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1736: Using initial value of sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1737: Using initial value of sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1738: Using initial value of sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1739: Using initial value of sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1740: Using initial value of sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1741: Using initial value of sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1766: Using initial value of sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1769: Using initial value of sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1883: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1884: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1885: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1886: Using initial value of locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1887: Using initial value of locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1888: Using initial value of locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1889: Using initial value of locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1890: Using initial value of locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10427: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2608: Assignment to opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2648: Assignment to opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2653: Assignment to opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2871: Assignment to sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2872: Assignment to sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2876: Assignment to source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2922: Assignment to tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2947: Assignment to rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2948: Assignment to rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2952: Assignment to rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3002: Assignment to half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3089: Assignment to half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3090: Assignment to half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3093: Assignment to half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3094: Assignment to half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3117: Assignment to dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3149: Assignment to dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3165: Assignment to dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3185: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3201: Assignment to sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3217: Assignment to sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3233: Assignment to sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3695: Assignment to sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3696: Assignment to sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3697: Assignment to sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3857: Assignment to sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3858: Assignment to sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3859: Assignment to sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4019: Assignment to sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4020: Assignment to sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4021: Assignment to sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4181: Assignment to sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4182: Assignment to sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4183: Assignment to sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4343: Assignment to sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4344: Assignment to sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4345: Assignment to sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4505: Assignment to sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4506: Assignment to sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4507: Assignment to sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4667: Assignment to sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4668: Assignment to sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4669: Assignment to sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4829: Assignment to sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4830: Assignment to sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4831: Assignment to sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4965: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5002: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5184: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5185: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5189: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5190: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5194: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5195: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5199: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5200: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5204: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5205: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5209: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5210: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5214: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5215: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5219: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5220: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5287: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5288: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5370: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5355: Assignment to port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5410: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5411: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5415: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5429: Assignment to basesoc_vexriscv_ibus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5434: Assignment to basesoc_vexriscv_dbus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5449: Assignment to basesoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5450: Assignment to basesoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5452: Assignment to basesoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5453: Assignment to basesoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5454: Assignment to basesoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5460: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5461: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5464: Assignment to basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5467: Assignment to basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5468: Assignment to basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5470: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5471: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5473: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5474: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5475: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5504: Assignment to basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5514: Assignment to basesoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5515: Assignment to basesoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5516: Assignment to basesoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5517: Assignment to basesoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5518: Assignment to basesoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5519: Assignment to basesoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5520: Assignment to basesoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5521: Assignment to basesoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5522: Assignment to basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5532: Assignment to basesoc_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5533: Assignment to basesoc_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5548: Assignment to basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5549: Assignment to basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5550: Assignment to basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5551: Assignment to basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5552: Assignment to basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5553: Assignment to basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5554: Assignment to basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5555: Assignment to basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5556: Assignment to basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5557: Assignment to basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5558: Assignment to basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5559: Assignment to basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5560: Assignment to basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5561: Assignment to basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5562: Assignment to basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5563: Assignment to basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5564: Assignment to basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5565: Assignment to basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5566: Assignment to basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5567: Assignment to basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5568: Assignment to basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5569: Assignment to basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5570: Assignment to basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5571: Assignment to basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5572: Assignment to basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5573: Assignment to basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5574: Assignment to basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5575: Assignment to basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5576: Assignment to basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5577: Assignment to basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5578: Assignment to basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5579: Assignment to basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5580: Assignment to basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5581: Assignment to basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5582: Assignment to basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5583: Assignment to basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5584: Assignment to basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5585: Assignment to basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5586: Assignment to basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5587: Assignment to basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5588: Assignment to basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5589: Assignment to basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5590: Assignment to basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5591: Assignment to basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5592: Assignment to basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5593: Assignment to basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5594: Assignment to basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5595: Assignment to basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5596: Assignment to basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5597: Assignment to basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5598: Assignment to basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5599: Assignment to basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5600: Assignment to basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5601: Assignment to basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5602: Assignment to basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5603: Assignment to basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5604: Assignment to basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5605: Assignment to basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5606: Assignment to basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5607: Assignment to basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5608: Assignment to basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5609: Assignment to basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5610: Assignment to basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5611: Assignment to basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5612: Assignment to basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5613: Assignment to basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5614: Assignment to basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5615: Assignment to basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5616: Assignment to basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5617: Assignment to basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5618: Assignment to basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5619: Assignment to basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5620: Assignment to basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5621: Assignment to basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5622: Assignment to basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5623: Assignment to basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5624: Assignment to basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5625: Assignment to basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5626: Assignment to basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5627: Assignment to basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5628: Assignment to basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5629: Assignment to basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5630: Assignment to basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5631: Assignment to basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5632: Assignment to basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5633: Assignment to basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5634: Assignment to basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5635: Assignment to basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5683: Assignment to basesoc_csrbank3_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5684: Assignment to basesoc_csrbank3_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5713: Assignment to sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5729: Assignment to basesoc_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5730: Assignment to basesoc_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5731: Assignment to basesoc_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5732: Assignment to basesoc_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5733: Assignment to basesoc_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5734: Assignment to basesoc_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5735: Assignment to basesoc_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5736: Assignment to basesoc_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5739: Assignment to sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5755: Assignment to basesoc_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5756: Assignment to basesoc_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5757: Assignment to basesoc_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5758: Assignment to basesoc_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5759: Assignment to basesoc_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5760: Assignment to basesoc_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5761: Assignment to basesoc_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5762: Assignment to basesoc_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5765: Assignment to sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5781: Assignment to basesoc_csrbank4_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5782: Assignment to basesoc_csrbank4_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5783: Assignment to basesoc_csrbank4_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5784: Assignment to basesoc_csrbank4_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5785: Assignment to basesoc_csrbank4_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5786: Assignment to basesoc_csrbank4_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5787: Assignment to basesoc_csrbank4_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5788: Assignment to basesoc_csrbank4_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5791: Assignment to sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5807: Assignment to basesoc_csrbank4_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5808: Assignment to basesoc_csrbank4_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5809: Assignment to basesoc_csrbank4_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5810: Assignment to basesoc_csrbank4_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5811: Assignment to basesoc_csrbank4_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5812: Assignment to basesoc_csrbank4_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5813: Assignment to basesoc_csrbank4_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5814: Assignment to basesoc_csrbank4_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5815: Assignment to sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5817: Assignment to basesoc_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5818: Assignment to basesoc_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5819: Assignment to basesoc_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5820: Assignment to basesoc_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5821: Assignment to basesoc_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5822: Assignment to basesoc_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5823: Assignment to basesoc_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5824: Assignment to basesoc_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5825: Assignment to basesoc_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5826: Assignment to basesoc_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5827: Assignment to basesoc_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5828: Assignment to basesoc_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5829: Assignment to basesoc_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5830: Assignment to basesoc_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5907: Assignment to basesoc_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5908: Assignment to basesoc_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5935: Assignment to basesoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5937: Assignment to basesoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5938: Assignment to basesoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5939: Assignment to basesoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5940: Assignment to basesoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5941: Assignment to basesoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5942: Assignment to basesoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5943: Assignment to basesoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5944: Assignment to basesoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5945: Assignment to basesoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5946: Assignment to basesoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5972: Assignment to basesoc_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5973: Assignment to basesoc_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5974: Assignment to basesoc_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5975: Assignment to basesoc_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5976: Assignment to eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5977: Assignment to eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 6003: Assignment to basesoc_sram_bus_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 6012: Assignment to basesoc_sram_bus_dat_w1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7568: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7569: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7534: Assignment to half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7620: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7621: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7661: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7858: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 9120: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7605: Assignment to rbank ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 234: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 236: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 308: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2318: Assignment to _zz_304 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2326: Assignment to _zz_307 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2328: Assignment to _zz_309 ignored, since the identifier is never used

Elaborating module <DataCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 646: Assignment to haltCpu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 849: Assignment to victim_counter_willOverflow ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1028. $display ERROR writeBack stuck by another plugin is not allowed
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 901: Assignment to tagsWriteLastCmd_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1032: Assignment to stageB_loadingDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2370: Assignment to _zz_318 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2372: Assignment to _zz_320 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2447: Assignment to memory_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2579: Assignment to decode_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2737: Assignment to prefetch_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2762: Assignment to fetch_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2814: Assignment to execute_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2843: Assignment to memory_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2853: Assignment to writeBack_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2883: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2905: Assignment to dBus_cmd_payload_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3557: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3558: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3612: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3615: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3699: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3728: Assignment to prefetch_arbitration_isFlushed ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3736: Assignment to prefetch_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3740: Assignment to fetch_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3741: Assignment to fetch_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3744: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3748: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3749: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3752: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3756: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4214. $display ERROR removeIt should never be asserted on this stage
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10394: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10506: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10509: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10604: Assignment to opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10620: Assignment to tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10637: Assignment to rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11724: Assignment to sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11738: Assignment to sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11752: Assignment to sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11766: Assignment to sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11780: Assignment to sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11794: Assignment to sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11808: Assignment to sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11822: Assignment to sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11958: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11978: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v".
    Set property "register_balancing = no" for signal <sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 10388: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 10388: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 10388: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 10388: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 16x10-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 8x24-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <half_rate_phy_record1_reset_n> equivalent to <half_rate_phy_record0_reset_n> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <half_rate_phy_record1_odt> equivalent to <half_rate_phy_record0_odt> has been removed
    Register <dfi_dfi_p3_rddata_valid> equivalent to <dfi_dfi_p2_rddata_valid> has been removed
    Register <half_rate_phy_record1_cke> equivalent to <half_rate_phy_record0_cke> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Found 1-bit register for signal <half_rate_phy_phase_sel>.
    Found 1-bit register for signal <half_rate_phy_phase_half>.
    Found 1-bit register for signal <half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <half_rate_phy_record0_odt>.
    Found 15-bit register for signal <half_rate_phy_record0_address>.
    Found 3-bit register for signal <half_rate_phy_record0_bank>.
    Found 1-bit register for signal <half_rate_phy_record0_cke>.
    Found 1-bit register for signal <half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <half_rate_phy_record1_address>.
    Found 3-bit register for signal <half_rate_phy_record1_bank>.
    Found 1-bit register for signal <half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <half_rate_phy_postamble>.
    Found 5-bit register for signal <half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <basesoc_rom_bus_ack>.
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 8-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <basesoc_counter>.
    Found 32-bit register for signal <basesoc_value>.
    Found 32-bit register for signal <basesoc_value_status>.
    Found 1-bit register for signal <basesoc_zero_pending>.
    Found 1-bit register for signal <basesoc_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <opsis_i2c_samp_count>.
    Found 1-bit register for signal <opsis_i2c_samp_carry>.
    Found 1-bit register for signal <opsis_i2c_scl_i>.
    Found 1-bit register for signal <opsis_i2c_sda_i>.
    Found 1-bit register for signal <opsis_i2c_scl_r>.
    Found 1-bit register for signal <opsis_i2c_sda_r>.
    Found 4-bit register for signal <opsis_i2c_counter>.
    Found 8-bit register for signal <opsis_i2c_din>.
    Found 1-bit register for signal <opsis_i2c_is_read>.
    Found 1-bit register for signal <opsis_i2c_data_drv>.
    Found 1-bit register for signal <opsis_i2c_data_bit>.
    Found 4-bit register for signal <opsisi2c_state>.
    Found 1-bit register for signal <sink_ready>.
    Found 8-bit register for signal <tx_reg>.
    Found 4-bit register for signal <tx_bitcount>.
    Found 1-bit register for signal <tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <phase_accumulator_tx>.
    Found 1-bit register for signal <uart_clk_txen>.
    Found 1-bit register for signal <source_valid>.
    Found 1-bit register for signal <rx_r>.
    Found 1-bit register for signal <rx_busy>.
    Found 4-bit register for signal <rx_bitcount>.
    Found 8-bit register for signal <source_payload_data>.
    Found 8-bit register for signal <rx_reg>.
    Found 32-bit register for signal <phase_accumulator_rx>.
    Found 1-bit register for signal <uart_clk_rxen>.
    Found 1-bit register for signal <tx_pending>.
    Found 1-bit register for signal <tx_old_trigger>.
    Found 1-bit register for signal <rx_pending>.
    Found 1-bit register for signal <rx_old_trigger>.
    Found 1-bit register for signal <tx_fifo_readable>.
    Found 4-bit register for signal <tx_fifo_produce>.
    Found 4-bit register for signal <tx_fifo_consume>.
    Found 5-bit register for signal <tx_fifo_level0>.
    Found 1-bit register for signal <rx_fifo_readable>.
    Found 4-bit register for signal <rx_fifo_produce>.
    Found 4-bit register for signal <rx_fifo_consume>.
    Found 5-bit register for signal <rx_fifo_level0>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 26-bit register for signal <front_panel_count>.
    Found 1-bit register for signal <phase_sys>.
    Found 32-bit register for signal <dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <sdram_phaseinjector0_status>.
    Found 32-bit register for signal <sdram_phaseinjector1_status>.
    Found 32-bit register for signal <sdram_phaseinjector2_status>.
    Found 32-bit register for signal <sdram_phaseinjector3_status>.
    Found 14-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_seq_done>.
    Found 4-bit register for signal <sdram_counter>.
    Found 9-bit register for signal <sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine0_row>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine1_row>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine2_row>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine3_row>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine4_row>.
    Found 3-bit register for signal <sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine5_row>.
    Found 3-bit register for signal <sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine6_row>.
    Found 3-bit register for signal <sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <sdram_bankmachine7_row>.
    Found 3-bit register for signal <sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 3-bit register for signal <sdram_choose_cmd_grant>.
    Found 3-bit register for signal <sdram_choose_req_grant>.
    Found 3-bit register for signal <sdram_dfi_p0_bank>.
    Found 14-bit register for signal <sdram_dfi_p0_address>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <sdram_dfi_p1_bank>.
    Found 14-bit register for signal <sdram_dfi_p1_address>.
    Found 1-bit register for signal <sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <sdram_trrdcon_count>.
    Found 1-bit register for signal <sdram_trrdcon_ready>.
    Found 3-bit register for signal <sdram_tfawcon_window>.
    Found 1-bit register for signal <sdram_tfawcon_ready>.
    Found 3-bit register for signal <sdram_twtrcon_count>.
    Found 1-bit register for signal <sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <sdram_bandwidth_counter>.
    Found 1-bit register for signal <sdram_bandwidth_period>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <sdram_bandwidth_nreads>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 2-bit register for signal <adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 5-bit register for signal <basesoc_slave_sel_r>.
    Found 17-bit register for signal <basesoc_count>.
    Found 8-bit register for signal <basesoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <basesoc_interface1_bank_bus_dat_r>.
    Found 2-bit register for signal <front_panel_leds_storage_full>.
    Found 1-bit register for signal <basesoc_sel_r>.
    Found 8-bit register for signal <basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <basesoc_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <opsisi2c_storage_full>.
    Found 8-bit register for signal <basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage_full>.
    Found 6-bit register for signal <sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <basesoc_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <basesoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_load_storage_full<31>>.
    Found 1-bit register for signal <basesoc_load_storage_full<30>>.
    Found 1-bit register for signal <basesoc_load_storage_full<29>>.
    Found 1-bit register for signal <basesoc_load_storage_full<28>>.
    Found 1-bit register for signal <basesoc_load_storage_full<27>>.
    Found 1-bit register for signal <basesoc_load_storage_full<26>>.
    Found 1-bit register for signal <basesoc_load_storage_full<25>>.
    Found 1-bit register for signal <basesoc_load_storage_full<24>>.
    Found 1-bit register for signal <basesoc_load_storage_full<23>>.
    Found 1-bit register for signal <basesoc_load_storage_full<22>>.
    Found 1-bit register for signal <basesoc_load_storage_full<21>>.
    Found 1-bit register for signal <basesoc_load_storage_full<20>>.
    Found 1-bit register for signal <basesoc_load_storage_full<19>>.
    Found 1-bit register for signal <basesoc_load_storage_full<18>>.
    Found 1-bit register for signal <basesoc_load_storage_full<17>>.
    Found 1-bit register for signal <basesoc_load_storage_full<16>>.
    Found 1-bit register for signal <basesoc_load_storage_full<15>>.
    Found 1-bit register for signal <basesoc_load_storage_full<14>>.
    Found 1-bit register for signal <basesoc_load_storage_full<13>>.
    Found 1-bit register for signal <basesoc_load_storage_full<12>>.
    Found 1-bit register for signal <basesoc_load_storage_full<11>>.
    Found 1-bit register for signal <basesoc_load_storage_full<10>>.
    Found 1-bit register for signal <basesoc_load_storage_full<9>>.
    Found 1-bit register for signal <basesoc_load_storage_full<8>>.
    Found 1-bit register for signal <basesoc_load_storage_full<7>>.
    Found 1-bit register for signal <basesoc_load_storage_full<6>>.
    Found 1-bit register for signal <basesoc_load_storage_full<5>>.
    Found 1-bit register for signal <basesoc_load_storage_full<4>>.
    Found 1-bit register for signal <basesoc_load_storage_full<3>>.
    Found 1-bit register for signal <basesoc_load_storage_full<2>>.
    Found 1-bit register for signal <basesoc_load_storage_full<1>>.
    Found 1-bit register for signal <basesoc_load_storage_full<0>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<31>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<30>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<29>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<28>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<27>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<26>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<25>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<24>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<23>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<22>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<21>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<20>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<19>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<18>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<17>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<16>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<15>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<14>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<13>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<12>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<11>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<10>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<9>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<8>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<7>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<6>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<5>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<4>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<3>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<2>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<1>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<0>>.
    Found 1-bit register for signal <basesoc_en_storage_full>.
    Found 1-bit register for signal <basesoc_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <eventmanager_storage_full>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <phase_sel>.
    Found 1-bit register for signal <phase_sys2x>.
    Found 1-bit register for signal <wr_data_en_d>.
    Found 2-bit register for signal <rddata_valid>.
    Found 32-bit register for signal <rddata0>.
    Found 32-bit register for signal <rddata1>.
    Found 1-bit register for signal <half_rate_phy_phase_sys>.
    Found 1-bit register for signal <half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <half_rate_phy_rddata_sr>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 11-bit register for signal <crg_por>.
    Found finite state machine <FSM_0> for signal <opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1599_OUT> created at line 7527.
    Found 32-bit subtractor for signal <basesoc_value[31]_GND_1_o_sub_1628_OUT> created at line 7643.
    Found 5-bit subtractor for signal <tx_fifo_level0[4]_GND_1_o_sub_1688_OUT> created at line 7816.
    Found 5-bit subtractor for signal <rx_fifo_level0[4]_GND_1_o_sub_1697_OUT> created at line 7838.
    Found 26-bit subtractor for signal <front_panel_count[25]_GND_1_o_sub_1721_OUT> created at line 7885.
    Found 9-bit subtractor for signal <sdram_count[8]_GND_1_o_sub_1737_OUT> created at line 7941.
    Found 4-bit subtractor for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1748_OUT> created at line 7967.
    Found 3-bit subtractor for signal <sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1752_OUT> created at line 7990.
    Found 2-bit subtractor for signal <sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_1756_OUT> created at line 8005.
    Found 2-bit subtractor for signal <sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_1760_OUT> created at line 8020.
    Found 4-bit subtractor for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1772_OUT> created at line 8047.
    Found 3-bit subtractor for signal <sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1776_OUT> created at line 8070.
    Found 2-bit subtractor for signal <sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_1780_OUT> created at line 8085.
    Found 2-bit subtractor for signal <sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_1784_OUT> created at line 8100.
    Found 4-bit subtractor for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1796_OUT> created at line 8127.
    Found 3-bit subtractor for signal <sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1800_OUT> created at line 8150.
    Found 2-bit subtractor for signal <sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_1804_OUT> created at line 8165.
    Found 2-bit subtractor for signal <sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_1808_OUT> created at line 8180.
    Found 4-bit subtractor for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1820_OUT> created at line 8207.
    Found 3-bit subtractor for signal <sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1824_OUT> created at line 8230.
    Found 2-bit subtractor for signal <sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_1828_OUT> created at line 8245.
    Found 2-bit subtractor for signal <sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_1832_OUT> created at line 8260.
    Found 4-bit subtractor for signal <sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1844_OUT> created at line 8287.
    Found 3-bit subtractor for signal <sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_1848_OUT> created at line 8310.
    Found 2-bit subtractor for signal <sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_1852_OUT> created at line 8325.
    Found 2-bit subtractor for signal <sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_1856_OUT> created at line 8340.
    Found 4-bit subtractor for signal <sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1868_OUT> created at line 8367.
    Found 3-bit subtractor for signal <sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_1872_OUT> created at line 8390.
    Found 2-bit subtractor for signal <sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_1876_OUT> created at line 8405.
    Found 2-bit subtractor for signal <sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_1880_OUT> created at line 8420.
    Found 4-bit subtractor for signal <sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1892_OUT> created at line 8447.
    Found 3-bit subtractor for signal <sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_1896_OUT> created at line 8470.
    Found 2-bit subtractor for signal <sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_1900_OUT> created at line 8485.
    Found 2-bit subtractor for signal <sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_1904_OUT> created at line 8500.
    Found 4-bit subtractor for signal <sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1916_OUT> created at line 8527.
    Found 3-bit subtractor for signal <sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_1920_OUT> created at line 8550.
    Found 2-bit subtractor for signal <sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_1924_OUT> created at line 8565.
    Found 2-bit subtractor for signal <sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_1928_OUT> created at line 8580.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_1932_OUT> created at line 8591.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_1935_OUT> created at line 8598.
    Found 3-bit subtractor for signal <sdram_twtrcon_count[2]_GND_1_o_sub_2059_OUT> created at line 9152.
    Found 17-bit subtractor for signal <basesoc_count[16]_GND_1_o_sub_2124_OUT> created at line 9260.
    Found 2-bit adder for signal <n6086> created at line 5106.
    Found 2-bit adder for signal <sdram_tfawcon_count> created at line 5106.
    Found 1-bit adder for signal <half_rate_phy_phase_sel_PWR_1_o_add_1604_OUT<0>> created at line 7538.
    Found 1-bit adder for signal <half_rate_phy_phase_half_PWR_1_o_add_1605_OUT<0>> created at line 7540.
    Found 32-bit adder for signal <basesoc_ctrl_bus_errors[31]_GND_1_o_add_1616_OUT> created at line 7608.
    Found 2-bit adder for signal <basesoc_counter[1]_GND_1_o_add_1623_OUT> created at line 7633.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1632_OUT> created at line 7659.
    Found 4-bit adder for signal <n6100> created at line 7666.
    Found 4-bit adder for signal <opsis_i2c_counter[3]_GND_1_o_add_1639_OUT> created at line 7680.
    Found 4-bit adder for signal <tx_bitcount[3]_GND_1_o_add_1653_OUT> created at line 7731.
    Found 33-bit adder for signal <n6106> created at line 7747.
    Found 4-bit adder for signal <rx_bitcount[3]_GND_1_o_add_1665_OUT> created at line 7760.
    Found 33-bit adder for signal <n6110> created at line 7779.
    Found 4-bit adder for signal <tx_fifo_produce[3]_GND_1_o_add_1681_OUT> created at line 7805.
    Found 4-bit adder for signal <tx_fifo_consume[3]_GND_1_o_add_1683_OUT> created at line 7808.
    Found 5-bit adder for signal <tx_fifo_level0[4]_GND_1_o_add_1685_OUT> created at line 7812.
    Found 4-bit adder for signal <rx_fifo_produce[3]_GND_1_o_add_1690_OUT> created at line 7827.
    Found 4-bit adder for signal <rx_fifo_consume[3]_GND_1_o_add_1692_OUT> created at line 7830.
    Found 5-bit adder for signal <rx_fifo_level0[4]_GND_1_o_add_1694_OUT> created at line 7834.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_1702_OUT> created at line 7850.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_1715_OUT> created at line 7876.
    Found 4-bit adder for signal <sdram_counter[3]_GND_1_o_add_1732_OUT> created at line 7932.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1741_OUT> created at line 7956.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1743_OUT> created at line 7959.
    Found 4-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1745_OUT> created at line 7963.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1765_OUT> created at line 8036.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1767_OUT> created at line 8039.
    Found 4-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1769_OUT> created at line 8043.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1789_OUT> created at line 8116.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1791_OUT> created at line 8119.
    Found 4-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1793_OUT> created at line 8123.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1813_OUT> created at line 8196.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1815_OUT> created at line 8199.
    Found 4-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1817_OUT> created at line 8203.
    Found 3-bit adder for signal <sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1837_OUT> created at line 8276.
    Found 3-bit adder for signal <sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1839_OUT> created at line 8279.
    Found 4-bit adder for signal <sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_1841_OUT> created at line 8283.
    Found 3-bit adder for signal <sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1861_OUT> created at line 8356.
    Found 3-bit adder for signal <sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1863_OUT> created at line 8359.
    Found 4-bit adder for signal <sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_1865_OUT> created at line 8363.
    Found 3-bit adder for signal <sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1885_OUT> created at line 8436.
    Found 3-bit adder for signal <sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1887_OUT> created at line 8439.
    Found 4-bit adder for signal <sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_1889_OUT> created at line 8443.
    Found 3-bit adder for signal <sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1909_OUT> created at line 8516.
    Found 3-bit adder for signal <sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1911_OUT> created at line 8519.
    Found 4-bit adder for signal <sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_1913_OUT> created at line 8523.
    Found 1-bit adder for signal <sdram_trrdcon_count_GND_1_o_add_2053_OUT<0>> created at line 9113.
    Found 25-bit adder for signal <n6182> created at line 9163.
    Found 24-bit adder for signal <sdram_bandwidth_nreads[23]_GND_1_o_add_2063_OUT> created at line 9172.
    Found 24-bit adder for signal <sdram_bandwidth_nwrites[23]_GND_1_o_add_2065_OUT> created at line 9175.
    Found 4-bit adder for signal <half_rate_phy_bitslip_cnt[3]_GND_1_o_add_2511_OUT> created at line 10358.
    Found 32-bit 4-to-1 multiplexer for signal <interface0_wb_sdram_dat_r> created at line 5268.
    Found 1-bit 3-to-1 multiplexer for signal <ack> created at line 5367.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 6088.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 6117.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 6175.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 6204.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 6262.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 6291.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 6320.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 6349.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 6378.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 6436.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 6465.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 6523.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 6552.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 6581.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 7042.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 7059.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 7076.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 7093.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 7110.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 7127.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 7161.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 7178.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 7195.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 7212.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 7229.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 7246.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed21> created at line 7263.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2126_OUT> created at line 9267.
    Found 8-bit 8-to-1 multiplexer for signal <basesoc_interface3_bank_bus_adr[2]_GND_1_o_wide_mux_2133_OUT> created at line 9465.
    Found 8-bit 63-to-1 multiplexer for signal <basesoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_2141_OUT> created at line 9521.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2152_OUT> created at line 9825.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2155_OUT> created at line 9847.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2157_OUT> created at line 9937.
    Found 1-bit 8-to-1 multiplexer for signal <_n9938> created at line 7695.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 10603
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 10640
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 10640
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 10640
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 10640
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 11875
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 11878
    Found 7-bit comparator equal for signal <opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o> created at line 2684
    Found 14-bit comparator equal for signal <sdram_bankmachine0_row_hit> created at line 3642
    Found 14-bit comparator not equal for signal <n0484> created at line 3658
    Found 14-bit comparator equal for signal <sdram_bankmachine1_row_hit> created at line 3804
    Found 14-bit comparator not equal for signal <n0576> created at line 3820
    Found 14-bit comparator equal for signal <sdram_bankmachine2_row_hit> created at line 3966
    Found 14-bit comparator not equal for signal <n0663> created at line 3982
    Found 14-bit comparator equal for signal <sdram_bankmachine3_row_hit> created at line 4128
    Found 14-bit comparator not equal for signal <n0750> created at line 4144
    Found 14-bit comparator equal for signal <sdram_bankmachine4_row_hit> created at line 4290
    Found 14-bit comparator not equal for signal <n0837> created at line 4306
    Found 14-bit comparator equal for signal <sdram_bankmachine5_row_hit> created at line 4452
    Found 14-bit comparator not equal for signal <n0924> created at line 4468
    Found 14-bit comparator equal for signal <sdram_bankmachine6_row_hit> created at line 4614
    Found 14-bit comparator not equal for signal <n1011> created at line 4630
    Found 14-bit comparator equal for signal <sdram_bankmachine7_row_hit> created at line 4776
    Found 14-bit comparator not equal for signal <n1098> created at line 4792
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_584_o> created at line 4987
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_585_o> created at line 4987
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_586_o> created at line 4988
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_587_o> created at line 4988
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_588_o> created at line 4989
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_589_o> created at line 4989
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_590_o> created at line 4990
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_591_o> created at line 4990
    Found 1-bit comparator equal for signal <sdram_bankmachine4_cmd_payload_is_read_sdram_choose_req_want_reads_equal_592_o> created at line 4991
    Found 1-bit comparator equal for signal <sdram_bankmachine4_cmd_payload_is_write_sdram_choose_req_want_writes_equal_593_o> created at line 4991
    Found 1-bit comparator equal for signal <sdram_bankmachine5_cmd_payload_is_read_sdram_choose_req_want_reads_equal_594_o> created at line 4992
    Found 1-bit comparator equal for signal <sdram_bankmachine5_cmd_payload_is_write_sdram_choose_req_want_writes_equal_595_o> created at line 4992
    Found 1-bit comparator equal for signal <sdram_bankmachine6_cmd_payload_is_read_sdram_choose_req_want_reads_equal_596_o> created at line 4993
    Found 1-bit comparator equal for signal <sdram_bankmachine6_cmd_payload_is_write_sdram_choose_req_want_writes_equal_597_o> created at line 4993
    Found 1-bit comparator equal for signal <sdram_bankmachine7_cmd_payload_is_read_sdram_choose_req_want_reads_equal_598_o> created at line 4994
    Found 1-bit comparator equal for signal <sdram_bankmachine7_cmd_payload_is_write_sdram_choose_req_want_writes_equal_599_o> created at line 4994
    Found 23-bit comparator equal for signal <tag_do_tag[22]_GND_1_o_equal_810_o> created at line 5303
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1595_o> created at line 7517
    Found 1-bit comparator equal for signal <half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1604_o> created at line 7535
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1632_o> created at line 7658
    Found 1-bit comparator equal for signal <phase_sys2x_phase_sys_equal_2510_o> created at line 10343
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2573_o> created at line 10598
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    Summary:
	inferred  15 RAM(s).
	inferred  83 Adder/Subtractor(s).
	inferred 2207 D-type flip-flop(s).
	inferred  39 Comparator(s).
	inferred 1288 Multiplexer(s).
	inferred   7 Tristate(s).
	inferred  15 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_mem_cmd_payload_size> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_flush_rsp> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_cpu_fetch_mmuBus_cmd_isValid> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2315: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <instructionCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2354: Output port <io_cpu_memory_mmuBus_cmd_isValid> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2354: Output port <io_cpu_memory_mmuBus_cmd_bypassTranslation> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2354: Output port <io_mem_cmd_payload_last> of the instance <dataCache_1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_297>.
    Found 1-bit register for signal <prefetch_arbitration_isValid>.
    Found 1-bit register for signal <fetch_arbitration_isValid>.
    Found 1-bit register for signal <_zz_278>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 2-bit register for signal <_zz_111>.
    Found 32-bit register for signal <prefetch_PcManagerSimplePlugin_pcReg>.
    Found 1-bit register for signal <prefetch_PcManagerSimplePlugin_inc>.
    Found 1-bit register for signal <_zz_141>.
    Found 6-bit register for signal <memory_DivPlugin_div_counter_value>.
    Found 1-bit register for signal <_zz_160>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_2>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_3>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_4>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_5>.
    Found 32-bit register for signal <_zz_190>.
    Found 32-bit register for signal <_zz_223>.
    Found 32-bit register for signal <_zz_259>.
    Found 3-bit register for signal <_zz_260>.
    Found 1-bit register for signal <_zz_261>.
    Found 3-bit register for signal <_zz_263>.
    Found 1-bit register for signal <_zz_269>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<32>>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_399<31>>.
    Found 1-bit register for signal <_zz_399<30>>.
    Found 1-bit register for signal <_zz_399<29>>.
    Found 1-bit register for signal <_zz_399<28>>.
    Found 1-bit register for signal <_zz_399<27>>.
    Found 1-bit register for signal <_zz_399<26>>.
    Found 1-bit register for signal <_zz_399<25>>.
    Found 1-bit register for signal <_zz_399<24>>.
    Found 1-bit register for signal <_zz_399<23>>.
    Found 1-bit register for signal <_zz_399<22>>.
    Found 1-bit register for signal <_zz_399<21>>.
    Found 1-bit register for signal <_zz_399<20>>.
    Found 1-bit register for signal <_zz_399<19>>.
    Found 1-bit register for signal <_zz_399<18>>.
    Found 1-bit register for signal <_zz_399<17>>.
    Found 1-bit register for signal <_zz_399<16>>.
    Found 1-bit register for signal <_zz_399<15>>.
    Found 1-bit register for signal <_zz_399<14>>.
    Found 1-bit register for signal <_zz_399<13>>.
    Found 1-bit register for signal <_zz_399<12>>.
    Found 1-bit register for signal <_zz_399<11>>.
    Found 1-bit register for signal <_zz_399<10>>.
    Found 1-bit register for signal <_zz_399<9>>.
    Found 1-bit register for signal <_zz_399<8>>.
    Found 1-bit register for signal <_zz_399<7>>.
    Found 1-bit register for signal <_zz_399<6>>.
    Found 1-bit register for signal <_zz_399<5>>.
    Found 1-bit register for signal <_zz_399<4>>.
    Found 1-bit register for signal <_zz_399<3>>.
    Found 1-bit register for signal <_zz_399<2>>.
    Found 1-bit register for signal <_zz_399<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<31>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<30>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<29>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<28>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<27>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<26>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<25>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<24>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<23>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<22>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<21>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<20>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<19>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<18>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<17>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<16>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<15>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<14>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<13>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<12>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<11>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<10>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<9>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<8>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<7>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<6>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<5>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<4>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<3>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<2>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<0>>.
    Found 32-bit register for signal <memory_DivPlugin_div_result>.
    Found 32-bit register for signal <memory_DivPlugin_rs2>.
    Found 1-bit register for signal <memory_DivPlugin_div_needRevert>.
    Found 5-bit register for signal <_zz_161>.
    Found 32-bit register for signal <_zz_162>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 1-bit register for signal <_zz_189>.
    Found 32-bit register for signal <CsrPlugin_mbadaddr>.
    Found 1-bit register for signal <execute_CsrPlugin_readDataRegValid>.
    Found 32-bit register for signal <_zz_191>.
    Found 1-bit register for signal <_zz_193>.
    Found 1-bit register for signal <_zz_194>.
    Found 1-bit register for signal <_zz_195>.
    Found 1-bit register for signal <_zz_196>.
    Found 2-bit register for signal <_zz_197>.
    Found 2-bit register for signal <_zz_198>.
    Found 32-bit register for signal <_zz_199>.
    Found 32-bit register for signal <_zz_200>.
    Found 32-bit register for signal <_zz_201>.
    Found 32-bit register for signal <_zz_202>.
    Found 32-bit register for signal <_zz_203>.
    Found 1-bit register for signal <_zz_204>.
    Found 2-bit register for signal <_zz_205>.
    Found 32-bit register for signal <_zz_206>.
    Found 34-bit register for signal <_zz_207>.
    Found 1-bit register for signal <_zz_208>.
    Found 32-bit register for signal <_zz_209>.
    Found 2-bit register for signal <_zz_210>.
    Found 2-bit register for signal <_zz_211>.
    Found 1-bit register for signal <_zz_212>.
    Found 1-bit register for signal <_zz_213>.
    Found 2-bit register for signal <_zz_214>.
    Found 1-bit register for signal <_zz_215>.
    Found 1-bit register for signal <_zz_216>.
    Found 1-bit register for signal <_zz_217>.
    Found 1-bit register for signal <_zz_218>.
    Found 1-bit register for signal <_zz_219>.
    Found 1-bit register for signal <_zz_220>.
    Found 32-bit register for signal <_zz_221>.
    Found 32-bit register for signal <_zz_222>.
    Found 32-bit register for signal <_zz_224>.
    Found 2-bit register for signal <_zz_225>.
    Found 2-bit register for signal <_zz_226>.
    Found 2-bit register for signal <_zz_227>.
    Found 2-bit register for signal <_zz_228>.
    Found 1-bit register for signal <_zz_229>.
    Found 1-bit register for signal <_zz_230>.
    Found 1-bit register for signal <_zz_231>.
    Found 1-bit register for signal <_zz_232>.
    Found 52-bit register for signal <_zz_235>.
    Found 1-bit register for signal <_zz_236>.
    Found 1-bit register for signal <_zz_238>.
    Found 1-bit register for signal <_zz_239>.
    Found 1-bit register for signal <_zz_240>.
    Found 34-bit register for signal <_zz_241>.
    Found 34-bit register for signal <_zz_242>.
    Found 1-bit register for signal <_zz_243>.
    Found 1-bit register for signal <_zz_248>.
    Found 1-bit register for signal <_zz_249>.
    Found 34-bit register for signal <_zz_250>.
    Found 32-bit register for signal <_zz_251>.
    Found 1-bit register for signal <_zz_252>.
    Found 1-bit register for signal <_zz_253>.
    Found 1-bit register for signal <_zz_254>.
    Found 2-bit register for signal <_zz_255>.
    Found 32-bit register for signal <_zz_256>.
    Found 32-bit register for signal <_zz_257>.
    Found 32-bit register for signal <_zz_258>.
    Found 32-bit register for signal <CsrPlugin_mtvec>.
    Found 32-bit register for signal <_zz_262>.
    Found 32-bit register for signal <_zz_270>.
    Found 32-bit register for signal <_zz_296>.
    Found 4-bit subtractor for signal <_zz_350> created at line 2075.
    Found 3-bit subtractor for signal <_zz_417> created at line 2142.
    Found 33-bit subtractor for signal <_zz_153> created at line 3338.
    Found 32-bit adder for signal <_zz_372> created at line 2097.
    Found 32-bit adder for signal <_zz_373> created at line 2098.
    Found 33-bit adder for signal <_zz_404> created at line 2129.
    Found 32-bit adder for signal <prefetch_PcManagerSimplePlugin_pcBeforeJumps> created at line 2854.
    Found 66-bit adder for signal <writeBack_MulPlugin_result> created at line 3315.
    Found 6-bit adder for signal <memory_DivPlugin_div_counter_value[5]__zz_397[5]_add_543_OUT> created at line 3329.
    Found 32-bit adder for signal <_zz_107> created at line 3459.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 3553.
    Found 3-bit adder for signal <zz_260[2]_GND_2_o_add_688_OUT> created at line 3953.
    Found 3-bit adder for signal <zz_263[2]_GND_2_o_add_691_OUT> created at line 3958.
    Found 33-bit adder for signal <zz_157[32]__zz_408[32]_add_720_OUT> created at line 3979.
    Found 32-bit adder for signal <execute_RS2[31]__zz_410[31]_add_723_OUT> created at line 3980.
    Found 52-bit adder for signal <_n4434> created at line 1600.
    Found 52-bit adder for signal <_zz_35> created at line 1600.
    Found 33-bit shifter arithmetic right for signal <_zz_380> created at line 2105
    Found 16x16-bit multiplier for signal <_zz_39> created at line 3310.
    Found 17x17-bit multiplier for signal <_zz_38> created at line 3311.
    Found 17x17-bit multiplier for signal <_zz_37> created at line 3312.
    Found 17x17-bit multiplier for signal <_zz_36> created at line 3313.
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_300> created at line 2405.
    Found 32-bit 3-to-1 multiplexer for signal <memory_SHIFT_CTRL[1]_memory_SHIFT_RIGHT[31]_wide_mux_349_OUT> created at line 2601.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<7>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<6>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<5>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<4>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<3>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<2>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<1>> created at line 2953.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<0>> created at line 2953.
    Found 32-bit 4-to-1 multiplexer for signal <execute_IntAluPlugin_bitwise> created at line 3095.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_148> created at line 3190.
    Found 5-bit comparator equal for signal <zz_161[4]_decode_INSTRUCTION[19]_equal_318_o> created at line 2527
    Found 5-bit comparator equal for signal <zz_161[4]_decode_INSTRUCTION[24]_equal_320_o> created at line 2530
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_519_o> created at line 3208
    Found 5-bit comparator equal for signal <_zz_164> created at line 3389
    Found 5-bit comparator equal for signal <_zz_165> created at line 3390
    Found 5-bit comparator equal for signal <_zz_166> created at line 3391
    Found 5-bit comparator equal for signal <_zz_167> created at line 3392
    Found 5-bit comparator equal for signal <_zz_168> created at line 3393
    Found 5-bit comparator equal for signal <_zz_169> created at line 3394
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 3461
    Found 1-bit comparator not equal for signal <n1083> created at line 3492
    Found 3-bit comparator equal for signal <_zz_267> created at line 3780
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred  17 Adder/Subtractor(s).
	inferred 1318 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 250 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Register <_zz_5> equivalent to <_zz_3> has been removed
    Found 32-bit register for signal <_zz_13>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 8-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <lineLoader_flushFromInterface>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 1-bit register for signal <_zz_3>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_miss>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_valid>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_error>.
    Found 20-bit register for signal <decodeStage_hit_tags_0_address>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 22-bit register for signal <_zz_12>.
    Found 8-bit adder for signal <lineLoader_flushCounter[7]_GND_3_o_add_30_OUT> created at line 282.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_3_o_add_34_OUT> created at line 297.
    Found 20-bit comparator equal for signal <decodeStage_hit_tags_0_address[19]_decodeStage_mmuRsp_physicalAddress[31]_equal_28_o> created at line 259
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 156 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <InstructionCache> synthesized.

Synthesizing Unit <DataCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_memory_isRemoved> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_allowExecute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_way_tags> for signal <way_tags>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol0> for signal <way_data_symbol0>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol1> for signal <way_data_symbol1>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol2> for signal <way_data_symbol2>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol3> for signal <way_data_symbol3>.
    Found 8x32-bit dual-port RAM <Mram_victim_buffer> for signal <victim_buffer>.
    Found 8-bit register for signal <_zz_61>.
    Found 8-bit register for signal <_zz_62>.
    Found 8-bit register for signal <_zz_63>.
    Found 8-bit register for signal <_zz_64>.
    Found 32-bit register for signal <_zz_44>.
    Found 7-bit register for signal <way_tagReadRspOneAddress>.
    Found 1-bit register for signal <_zz_6>.
    Found 7-bit register for signal <_zz_7>.
    Found 1-bit register for signal <_zz_8>.
    Found 1-bit register for signal <_zz_9>.
    Found 20-bit register for signal <_zz_10>.
    Found 10-bit register for signal <way_dataReadRspOneAddress>.
    Found 1-bit register for signal <_zz_14>.
    Found 10-bit register for signal <_zz_15>.
    Found 1-bit register for signal <_zz_17<3>>.
    Found 1-bit register for signal <_zz_17<2>>.
    Found 1-bit register for signal <_zz_17<1>>.
    Found 1-bit register for signal <_zz_17<0>>.
    Found 1-bit register for signal <_zz_16<31>>.
    Found 1-bit register for signal <_zz_16<30>>.
    Found 1-bit register for signal <_zz_16<29>>.
    Found 1-bit register for signal <_zz_16<28>>.
    Found 1-bit register for signal <_zz_16<27>>.
    Found 1-bit register for signal <_zz_16<26>>.
    Found 1-bit register for signal <_zz_16<25>>.
    Found 1-bit register for signal <_zz_16<24>>.
    Found 1-bit register for signal <_zz_16<23>>.
    Found 1-bit register for signal <_zz_16<22>>.
    Found 1-bit register for signal <_zz_16<21>>.
    Found 1-bit register for signal <_zz_16<20>>.
    Found 1-bit register for signal <_zz_16<19>>.
    Found 1-bit register for signal <_zz_16<18>>.
    Found 1-bit register for signal <_zz_16<17>>.
    Found 1-bit register for signal <_zz_16<16>>.
    Found 1-bit register for signal <_zz_16<15>>.
    Found 1-bit register for signal <_zz_16<14>>.
    Found 1-bit register for signal <_zz_16<13>>.
    Found 1-bit register for signal <_zz_16<12>>.
    Found 1-bit register for signal <_zz_16<11>>.
    Found 1-bit register for signal <_zz_16<10>>.
    Found 1-bit register for signal <_zz_16<9>>.
    Found 1-bit register for signal <_zz_16<8>>.
    Found 1-bit register for signal <_zz_16<7>>.
    Found 1-bit register for signal <_zz_16<6>>.
    Found 1-bit register for signal <_zz_16<5>>.
    Found 1-bit register for signal <_zz_16<4>>.
    Found 1-bit register for signal <_zz_16<3>>.
    Found 1-bit register for signal <_zz_16<2>>.
    Found 1-bit register for signal <_zz_16<1>>.
    Found 1-bit register for signal <_zz_16<0>>.
    Found 1-bit register for signal <way_tagReadRspTwo_used>.
    Found 1-bit register for signal <way_tagReadRspTwo_dirty>.
    Found 20-bit register for signal <way_tagReadRspTwo_address>.
    Found 10-bit register for signal <_zz_20>.
    Found 8-bit register for signal <_zz_23>.
    Found 8-bit register for signal <_zz_24>.
    Found 8-bit register for signal <_zz_25>.
    Found 8-bit register for signal <_zz_26>.
    Found 32-bit register for signal <_zz_29>.
    Found 32-bit register for signal <_zz_35>.
    Found 1-bit register for signal <stageA_request_kind>.
    Found 1-bit register for signal <stageA_request_wr>.
    Found 32-bit register for signal <stageA_request_address>.
    Found 32-bit register for signal <stageA_request_data>.
    Found 2-bit register for signal <stageA_request_size>.
    Found 1-bit register for signal <stageA_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageA_request_clean>.
    Found 1-bit register for signal <stageA_request_invalidate>.
    Found 1-bit register for signal <stageA_request_way>.
    Found 1-bit register for signal <stageB_request_kind>.
    Found 1-bit register for signal <stageB_request_wr>.
    Found 32-bit register for signal <stageB_request_address>.
    Found 32-bit register for signal <stageB_request_kind[0]_X_4_o_select_86_OUT>.
    Found 2-bit register for signal <stageB_request_size>.
    Found 1-bit register for signal <stageB_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageB_request_clean>.
    Found 1-bit register for signal <stageB_request_invalidate>.
    Found 1-bit register for signal <stageB_request_way>.
    Found 1-bit register for signal <stageB_mmuRsp_isIoAccess>.
    Found 1-bit register for signal <stageB_mmuRsp_miss>.
    Found 1-bit register for signal <stageB_waysHit>.
    Found 1-bit register for signal <stageB_delayedIsStuck>.
    Found 1-bit register for signal <stageB_delayedWaysHitValid>.
    Found 1-bit register for signal <_zz_27>.
    Found 1-bit register for signal <_zz_28>.
    Found 4-bit register for signal <victim_readLineCmdCounter>.
    Found 1-bit register for signal <victim_dataReadRestored>.
    Found 4-bit register for signal <victim_readLineRspCounter>.
    Found 1-bit register for signal <_zz_30>.
    Found 4-bit register for signal <victim_bufferReadCounter>.
    Found 1-bit register for signal <_zz_33>.
    Found 1-bit register for signal <_zz_34>.
    Found 3-bit register for signal <victim_bufferReadedCounter>.
    Found 1-bit register for signal <stageB_victimNotSent>.
    Found 1-bit register for signal <stageB_loadingNotDone>.
    Found 1-bit register for signal <stageB_hadMemRspError>.
    Found 1-bit register for signal <stageB_bootEvicts_valid>.
    Found 32-bit register for signal <stageB_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <loader_valid>.
    Found 1-bit register for signal <loader_memCmdSent>.
    Found 3-bit register for signal <loader_counter_value>.
    Found 1-bit register for signal <_zz_40>.
    Found 22-bit register for signal <_zz_42>.
    Found 3-bit adder for signal <loader_counter_valueNext> created at line 895.
    Found 4-bit adder for signal <victim_readLineCmdCounter[3]_GND_4_o_add_193_OUT> created at line 1064.
    Found 4-bit adder for signal <victim_readLineRspCounter[3]_GND_4_o_add_196_OUT> created at line 1074.
    Found 4-bit adder for signal <victim_bufferReadCounter[3]_GND_4_o_add_198_OUT> created at line 1077.
    Found 3-bit adder for signal <victim_bufferReadedCounter[2]_GND_4_o_add_200_OUT> created at line 1090.
    Found 7-bit adder for signal <stageB_mmuRsp_physicalAddress[11]_GND_4_o_add_204_OUT> created at line 1118.
    Found 4-bit shifter logical left for signal <stageB_request_kind[0]_X_4_o_select_87_OUT> created at line 726
    Found 7-bit comparator equal for signal <tagsWriteCmd_payload_address[6]_way_tagReadRspOneAddress[6]_equal_106_o> created at line 803
    Found 7-bit comparator equal for signal <zz_7[6]_way_tagReadRspOneAddress[6]_equal_107_o> created at line 804
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_way_dataReadRspOneAddress[9]_equal_110_o> created at line 809
    Found 10-bit comparator equal for signal <zz_15[9]_way_dataReadRspOneAddress[9]_equal_111_o> created at line 811
    Found 10-bit comparator equal for signal <zz_20[9]_dataWriteCmd_payload_address[9]_equal_119_o> created at line 826
    Found 4-bit comparator greater for signal <victim_bufferReadStream_valid> created at line 832
    Found 20-bit comparator equal for signal <io_cpu_memory_mmuBus_rsp_physicalAddress[31]_way_tagReadRspTwoRegIn_address[19]_equal_171_o> created at line 1023
    Summary:
	inferred   6 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 520 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 143 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <DataCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 25
 1024x32-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 4
 128x22-bit dual-port RAM                              : 2
 16x10-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x32-bit dual-port RAM                                : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 108
 1-bit adder                                           : 3
 11-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 4
 2-bit subtractor                                      : 16
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 21
 3-bit subtractor                                      : 10
 32-bit adder                                          : 7
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 13
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 66-bit adder                                          : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 603
 1-bit register                                        : 310
 10-bit register                                       : 5
 11-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 12
 15-bit register                                       : 3
 17-bit register                                       : 1
 2-bit register                                        : 38
 20-bit register                                       : 2
 21-bit register                                       : 8
 22-bit register                                       : 3
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 41
 32-bit register                                       : 63
 34-bit register                                       : 4
 4-bit register                                        : 29
 5-bit register                                        : 6
 52-bit register                                       : 1
 57-bit register                                       : 1
 6-bit register                                        : 7
 7-bit register                                        : 4
 8-bit register                                        : 53
 9-bit register                                        : 2
# Comparators                                          : 59
 1-bit comparator equal                                : 19
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 20-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 3
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1689
 1-bit 2-to-1 multiplexer                              : 1434
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 17
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 16
 20-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 21
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 77
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 4
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 27
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 30
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 15
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCache>.
The following registers are absorbed into accumulator <loader_counter_value>: 1 register on signal <loader_counter_value>.
The following registers are absorbed into counter <victim_bufferReadedCounter>: 1 register on signal <victim_bufferReadedCounter>.
INFO:Xst:3231 - The small RAM <Mram_victim_buffer> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_zz_30>        | high     |
    |     addrA          | connected to signal <victim_readLineRspCounter<2:0>> |          |
    |     diA            | connected to signal <(_zz_64,_zz_63,_zz_62,_zz_61)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <victim_bufferReadCounter<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_42>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tagsWriteCmd_valid> | high     |
    |     addrA          | connected to signal <stageB_mmuRsp_physicalAddress<11:5>> |          |
    |     diA            | connected to signal <(stageB_mmuRsp_physicalAddress<31:12>,tagsWriteCmd_payload_data_dirty,tagsWriteCmd_payload_data_used)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <tagsReadCmd_valid> | high     |
    |     addrB          | connected to signal <io_cpu_execute_args_address<11:5>> |          |
    |     doB            | connected to signal <_zz_42>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataCache> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_12> <decodeStage_hit_tags_0_valid_decodeStage_hit_tags_0_error_decodeStage_hit_tags_0_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:12>,"0",lineLoader_flushCounter<7>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<11:5>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<11:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_13>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_260>: 1 register on signal <_zz_260>.
The following registers are absorbed into counter <_zz_263>: 1 register on signal <_zz_263>.
	Found pipelined multiplier on signal <_zz_39>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_36>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_38>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_37>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <_zz_259> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_89<19:15>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_296>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_89<19:15>> |          |
    |     doB            | connected to signal <_zz_296>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <_zz_259> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_89<24:20>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_297>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <_zz_259<11:7>> |          |
    |     diA            | connected to signal <_zz_84>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_89<24:20>> |          |
    |     doB            | connected to signal <_zz_297>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_39 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_38 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_37 by adding 1 register level(s).
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <front_panel_count>: 1 register on signal <front_panel_count>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <half_rate_phy_phase_half>: 1 register on signal <half_rate_phy_phase_half>.
The following registers are absorbed into counter <half_rate_phy_phase_sel>: 1 register on signal <half_rate_phy_phase_sel>.
The following registers are absorbed into counter <half_rate_phy_bitslip_cnt>: 1 register on signal <half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <sdram_count>: 1 register on signal <sdram_count>.
The following registers are absorbed into counter <basesoc_ctrl_bus_errors>: 1 register on signal <basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <basesoc_counter>: 1 register on signal <basesoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <tx_bitcount>: 1 register on signal <tx_bitcount>.
The following registers are absorbed into counter <rx_bitcount>: 1 register on signal <rx_bitcount>.
The following registers are absorbed into counter <tx_fifo_produce>: 1 register on signal <tx_fifo_produce>.
The following registers are absorbed into counter <tx_fifo_consume>: 1 register on signal <tx_fifo_consume>.
The following registers are absorbed into counter <tx_fifo_level0>: 1 register on signal <tx_fifo_level0>.
The following registers are absorbed into counter <rx_fifo_produce>: 1 register on signal <rx_fifo_produce>.
The following registers are absorbed into counter <rx_fifo_consume>: 1 register on signal <rx_fifo_consume>.
The following registers are absorbed into counter <rx_fifo_level0>: 1 register on signal <rx_fifo_level0>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine0_twtpcon_count>: 1 register on signal <sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine0_trascon_count>: 1 register on signal <sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine1_twtpcon_count>: 1 register on signal <sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine1_trascon_count>: 1 register on signal <sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine2_twtpcon_count>: 1 register on signal <sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine2_trascon_count>: 1 register on signal <sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine3_twtpcon_count>: 1 register on signal <sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine3_trascon_count>: 1 register on signal <sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine4_twtpcon_count>: 1 register on signal <sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine4_trascon_count>: 1 register on signal <sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine5_twtpcon_count>: 1 register on signal <sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine5_trascon_count>: 1 register on signal <sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine6_twtpcon_count>: 1 register on signal <sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine6_trascon_count>: 1 register on signal <sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine7_twtpcon_count>: 1 register on signal <sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine7_trascon_count>: 1 register on signal <sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <sdram_twtrcon_count>: 1 register on signal <sdram_twtrcon_count>.
The following registers are absorbed into counter <sdram_bandwidth_nreads>: 1 register on signal <sdram_bandwidth_nreads>.
The following registers are absorbed into counter <sdram_bandwidth_nwrites>: 1 register on signal <sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <sdram_bankmachine0_trccon_count>: 1 register on signal <sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <sdram_bankmachine1_trccon_count>: 1 register on signal <sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <sdram_bankmachine2_trccon_count>: 1 register on signal <sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <sdram_bankmachine3_trccon_count>: 1 register on signal <sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <sdram_bankmachine4_trccon_count>: 1 register on signal <sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <sdram_bankmachine5_trccon_count>: 1 register on signal <sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <sdram_bankmachine6_trccon_count>: 1 register on signal <sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <sdram_bankmachine7_trccon_count>: 1 register on signal <sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
The following registers are absorbed into counter <sdram_trrdcon_count>: 1 register on signal <sdram_trrdcon_count>.
The following registers are absorbed into counter <basesoc_count>: 1 register on signal <basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <dat_w>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"0000",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <basesoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<23:10>,port_cmd_payload_addr<6:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <_zz_257_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_257_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_258_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <_zz_259_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <_zz_29_0> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_1> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_2> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_3> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_4> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 25
 1024x32-bit dual-port block RAM                       : 1
 1024x8-bit dual-port block RAM                        : 4
 128x22-bit dual-port block RAM                        : 2
 16x10-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port block RAM                         : 2
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x32-bit dual-port distributed RAM                    : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 4
 16x16-bit registered multiplier                       : 1
 17x17-bit registered multiplier                       : 3
# Adders/Subtractors                                   : 28
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 5
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 4-bit adder                                           : 6
 4-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 77
 1-bit up counter                                      : 3
 11-bit down counter                                   : 1
 17-bit down counter                                   : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 2
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 20
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 3392
 Flip-Flops                                            : 3392
# Comparators                                          : 59
 1-bit comparator equal                                : 19
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 20-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 3
 7-bit comparator greater                              : 2
# Multiplexers                                         : 2099
 1-bit 2-to-1 multiplexer                              : 1833
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 77
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 20-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 62
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 25
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 26
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 15
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <_zz_210_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <_zz_211_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_miss> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stageA_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_mmuRsp_miss> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <_zz_214_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_228_1> 
INFO:Xst:2261 - The FF/Latch <_zz_204> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_218> 
INFO:Xst:2261 - The FF/Latch <basesoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <dfi_dfi_p1_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dfi_dfi_p0_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <_zz_191_0> in Unit <VexRiscv> is equivalent to the following 29 FFs/Latches, which will be removed : <_zz_191_3> <_zz_191_4> <_zz_191_5> <_zz_191_6> <_zz_191_7> <_zz_191_8> <_zz_191_9> <_zz_191_10> <_zz_191_11> <_zz_191_12> <_zz_191_13> <_zz_191_14> <_zz_191_15> <_zz_191_16> <_zz_191_17> <_zz_191_18> <_zz_191_19> <_zz_191_20> <_zz_191_21> <_zz_191_22> <_zz_191_23> <_zz_191_24> <_zz_191_25> <_zz_191_26> <_zz_191_27> <_zz_191_28> <_zz_191_29> <_zz_191_30> <_zz_191_31> 
INFO:Xst:2261 - The FF/Latch <_zz_262_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_10> 
INFO:Xst:2261 - The FF/Latch <_zz_262_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_11> 
INFO:Xst:2261 - The FF/Latch <_zz_262_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_12> 
INFO:Xst:2261 - The FF/Latch <_zz_262_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_0> 
INFO:Xst:2261 - The FF/Latch <_zz_262_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_13> 
INFO:Xst:2261 - The FF/Latch <_zz_262_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_1> 
INFO:Xst:2261 - The FF/Latch <_zz_262_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_14> 
INFO:Xst:2261 - The FF/Latch <_zz_262_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_2> 
INFO:Xst:2261 - The FF/Latch <_zz_262_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_20> 
INFO:Xst:2261 - The FF/Latch <_zz_262_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_15> 
INFO:Xst:2261 - The FF/Latch <_zz_262_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_3> 
INFO:Xst:2261 - The FF/Latch <_zz_262_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_21> 
INFO:Xst:2261 - The FF/Latch <_zz_262_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_16> 
INFO:Xst:2261 - The FF/Latch <_zz_262_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_4> 
INFO:Xst:2261 - The FF/Latch <_zz_262_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_22> 
INFO:Xst:2261 - The FF/Latch <_zz_262_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_17> 
INFO:Xst:2261 - The FF/Latch <_zz_262_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_5> 
INFO:Xst:2261 - The FF/Latch <_zz_262_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_23> 
INFO:Xst:2261 - The FF/Latch <_zz_262_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_18> 
INFO:Xst:2261 - The FF/Latch <_zz_262_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_6> 
INFO:Xst:2261 - The FF/Latch <_zz_262_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_24> 
INFO:Xst:2261 - The FF/Latch <_zz_262_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_19> 
INFO:Xst:2261 - The FF/Latch <_zz_262_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_7> 
INFO:Xst:2261 - The FF/Latch <_zz_262_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_30> 
INFO:Xst:2261 - The FF/Latch <_zz_262_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_25> 
INFO:Xst:2261 - The FF/Latch <_zz_262_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_8> 
INFO:Xst:2261 - The FF/Latch <_zz_262_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_31> 
INFO:Xst:2261 - The FF/Latch <_zz_262_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_26> 
INFO:Xst:2261 - The FF/Latch <_zz_262_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_9> 
INFO:Xst:2261 - The FF/Latch <_zz_262_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_27> 
INFO:Xst:2261 - The FF/Latch <_zz_262_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_28> 
INFO:Xst:2261 - The FF/Latch <_zz_262_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_270_29> 
WARNING:Xst:1710 - FF/Latch <_zz_191_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1023> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1024> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memory_DivPlugin_rs1_32> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:1293 - FF/Latch <basesoc_interface1_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface1_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface1_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <half_rate_phy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <half_rate_phy_record3_wrdata_mask_1> <half_rate_phy_record3_wrdata_mask_2> <half_rate_phy_record3_wrdata_mask_3> <half_rate_phy_record2_wrdata_mask_0> <half_rate_phy_record2_wrdata_mask_1> <half_rate_phy_record2_wrdata_mask_2> <half_rate_phy_record2_wrdata_mask_3> 

Optimizing unit <top> ...

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...

Optimizing unit <DataCache> ...
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VexRiscv/instructionCache_1/lineLoader_flushFromInterface> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/dataCache_1/stageB_hadMemRspErrorReg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <opsis_i2c_samp_count_0> <sdram_bandwidth_counter_0> <spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_bandwidth_counter_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_DivPlugin_rs2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_194> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_195> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageB_request_address_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_200_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/instructionCache_1/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_226_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_226_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_227_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_227_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_1> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <sdram_bandwidth_period> <spiflash_i1_0> 
INFO:Xst:3203 - The FF/Latch <spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <sdram_count_1> 
INFO:Xst:3203 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <sdram_count_2> 
INFO:Xst:3203 - The FF/Latch <VexRiscv/dataCache_1/_zz_28> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/_zz_27> 
INFO:Xst:3203 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <sdram_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 27.
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_13> in Unit <top> is equivalent to the following 24 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB0> <VexRiscv/dataCache_1/stageA_request_data_22_BRB0> <VexRiscv/dataCache_1/stageA_request_data_21_BRB0> <VexRiscv/dataCache_1/stageA_request_data_20_BRB0> <VexRiscv/dataCache_1/stageA_request_data_19_BRB0> <VexRiscv/dataCache_1/stageA_request_data_18_BRB0> <VexRiscv/dataCache_1/stageA_request_data_17_BRB0> <VexRiscv/dataCache_1/stageA_request_data_16_BRB0> <VexRiscv/dataCache_1/stageA_request_data_15_BRB2> <VexRiscv/dataCache_1/stageA_request_data_14_BRB2> <VexRiscv/dataCache_1/stageA_request_data_13_BRB2> <VexRiscv/dataCache_1/stageA_request_data_12_BRB2> <VexRiscv/dataCache_1/stageA_request_data_11_BRB2> <VexRiscv/dataCache_1/stageA_request_data_10_BRB2> <VexRiscv/dataCache_1/stageA_request_data_9_BRB2> <VexRiscv/dataCache_1/stageA_request_data_8_BRB2> <VexRiscv/dataCache_1/stageA_request_data_31_BRB0>
   <VexRiscv/dataCache_1/stageA_request_data_30_BRB0> <VexRiscv/dataCache_1/stageA_request_data_29_BRB0> <VexRiscv/dataCache_1/stageA_request_data_28_BRB0> <VexRiscv/dataCache_1/stageA_request_data_27_BRB0> <VexRiscv/dataCache_1/stageA_request_data_26_BRB0> <VexRiscv/dataCache_1/stageA_request_data_25_BRB0> <VexRiscv/dataCache_1/stageA_request_data_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_17_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB3> <VexRiscv/dataCache_1/stageA_request_data_25_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_18_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB3> <VexRiscv/dataCache_1/stageA_request_data_26_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_19_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB3> <VexRiscv/dataCache_1/stageA_request_data_27_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_20_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB3> <VexRiscv/dataCache_1/stageA_request_data_28_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_21_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB3> <VexRiscv/dataCache_1/stageA_request_data_29_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_22_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB3> <VexRiscv/dataCache_1/stageA_request_data_30_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB1> <VexRiscv/dataCache_1/stageA_request_data_15_BRB3> <VexRiscv/dataCache_1/stageA_request_data_31_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_257_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_230_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_257_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_252_BRB1> <VexRiscv/_zz_212_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_257_25> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_252_BRB0> <VexRiscv/_zz_212_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_243> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_230_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_193> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/_zz_252_BRB5> <VexRiscv/_zz_212_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_12> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_15_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB1> <VexRiscv/dataCache_1/stageA_request_data_8_BRB1> <VexRiscv/dataCache_1/stageA_request_data_31_BRB2> <VexRiscv/dataCache_1/stageA_request_data_30_BRB2> <VexRiscv/dataCache_1/stageA_request_data_29_BRB2> <VexRiscv/dataCache_1/stageA_request_data_28_BRB2> <VexRiscv/dataCache_1/stageA_request_data_27_BRB2> <VexRiscv/dataCache_1/stageA_request_data_26_BRB2> <VexRiscv/dataCache_1/stageA_request_data_25_BRB2> <VexRiscv/dataCache_1/stageA_request_data_24_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_258_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_253_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_194> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/_zz_253_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_1 has(ve) been forward balanced into : basesoc_csrbank4_dfii_pi3_address1_re11_SW0_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_0 has(ve) been forward balanced into : basesoc_csrbank4_dfii_pi0_address0_re11_SW0_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_3 has(ve) been forward balanced into : Mmux_GND_1_o_basesoc_interface2_bank_bus_adr[5]_mux_2132_OUT71231_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_12 has(ve) been forward balanced into : _n100302_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_9 basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_13 basesoc_interface_adr_2 has(ve) been forward balanced into : _n100301_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4.
	Register(s) VexRiscv/_zz_210_1 has(ve) been backward balanced into : VexRiscv/_zz_210_1_BRB0 VexRiscv/_zz_210_1_BRB1.
	Register(s) VexRiscv/_zz_252 has(ve) been backward balanced into : VexRiscv/_zz_252_BRB3 VexRiscv/_zz_252_BRB4 .
	Register(s) VexRiscv/_zz_253 has(ve) been backward balanced into : VexRiscv/_zz_253_BRB0 VexRiscv/_zz_253_BRB2 VexRiscv/_zz_253_BRB3 VexRiscv/_zz_253_BRB4 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_10 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_10_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_11 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_11_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_12 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_12_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_13 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_13_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_14 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_14_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_15 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_15_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_16 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_16_BRB1 VexRiscv/dataCache_1/stageA_request_data_16_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_17 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_17_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_18 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_18_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_19 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_19_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_20 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_20_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_21 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_21_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_22 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_22_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_23 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_23_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_24 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_24_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_25 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_25_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_26 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_26_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_27 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_27_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_28 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_28_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_29 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_29_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_30 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_30_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_31 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_31_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_8 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_8_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_9 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_9_BRB0 .
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB4 ddram_cas_n_BRB5 ddram_cas_n_BRB8 ddram_cas_n_BRB10 ddram_cas_n_BRB11.
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB0 ddram_ras_n_BRB3 ddram_ras_n_BRB4 ddram_ras_n_BRB5 ddram_ras_n_BRB6 ddram_ras_n_BRB7 ddram_ras_n_BRB8 ddram_ras_n_BRB9 ddram_ras_n_BRB10 ddram_ras_n_BRB11 ddram_ras_n_BRB12.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB4 ddram_we_n_BRB5 ddram_we_n_BRB8 ddram_we_n_BRB10 ddram_we_n_BRB11.
	Register(s) half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : half_rate_phy_drive_dq_n1_BRB0.
	Register(s) half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : half_rate_phy_rddata_sr_1_BRB0 half_rate_phy_rddata_sr_1_BRB1 half_rate_phy_rddata_sr_1_BRB2 half_rate_phy_rddata_sr_1_BRB3 half_rate_phy_rddata_sr_1_BRB4 half_rate_phy_rddata_sr_1_BRB5.
	Register(s) half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : half_rate_phy_rddata_sr_2_BRB0 half_rate_phy_rddata_sr_2_BRB1 half_rate_phy_rddata_sr_2_BRB2 half_rate_phy_rddata_sr_2_BRB3 half_rate_phy_rddata_sr_2_BRB5 half_rate_phy_rddata_sr_2_BRB6 half_rate_phy_rddata_sr_2_BRB7 half_rate_phy_rddata_sr_2_BRB8 half_rate_phy_rddata_sr_2_BRB9 half_rate_phy_rddata_sr_2_BRB10 half_rate_phy_rddata_sr_2_BRB11 half_rate_phy_rddata_sr_2_BRB12 half_rate_phy_rddata_sr_2_BRB13 half_rate_phy_rddata_sr_2_BRB14.
	Register(s) half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : half_rate_phy_rddata_sr_3_BRB0 half_rate_phy_rddata_sr_3_BRB1 half_rate_phy_rddata_sr_3_BRB2 half_rate_phy_rddata_sr_3_BRB3 half_rate_phy_rddata_sr_3_BRB4 half_rate_phy_rddata_sr_3_BRB5 half_rate_phy_rddata_sr_3_BRB6 half_rate_phy_rddata_sr_3_BRB7 half_rate_phy_rddata_sr_3_BRB8 half_rate_phy_rddata_sr_3_BRB9 half_rate_phy_rddata_sr_3_BRB11 half_rate_phy_rddata_sr_3_BRB12 half_rate_phy_rddata_sr_3_BRB13 half_rate_phy_rddata_sr_3_BRB14 half_rate_phy_rddata_sr_3_BRB15.
	Register(s) half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : half_rate_phy_rddata_sr_4_BRB0 half_rate_phy_rddata_sr_4_BRB1 half_rate_phy_rddata_sr_4_BRB2 half_rate_phy_rddata_sr_4_BRB3 half_rate_phy_rddata_sr_4_BRB4 half_rate_phy_rddata_sr_4_BRB5 half_rate_phy_rddata_sr_4_BRB6 half_rate_phy_rddata_sr_4_BRB7 half_rate_phy_rddata_sr_4_BRB8 half_rate_phy_rddata_sr_4_BRB9 half_rate_phy_rddata_sr_4_BRB11 half_rate_phy_rddata_sr_4_BRB12 half_rate_phy_rddata_sr_4_BRB13 half_rate_phy_rddata_sr_4_BRB14 half_rate_phy_rddata_sr_4_BRB15.
	Register(s) half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : half_rate_phy_rddata_sr_5_BRB0 half_rate_phy_rddata_sr_5_BRB1 half_rate_phy_rddata_sr_5_BRB2 half_rate_phy_rddata_sr_5_BRB3 half_rate_phy_rddata_sr_5_BRB4 half_rate_phy_rddata_sr_5_BRB5 half_rate_phy_rddata_sr_5_BRB6 half_rate_phy_rddata_sr_5_BRB7 half_rate_phy_rddata_sr_5_BRB8 half_rate_phy_rddata_sr_5_BRB9 half_rate_phy_rddata_sr_5_BRB11 half_rate_phy_rddata_sr_5_BRB12 half_rate_phy_rddata_sr_5_BRB13 half_rate_phy_rddata_sr_5_BRB14 half_rate_phy_rddata_sr_5_BRB15.
	Register(s) half_rate_phy_record0_cas_n has(ve) been backward balanced into : half_rate_phy_record0_cas_n_BRB0 half_rate_phy_record0_cas_n_BRB1 half_rate_phy_record0_cas_n_BRB2 half_rate_phy_record0_cas_n_BRB5 half_rate_phy_record0_cas_n_BRB6 half_rate_phy_record0_cas_n_BRB7 half_rate_phy_record0_cas_n_BRB8 half_rate_phy_record0_cas_n_BRB9 half_rate_phy_record0_cas_n_BRB10 half_rate_phy_record0_cas_n_BRB11.
	Register(s) half_rate_phy_record0_cke has(ve) been backward balanced into : half_rate_phy_record0_cke_BRB0 .
	Register(s) half_rate_phy_record0_odt has(ve) been backward balanced into : half_rate_phy_record0_odt_BRB0 .
	Register(s) half_rate_phy_record0_ras_n has(ve) been backward balanced into : half_rate_phy_record0_ras_n_BRB1 half_rate_phy_record0_ras_n_BRB2 half_rate_phy_record0_ras_n_BRB4.
	Register(s) half_rate_phy_record0_reset_n has(ve) been backward balanced into : half_rate_phy_record0_reset_n_BRB0 half_rate_phy_record0_reset_n_BRB1.
	Register(s) half_rate_phy_record0_we_n has(ve) been backward balanced into : half_rate_phy_record0_we_n_BRB1 half_rate_phy_record0_we_n_BRB2 half_rate_phy_record0_we_n_BRB4.
	Register(s) half_rate_phy_record1_cas_n has(ve) been backward balanced into : half_rate_phy_record1_cas_n_BRB0 half_rate_phy_record1_cas_n_BRB1 half_rate_phy_record1_cas_n_BRB3 half_rate_phy_record1_cas_n_BRB7 half_rate_phy_record1_cas_n_BRB8 half_rate_phy_record1_cas_n_BRB9 half_rate_phy_record1_cas_n_BRB10 .
	Register(s) half_rate_phy_record1_ras_n has(ve) been backward balanced into : half_rate_phy_record1_ras_n_BRB0 half_rate_phy_record1_ras_n_BRB3 half_rate_phy_record1_ras_n_BRB7 .
	Register(s) half_rate_phy_record1_we_n has(ve) been backward balanced into : half_rate_phy_record1_we_n_BRB0 half_rate_phy_record1_we_n_BRB3 half_rate_phy_record1_we_n_BRB7 .
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5.
	Register(s) new_master_wdata_ready0 has(ve) been backward balanced into : new_master_wdata_ready0_BRB0 new_master_wdata_ready0_BRB1 new_master_wdata_ready0_BRB2 new_master_wdata_ready0_BRB3 new_master_wdata_ready0_BRB4 new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop basesoc_interface_adr_0 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_10 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_11 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_12 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_13 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_2 has been replicated 2 time(s)
FlipFlop basesoc_interface_adr_3 has been replicated 2 time(s)
FlipFlop basesoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_9 has been replicated 2 time(s)
FlipFlop basesoc_interface_we has been replicated 2 time(s)
FlipFlop phase_sel has been replicated 4 time(s)
FlipFlop sdram_storage_full_0 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_31>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_30>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_29>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_28>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_27>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_26>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_25>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_24>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_23>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_22>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_21>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_20>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_19>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_18>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_17>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_16>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_15>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_14>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_13>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_12>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_11>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_10>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_9>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_8>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_7>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_6>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_5>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_4>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_3>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_2>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_1>.
	Found 2-bit shift register for signal <VexRiscv/_zz_200_0>.
	Found 2-bit shift register for signal <ddram_ras_n_BRB5>.
	Found 2-bit shift register for signal <ddram_cas_n_BRB4>.
	Found 2-bit shift register for signal <ddram_we_n_BRB4>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 2-bit shift register for signal <new_master_rdata_valid2_BRB7>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB9>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB19>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB9>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB20>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB21>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB22>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB14>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB15>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3681
 Flip-Flops                                            : 3681
# Shift Registers                                      : 73
 2-bit shift register                                  : 40
 3-bit shift register                                  : 18
 4-bit shift register                                  : 10
 5-bit shift register                                  : 4
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6351
#      GND                         : 1
#      INV                         : 127
#      LUT1                        : 132
#      LUT2                        : 516
#      LUT3                        : 594
#      LUT4                        : 752
#      LUT5                        : 769
#      LUT6                        : 2061
#      MUXCY                       : 691
#      MUXF7                       : 84
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 591
# FlipFlops/Latches                : 3765
#      FD                          : 254
#      FDE                         : 1152
#      FDP                         : 8
#      FDPE                        : 2
#      FDR                         : 781
#      FDRE                        : 1470
#      FDS                         : 44
#      FDSE                        : 49
#      ODDR2                       : 5
# RAMS                             : 271
#      RAM16X1D                    : 224
#      RAMB16BWER                  : 39
#      RAMB8BWER                   : 8
# Shift Registers                  : 73
#      SRLC16E                     : 73
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 62
#      BUFIO2                      : 1
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 31
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3765  out of  54576     6%  
 Number of Slice LUTs:                 5472  out of  27288    20%  
    Number used as Logic:              4951  out of  27288    18%  
    Number used as Memory:              521  out of   6408     8%  
       Number used as RAM:              448
       Number used as SRL:               73

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7024
   Number with an unused Flip Flop:    3259  out of   7024    46%  
   Number with an unused LUT:          1552  out of   7024    22%  
   Number of fully used LUT-FF pairs:  2213  out of   7024    31%  
   Number of unique control sets:       200

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    296    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               43  out of    116    37%  
    Number using Block RAM only:         43
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      4  out of     58     6%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3806  |
clk100                             | PLL_ADV:CLKOUT2        | 124   |
clk100                             | PLL_ADV:CLKOUT4        | 182   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.889ns (Maximum Frequency: 112.492MHz)
   Minimum input arrival time before clock: 4.204ns
   Maximum output required time after clock: 5.775ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.889ns (frequency: 112.492MHz)
  Total number of paths / destination ports: 1423176 / 12168
-------------------------------------------------------------------------
Delay:               2.840ns (Levels of Logic = 3)
  Source:            basesoc_interface_we_1 (FF)
  Destination:       half_rate_phy_r_drive_dq_0 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: basesoc_interface_we_1 to half_rate_phy_r_drive_dq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  basesoc_interface_we_1 (basesoc_interface_we_1)
     LUT6:I0->O            1   0.203   0.808  half_rate_phy_rddata_en11_1 (half_rate_phy_rddata_en11)
     LUT6:I3->O            1   0.205   0.000  half_rate_phy_dfi_p1_wrdata_en1_F (N1098)
     MUXF7:I0->O           2   0.131   0.000  half_rate_phy_dfi_p1_wrdata_en1 (half_rate_phy_dfi_p1_wrdata_en)
     FD:D                      0.102          half_rate_phy_r_drive_dq_0
    ----------------------------------------
    Total                      2.840ns (1.088ns logic, 1.752ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 544 / 193
-------------------------------------------------------------------------
Offset:              4.204ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.250  pwrsw_IBUF (front_panel_switches_inv)
     LUT2:I1->O           26   0.205   1.206  _n10796_inv1 (_n10796_inv)
     FDRE:CE                   0.322          front_panel_count_0
    ----------------------------------------
    Total                      4.204ns (1.749ns logic, 2.455ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl31 (xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 257 / 191
-------------------------------------------------------------------------
Offset:              5.775ns (Levels of Logic = 3)
  Source:            ddram_ras_n_BRB3 (FF)
  Destination:       ddram_ras_n (PAD)
  Source Clock:      clk100 rising 2.0X +230

  Data Path: ddram_ras_n_BRB3 to ddram_ras_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   1.089  ddram_ras_n_BRB3 (ddram_ras_n_BRB3)
     LUT5:I0->O            1   0.203   0.684  half_rate_phy_record0_ras_n_glue_set (N444)
     LUT3:I1->O            1   0.203   0.579  Mmux_array_muxed311 (ddram_ras_n_OBUF)
     OBUF:I->O                 2.571          ddram_ras_n_OBUF (ddram_ras_n)
    ----------------------------------------
    Total                      5.775ns (3.424ns logic, 2.351ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 108
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.130|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   14.200|         |    1.919|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 89.00 secs
Total CPU time to Xst completion: 88.39 secs
 
--> 


Total memory usage is 504624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  642 (   0 filtered)
Number of infos    :  141 (   0 filtered)

