# 24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG
designing a rtl verilog code for 24 hours digital clock. the output is represent using 6- seven segment . 6- seven segment used for sec_l,sem_m,min_l, min_m,hr_l,hr_m.  the design have two inputs clk and rst and 6 outputs which represents using  6-seven segment . top module design using counter and bcd to seven segment block design instantiation.  


BLOCK DESGIN-
1) TOP MODULE

![image](https://user-images.githubusercontent.com/72481400/110235652-5af7be80-7f57-11eb-917f-3c048459f152.png)


![image](https://user-images.githubusercontent.com/72481400/110235662-65b25380-7f57-11eb-96f8-d476aa8558f4.png)




2) COUNTER

![image](https://user-images.githubusercontent.com/72481400/110235641-4b787580-7f57-11eb-9fb3-ecd09ce00073.png)



3)BCD_SEVEN_SEGMENT

![image](https://user-images.githubusercontent.com/72481400/110235510-61d20180-7f56-11eb-8f6e-6c1614faf881.png)



WAVEFORM


![image](https://user-images.githubusercontent.com/72481400/110235698-7b277d80-7f57-11eb-8161-44a8eddbf0f4.png)




