

================================================================
== Vivado HLS Report for 'Block_myproject_axi_exit27_proc'
================================================================
* Date:           Thu Dec 12 22:35:03 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|      62|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      62|     67|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op5  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|   4|           2|           2|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |out_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |tmp_data_V_0                |   9|          2|   20|         40|
    |tmp_data_V_1                |   9|          2|   20|         40|
    |tmp_data_V_2                |   9|          2|   20|         40|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |tmp_data_V_0_preg  |  20|   0|   20|          0|
    |tmp_data_V_1_preg  |  20|   0|   20|          0|
    |tmp_data_V_2_preg  |  20|   0|   20|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  62|   0|   62|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_done                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit27_proc | return value |
|out_local_V_data_0_V_dout     |  in |   20|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_0_V_read     | out |    1|   ap_fifo  |       out_local_V_data_0_V       |    pointer   |
|out_local_V_data_1_V_dout     |  in |   20|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_1_V_read     | out |    1|   ap_fifo  |       out_local_V_data_1_V       |    pointer   |
|out_local_V_data_2_V_dout     |  in |   20|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|out_local_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|out_local_V_data_2_V_read     | out |    1|   ap_fifo  |       out_local_V_data_2_V       |    pointer   |
|tmp_data_V_0                  | out |   20|   ap_vld   |           tmp_data_V_0           |    pointer   |
|tmp_data_V_0_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_0           |    pointer   |
|tmp_data_V_1                  | out |   20|   ap_vld   |           tmp_data_V_1           |    pointer   |
|tmp_data_V_1_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_1           |    pointer   |
|tmp_data_V_2                  | out |   20|   ap_vld   |           tmp_data_V_2           |    pointer   |
|tmp_data_V_2_ap_vld           | out |    1|   ap_vld   |           tmp_data_V_2           |    pointer   |
+------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (2.18ns)   --->   "%empty = call { i20, i20, i20 } @_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P(i20* %out_local_V_data_0_V, i20* %out_local_V_data_1_V, i20* %out_local_V_data_2_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 5 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_local_V_data_0_V_val = extractvalue { i20, i20, i20 } %empty, 0" [firmware/myproject_axi.cpp:30]   --->   Operation 6 'extractvalue' 'out_local_V_data_0_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_local_V_data_1_V_val = extractvalue { i20, i20, i20 } %empty, 1" [firmware/myproject_axi.cpp:30]   --->   Operation 7 'extractvalue' 'out_local_V_data_1_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_local_V_data_2_V_val = extractvalue { i20, i20, i20 } %empty, 2" [firmware/myproject_axi.cpp:30]   --->   Operation 8 'extractvalue' 'out_local_V_data_2_V_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "store i20 %out_local_V_data_0_V_val, i20* %tmp_data_V_0, align 4" [firmware/myproject_axi.cpp:30]   --->   Operation 9 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "store i20 %out_local_V_data_1_V_val, i20* %tmp_data_V_1, align 4" [firmware/myproject_axi.cpp:30]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i20 %out_local_V_data_2_V_val, i20* %tmp_data_V_2, align 4" [firmware/myproject_axi.cpp:30]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface) [ 00]
specinterface_ln0        (specinterface) [ 00]
specinterface_ln0        (specinterface) [ 00]
empty                    (read         ) [ 00]
out_local_V_data_0_V_val (extractvalue ) [ 00]
out_local_V_data_1_V_val (extractvalue ) [ 00]
out_local_V_data_2_V_val (extractvalue ) [ 00]
store_ln30               (store        ) [ 00]
store_ln30               (store        ) [ 00]
store_ln30               (store        ) [ 00]
ret_ln0                  (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="empty_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="60" slack="0"/>
<pin id="28" dir="0" index="1" bw="20" slack="0"/>
<pin id="29" dir="0" index="2" bw="20" slack="0"/>
<pin id="30" dir="0" index="3" bw="20" slack="0"/>
<pin id="31" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="out_local_V_data_0_V_val_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="60" slack="0"/>
<pin id="38" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_0_V_val/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="out_local_V_data_1_V_val_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="60" slack="0"/>
<pin id="42" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_1_V_val/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="out_local_V_data_2_V_val_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="60" slack="0"/>
<pin id="46" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_local_V_data_2_V_val/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="store_ln30_store_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="20" slack="0"/>
<pin id="50" dir="0" index="1" bw="20" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln30_store_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="20" slack="0"/>
<pin id="56" dir="0" index="1" bw="20" slack="0"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln30_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="20" slack="0"/>
<pin id="62" dir="0" index="1" bw="20" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="24" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="34"><net_src comp="2" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="26" pin=3"/></net>

<net id="39"><net_src comp="26" pin="4"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="26" pin="4"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="26" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="36" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="40" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="44" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_data_V_0 | {1 }
	Port: tmp_data_V_1 | {1 }
	Port: tmp_data_V_2 | {1 }
 - Input state : 
	Port: Block_myproject_axi_.exit27_proc : out_local_V_data_0_V | {1 }
	Port: Block_myproject_axi_.exit27_proc : out_local_V_data_1_V | {1 }
	Port: Block_myproject_axi_.exit27_proc : out_local_V_data_2_V | {1 }
	Port: Block_myproject_axi_.exit27_proc : tmp_data_V_0 | {}
	Port: Block_myproject_axi_.exit27_proc : tmp_data_V_1 | {}
	Port: Block_myproject_axi_.exit27_proc : tmp_data_V_2 | {}
  - Chain level:
	State 1
		store_ln30 : 1
		store_ln30 : 1
		store_ln30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
|   read   |        empty_read_fu_26        |
|----------|--------------------------------|
|          | out_local_V_data_0_V_val_fu_36 |
|extractvalue| out_local_V_data_1_V_val_fu_40 |
|          | out_local_V_data_2_V_val_fu_44 |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
