---
description: ArmSoM-AIM7 é‡‡ç”¨Rockchip RK3588æ–°ä¸€ä»£æ——èˆ°çº§å…«æ ¸64ä½å¤„ç†å™¨ï¼Œä¸»é¢‘é«˜è¾¾2.4GHzï¼Œ6 TOPSç®—åŠ›NPUï¼Œæœ€å¤§å¯é…32GBå¤§å†…å­˜ï¼Œæ¥å£å®Œå…¨å…¼å®¹ Jetson Nanoã€‚
keywords: [armsom, armsom-AIM7, RK3588æ ¸å¿ƒæ¿, rockchip]
sidebar_label: "AIM7"
sidebar_position: 3
slug: /armsom-aim7
image: /img/aim/aim7.jpg
---

# AIM7 äº§å“ç®€ä»‹

ArmSoM-AIM7 é‡‡ç”¨Rockchip RK3588æ–°ä¸€ä»£æ——èˆ°çº§å…«æ ¸64ä½å¤„ç†å™¨ï¼Œä¸»é¢‘é«˜è¾¾2.4GHzï¼Œ6 TOPSç®—åŠ›NPUï¼Œæœ€å¤§å¯é…32GBå¤§å†…å­˜ã€‚æ¥å£å®Œå…¨å…¼å®¹ Jetson Nanoçš„åŒæ—¶ï¼Œå‡çº§äº†PCIeæ¥å£ä¸ºPCIe3.0 4-laneå’ŒPCIe2.1 1-lanã€‚

:::tip
[æ¬¢è¿é˜…è¯» RK3588AI Module7 æ–‡æ¡£ï¼RK3588AI Module7 ç›®å‰å¤„äºä¼—ç­¹é¢„çƒ­é˜¶æ®µã€‚è¯·å…³æ³¨æˆ‘ä»¬çš„ä¼—ç­¹æ´»åŠ¨ï¼Œè·å–æœ€æ–°åŠ¨æ€ï¼](https://www.crowdsupply.com/armsom/rk3588-ai-module7)
:::

![ArmSoM-AIM7](/img/aim/aim7.png)

AIM7 å¯é€‚ç”¨äºARM PCã€è¾¹ç¼˜è®¡ç®—ã€äº‘æœåŠ¡å™¨ã€äººå·¥æ™ºèƒ½ã€äº‘è®¡ç®—ã€è™šæ‹Ÿ/å¢å¼ºç°å®ã€åŒºå—é“¾ã€æ™ºèƒ½NVRç­‰é¢†åŸŸ

:::tip Rockchip RK3588
- [ArmSoM-Sige7](./armsom-sige7) å•æ¿è®¡ç®—æœº;
- [ArmSoM-AIM-IO](./armsom-aimio) AIMäº§å“é…å¥—IOæ¿;
- [ArmSoM-LM7](./armsom-lm7) LGAæ ¸å¿ƒæ¿, [ArmSoM-W3](./armsom-w3) LM7 æ ¸å¿ƒæ¿å¼€å‘å¥—ä»¶;

ä¾æ‰˜å¼ºå¤§çš„ç”Ÿæ€ç³»ç»Ÿä»¥åŠå„å¼å„æ ·çš„æ‰©å±•é…ä»¶ï¼ŒArmSoM å¯ä»¥å¸®åŠ©ç”¨æˆ·è½»æ¾å®ç°ä»åˆ›æ„åˆ°åŸå‹å†åˆ°æ‰¹é‡ç”Ÿäº§çš„äº¤ä»˜ï¼Œæ˜¯åˆ›å®¢ã€æ¢¦æƒ³å®¶ã€ä¸šä½™çˆ±å¥½è€…çš„ç†æƒ³åˆ›æ„å¹³å°ã€‚
:::

### å…³é”®å‚æ•°

- SOCï¼šç‘èŠ¯å¾® RK3588
- CPUï¼šRK3588 å››æ ¸Cortex-A76@ 2.4GHz+å››æ ¸Cortex-A55@ 1.8GHzï¼Œ8çº³ç±³åˆ¶ç¨‹
- GPUï¼šARM Mali-G610 MP4
- NPUï¼šç®—åŠ›é«˜è¾¾6TOPsï¼ˆINT8ï¼‰ï¼Œæ”¯æŒINT4/INT8/INT16æ··åˆè¿ç®—
- VPU/ç¼–è§£ç ï¼š
  - ç¡¬è§£ç ï¼š8K@60fps H.265/VP9/AVS2ã€ 8K@30fps H.264 AVC/MVCã€ 4K@60fps AV1ã€1080P@60fps MPEG-2/-1/VC-1/VP8
  - ç¡¬ç¼–ç ï¼š8K@30fps H.265 / H.264
- RAMï¼š8GB/16GB/32GBï¼ˆæœ€é«˜å¯é… 32GB ï¼‰64bit LPDDR4xï¼Œé»˜è®¤LPDDR4x 8GB
- Flashï¼š32GB/64GB/128GB eMMCï¼Œé»˜è®¤eMMC 32GB
- æ¥å£ç±»å‹ï¼š260pin SO-DIMM è¿æ¥å™¨ï¼Œå…¼å®¹ Jetson TX2 NX
- å·¥ä½œç”µå‹ï¼š5V DC
- æ¸©åº¦ï¼šå·¥ä½œæ¸©åº¦ï¼š0Â°C è‡³ 80Â°Cï¼Œå­˜å‚¨æ¸©åº¦ï¼š-20Â°C è‡³ 85Â°C
- æ¹¿åº¦ï¼šç›¸å¯¹æ¹¿åº¦: è¿è¡Œï¼š10% è‡³ 90%ï¼Œå­˜å‚¨ï¼š5% è‡³ 95%
- æ“ä½œç³»ç»Ÿï¼š
  - Rockchipå®˜æ–¹æ”¯æŒï¼šAndroid 12.0ï¼ŒDebian11ï¼ŒBuildroot
  - ç¬¬ä¸‰æ–¹æ”¯æŒï¼šArmbian 23.07ï¼ŒUbuntu 20.04ï¼ŒUbuntu22.04ï¼ŒKylin OS
- PCBï¼š12 å±‚ PCB æ¿è®¾è®¡
- é‡é‡ï¼š17.3g
- å¤§å°ï¼š69.6 mm x 45 mm

## Getting started
<a href="./armsom-aimio#ä½¿ç”¨æ‰‹å†Œ" class="card-link">
    <div class="card">
        <div class="icon">
            <i>ğŸ“</i>
        </div>
        <div class="content">
            <h2>AIM-IOä½¿ç”¨æ‰‹å†Œ</h2>
            <p>å¦‚ä½•å¼€å§‹ä½¿ç”¨ä½ çš„AIM-IO</p>
        </div>
    </div>
</a>

## ç¡¬ä»¶ä¿¡æ¯

### ç¡¬ä»¶æ¥å£

![ArmSoM-AIM7-front & back](/img/aim/armsom-aim7-front&back.png)

:::tip
AIM7æ‰€æœ‰å¼•è„šå‡ä¸ NVIDIA Jetson TX2 &  NVIDIA Jetson Nanoå…¼å®¹ï¼Œå°ºå¯¸ç›¸åŒ
:::

### äº§å“æ¡†å›¾
![aim7-product](/img/aim/aim7-product.jpg)

### ç¡¬ä»¶è§„æ ¼
<details>
    <summary>
        AIM7 ç¡¬ä»¶è§„æ ¼
    </summary>

<table>
    <thead>
        <tr>
            <th>ç±»åˆ«</th>
            <th>åŠŸèƒ½</th>
      </tr>
    </thead>
    <tbody align="left">
        <tr>
            <th>æ˜¾ç¤º</th>
            <th><li>1x DP interface</li><li>1x HDMI/eDP combo interface</li> <li>up to 7680 x 4320@60 Hz for HDMI and DP, and 3840 x 2160@60 Hz for eDP </li></th>
        </tr>
        <tr>
            <th>æ‘„åƒå¤´</th>
            <th><li>3x 4-lane or 5x 2-lane MIPI CSI æ¥å£ï¼Œæ¯çº¿æœ€é«˜ 2.5Gbps</li></th>
        </tr>
        <tr>
            <th>ç½‘ç»œ</th>
            <th>
              <li>1è·¯GMACï¼Œæä¾› RGMII / RMII æ¥å£å¼•å‡º</li>
              <li>æ”¯æŒ 10/100/1000Mbps æ•°æ®ä¼ è¾“é€Ÿç‡</li>
            </th>
        </tr>
        <tr>
            <th>PCIe</th>
            <th><li>PCIe 3.0 x4: æ¯é€šé“æœ€é«˜æ”¯æŒ 8Gbps æ•°æ®é€Ÿç‡, æ”¯æŒ 4 ç§ç»„åˆæ–¹å¼ï¼š1è·¯ x4ã€2è·¯ x2ã€4è·¯ x1ã€1è·¯ x2+2è·¯ x1ï¼Œæ¯é€šé“æœ€é«˜æ”¯æŒ 8Gbps æ•°æ®é€Ÿç‡</li><li>PCIe 2.1 x1: æ¯ PCIe2.1 æ¥å£æ”¯æŒ 1laneï¼Œæœ€é«˜æ”¯æŒ 5Gbps æ•°æ®é€Ÿç‡</li></th>
        </tr>
         <tr>
            <th>USB</th>
            <th><li>1x USB 3.0 (Gen1)</li><li>3x USB 2.0</li></th>
        </tr>
         <tr>
            <th rowspan="3">Others</th>
            <th ><li>UART DEBUG x1, UART+flow control x2</li><li>SPI x2</li><li>I2C x4</li><li>can x1</li><li>I2S x2</li><li>SD 4.0, SDHOST 4.0, and SDIO 3.0</li><li>PWM x3, å¤šä¸ª GPIO</li></th>
        </tr>
    </tbody>
</table>

</details>

### ç«å“è§„æ ¼å‚æ•°å¯¹æ¯”

<details>
    <summary>
        AIM7 ç¡¬ä»¶è§„æ ¼
    </summary>

| è§„æ ¼                                 |  ArmSoM-AIM7              | Jetson Nano (NVIDIA)                |
|--------------------------------------|-----------------------------------|--------------------------------|
| CPU   |<div className='armsom-color'>å››æ ¸ARMÂ® CortexÂ®A76+å››æ ¸ ARMÂ® CortexÂ®A55</div> | å››æ ¸ ARMÂ® CortexÂ®A57 MPCore å¤„ç†å™¨    | 
| GPU    | ARM Mali-G610 MP4                 |128æ ¸Maxwellæ¶æ„GPU   | 
| NPU | 6TOPsï¼ˆINT8ï¼‰ | - |
| å†…å­˜å®¹é‡   |8GB/32GB 64ä½ LPDDR4x, 2112Mhz  | 4GB 64ä½ LPDDR4, 1600MHz   | 
| å­˜å‚¨æ”¯æŒ  |  microSDå¡ã€32GB/64GB eMMC 5.1 é—ªå­˜   | microSDå¡ã€16GB eMMC 5.1é—ªå­˜  |
| è§†é¢‘ç¼–ç   |  <div className='armsom-color'>8K@30fps H.265 / H.264</div>  | 250 MP/secï¼Œ1x 4K@30 (HEVC)ï¼Œ2x 1080p@60 (HEVC)ï¼Œ4x 1080p@30 (HEVC)  |
| è§†é¢‘è§£ç   |  <div className='armsom-color'>8K@60fps H.265/VP9/AVS2ï¼Œ8K@30fps H.264 AVC/MVCï¼Œ4K@60fps AV1ï¼Œ1080P@60fps MPEG-2/-1/VC-1/VP8</div> | 500 MP/sï¼Œ1x 4K@60 (HEVC)ï¼Œ2x 4K@30 (HEVC)ï¼Œ4x 1080p@60 (HEVC)ï¼Œ8x 1080p@30 (HEVC)   |
| USBç«¯å£  | 1 ä¸ª USB 3.0ã€3 ä¸ª USB 2.0  | 1 ä¸ª USB 3.0ã€3 ä¸ª USB 2.0  |
| ä»¥å¤ªç½‘æ¥å£    | 1 ä¸ª 10/100/1000 BASE-T ä»¥å¤ªç½‘   |1 ä¸ª 10/100/1000 BASE-T ä»¥å¤ªç½‘ | 
| CSIæ¥å£ | 12é€šé“ 3x 4-lane or 5x 2-lane MIPI CSI æ¯çº¿æœ€é«˜ 2.5Gbps      |12 é€šé“ï¼ˆ3x4 æˆ– 4x2ï¼‰MIPI CSI-2 D-PHY 1.1 (18 Gbps)     | 
| I/O        | 3 ä¸ª UARTã€2 ä¸ª SPIã€2 ä¸ª I2Sã€4 ä¸ª I2Cã€å¤šä¸ª GPIO   | 3 ä¸ª UARTã€2 ä¸ª SPIã€2 ä¸ª I2Sã€4 ä¸ª I2Cã€å¤šä¸ª GPIO        |
| PCIE    |<div className='armsom-color'>1 ä¸ª 1/2/4lan PCIE3.0 & 1 ä¸ª 1lan PCIE2.0</div>   | 1 ä¸ª 1/2/4lan PCIE2.0  | 
| HDMIè¾“å‡º      |  <div className='armsom-color'>1 ä¸ª HDMI OUT2.1  / 1 ä¸ª eDP 1.4</div>   |1 ä¸ª HDMI 2.0  |
| DPæ¥å£    | 1 ä¸ª DP1.4a | 1 ä¸ª DP1.2  |
| eDP/DPæ¥å£    | <div className='armsom-color'>1 ä¸ª eDP 1.4/ 1 ä¸ª HDMI OUT2.1</div>  | 1 ä¸ª eDP 1.4/1 ä¸ª DPæ¥å£  | 
|  DSIæ¥å£    | 1 ä¸ª DSI (1 x2)  | 1 ä¸ª DSI (1 x2)   | 
| æ“ä½œç³»ç»Ÿæ”¯æŒ    |æ”¯æŒDebianï¼ŒUbuntuï¼ŒArmbian    | NVIDIA JetPackè½¯ä»¶å¥—ä»¶ | 
| å¤§å°   |  69.6 mm x 45 mm |69.6 mm x 45 mm  |
|è§„æ ¼å°ºå¯¸|260 å¼•è„šè¾¹ç¼˜è¿æ¥å™¨| 260 å¼•è„šè¾¹ç¼˜è¿æ¥å™¨| 

</details>

### åŠŸèƒ½æ¥å£å®šä¹‰

<details>
    <summary>
        Video input interface
    </summary>

**Two  MIPI DC (DPHY/CPHY) combo PHY**
* Support USE DPHY or CPHY
* Each MIPI DPHY V2.0, 4 lanes, 4.5 Gbps per lane
* Each MIPI CPHY V1.1, 3 lanes, 2.5 Gbps per lane
  
**Four MIPI CSI DPHY**
* Each MIPI DPHY V1.2, 2 lanes, 2.5 Gbps per lane
* Support combine 2 DPHY together to one 4-lan

Table 1. CSI0 pin descriptions

|Pin|	Pin name	|Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|2|	GND|	Ground  |	|	|
|4|	CSI0_D0_N|	Camera, CSI 0 Data 0â€“|	Input|	MIPI D-PHY
|6|	CSI0_D0_P|	Camera, CSI 0 Data 0|+	Input|	MIPI D-PHY
|8|	GND|	Ground  |	|	|
|10|	CSI0_CLK_N|	Camera, CSI 0 Clockâ€“|	Input|	MIPI D-PHY|
|12|	CSI0_CLK_P|	Camera, CSI 0 Clock+|	Input|	MIPI D-PHY|
|14|GND|	Ground  |	|	|
|16| CSI0_D1_N|	Camera, CSI 0 Data 1â€“|	Input|	MIPI D-PHY|
|18| CSI0_D1_P|	Camera, CSI 0 Data 1+|	Input	|MIPI D-PHY|
|114| CAM0_PWDN|	Camera, CSI 0 Data 1â€“|	Input|	MIPI D-PHY|
|116| CAM0_MCLK|	Camera, CSI 0 Data 1+|	Input	|MIPI D-PHY|

Table 2. CSI1 pin descriptions

|Pin|	Pin name	|Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|1|GND|	Ground  |	|	|
|3|	MIPI_CSI0_RX_D2N|	Camera, CSI 1 Data 0â€“|	Input	|MIPI D-PHY
|5|	MIPI_CSI0_RX_D2P|	Camera, CSI 1 Data 0+|	Input|	MIPI D-PHY
|7|GND|	Ground  |	|	|
|9|	CSI1_CLK_N|	Camera, CSI 1 Clockâ€“	|Input|	MIPI D-PHY
|11| CSI1_CLK_P|	Camera, CSI 1 Clock+|	Input	|MIPI D-PHY|
|15| CSI1_D1_N|	Camera, CSI 1 Data 1â€“|	Input|	MIPI D-PHY|
|17| CSI1_D1_P|	Camera, CSI 1 Data 1+|	Input	|MIPI D-PHY|
|118| CAM1_PWDN|	Camera, CSI 0 Data 1â€“|	Input|	MIPI D-PHY|
|126| CAM1_MCLK|	Camera, CSI 0 Data 1+|	Input	|MIPI D-PHY|

Table 3. CSI2 pin descriptions

|Pin|	Pin name	|Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|20|GND|	Ground  |	|	|
|22| CSI2_D0_N|	Camera, CSI 2 Data 0â€“|	Input|	MIPI D-PHY|
|24| CSI2_D0_P|	Camera, CSI 2 Data 0+	|Input	|MIPI D-PHY|
|26|GND|	Ground  |	|	|
|28| CSI2_CLK_N|	Camera, CSI 2 Clockâ€“|	Input|	MIPI D-PHY|
|30| CSI2_CLK_P|	Camera, CSI 2 Clock+|	Input|	MIPI D-PHY|
|32|GND|	Ground  |	|	|
|34| CSI2_D1_N|	Camera, CSI 2 Data 1â€“|	Input|	MIPI D-PHY|
|36| CSI2_D1_P|	Camera, CSI 2 Data 1+|	Input	|MIPI D-PHY|
|120| CAM2_MCLK|	Camera, CSI 2 Data 1â€“|	Input|	MIPI D-PHY|
|122| CAM2_PWDN|	Camera, CSI 2 Data 1+|	Input	|MIPI D-PHY|

Table 3. CSI3 pin descriptions

|Pin|	Pin name	|Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|19|GND|	Ground  |	|	|
|21| CSI3_D0_N|	Camera, CSI 3 Data 0â€“|	Input|	MIPI D-PHY|
|23| CSI3_D0_P|	Camera, CSI 3 Data 0+	|Input	|MIPI D-PHY|
|25|GND|	Ground  |	|	|
|27| CSI3_CLK_N|	Camera, CSI 3 Clockâ€“|	Input|	MIPI D-PHY|
|29| CSI3_CLK_P|	Camera, CSI 3 Clock+|	Input	|MIPI D-PHY|
|31|GND|	Ground  |	|	|
|33|	CSI3_D1_N|	Camera, CSI 3 Data 1â€“|	Input|	MIPI D-PHY|
|35|	CSI3_D1_P|	Camera, CSI 3 Data 1+|	Input|	MIPI D-PHY|
|216| CAM3_MCLK|	Camera, CSI 3 Data 1â€“|	Input|	MIPI D-PHY|
|218| CAM3_PWDN|	Camera, CSI 3 Data 1+|	Input	|MIPI D-PHY|

Table 4. CSI4 pin descriptions

|Pin|	Pin name	|Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|38|GND|	Ground  |	|	|
|40|	CSI4_D2_N|	Camera, CSI 4 Data 2â€“|	Input|	MIPI D/C-PHY|
|42|	CSI4_D2_P|	Camera, CSI 4 Data 2+|	Input|	MIPI D/C-PHY|
|44|GND|	Ground  |	|	|
|52|	CSI4_CLK_N|	Camera, CSI 4 Clockâ€“|	Input|	MIPI  D/C-PHY|
|54|	CSI4_CLK_P|	Camera, CSI 4 Clock+|	Input	|MIPI  D/C-PHY|
|46|	CSI4_D0_N|	Camera, CSI 4 Data 0â€“|	Input   |MIPI  D/C-PHY|
|48|	CSI4_D0_P|	Camera, CSI 4 Data 0+|  Input   |MIPI  D/C-PHY|
|58|	CSI4_D1_N|	Camera, CSI 4 Data 1â€“|	Input|  MIPI D/C-PHY|
|60|	CSI4_D1_P|	Camera, CSI 4 Data 1+|	Input|	MIPI D/C-PHY|
|64|	CSI4_D3_N|	Camera, CSI 4 Data 3â€“|	Input|	MIPI D/C-PHY|
|66|	CSI4_D3_P|	Camera, CSI 4 Data 3+|  Input|	MIPI D/C-PHY|
|228| CAM4_MCLK|	Camera, CSI 4 Data 1â€“|	Input|	MIPI D-PHY|
|230| CAM4_PWDN|	Camera, CSI 4 Data 1+|	Input	|MIPI D-PHY|

</details>

<details>
    <summary>
        Video output processor
    </summary>

**HDMI/eDP TX interface**

* Support x1, x2 and x4 configuration for each interface
* Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps
* Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP
* Support up to 7680x4320@60Hz for HDMI TX, and 4K@60Hz for eDP
* Support RGB/YUV(up to 10bit) format for HDMI TX
* Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format for eDP
* Support DSC 1.2a for HDMI TX
* Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP
  
**DP TX interface**
* Support 2 DP TX 1.4a interface which combo with USB3.1 Gen1
* Support 1/2/4lanes for each interface
* Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer
* Support up to 7680x4320@30Hz
* Support RGB/YUV(up to 10bit) format
* Support Single Stream Transport(SST)
* Support DP Alt mode on USB Type-C
* Support HDCP2.3, HDCP 1.3

**MIPI DSI interface**
* Support 2 MIPI DPHY 2.0 interfaces
* Support 4 data lanes and 4.5 Gbps maximum data rate per lane
* Support max resolution 4K@60 Hz
* Support dual MIPI display: left-right mode
* Support RGB (up to 10 bits) format
* Support DSC 1.1/1.2a

Table 5. DSI pin descriptions

|Pin|	Pin name | Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|68|GND|	Ground  |	|	|
|70|	DSI_D0_N|	DSI Data 0â€“	|Output|	MIPI D-PHY|
|72|	DSI_D0_P|	DSI Data 0+|	Output|	MIPI D-PHY|
|74|GND|	Ground  |	|	|
|76|	DSI_CLK_N|	DSI Clockâ€“|	Output|	MIPI D-PHY|
|78|	DSI_CLK_P|	DSI Clock+ |Output	|MIPI D-PHY|
|80|GND|	Ground  |	|	|
|82|	DSI_D1_N|	DSI Data 1â€“	|Output|	MIPI D-PHY|
|84|	DSI_D1_P|	DSI Data 1+	|Output|	MIPI D-PHY|


Table 6. DP / USB3.0 pin descriptions

|Pin|	Pin name	| Signal description	|Direction	|Pin type|
|---------|--------------|-------------------|--------------|--------------|
|37|GND|	Ground  |	|	|
|39|	DP0_TXD0_N|	Display Port 0 Lane 0-	|Output	|DP|
|41|	DP0_TXD0_P|	Display Port 0 Lane 0+	|Output	|DP|
|43|GND|	Ground  |	|	|
|45|	DP0_TXD1_N|	Display Port 0 Lane 1â€“	|Output	|DP|
|47|	DP0_TXD1_P|	Display Port 0 Lane 1+	|Output	|DP|
|49|GND|	Ground  |	|	|
|51|	DP0_TXD2_N|	Display Port 0 Lane 2â€“	|Output	|DP|
|53|	DP0_TXD2_P|	Display Port 0 Lane 2+	|Output	|DP|
|55|GND|	Ground  |	|	|
|57|	DP0_TXD3_N|	Display Port 0 Lane 3â€“	|Output	|DP|
|59|	DP0_TXD3_P|	Display Port 0 Lane 3+	|Output	|DP|
|86|GND|	Ground  |	|	|
|88|	DP0_HPD|	Display Port 0 Hot Plug Detect	|Input	|Open Drainâ€“1.8V|
|90|	DP0_AUX_N|	Display Port 0 Auxâ€“	|Bidir	|DP|
|92|	DP0_AUX_P|	Display Port 0 Aux+	|Bidir	|DP|

Table 7. eDP/HDMI pin descriptions

|Pin|	Pin name	| Signal description	|Direction	|Pin type|
|---------|--------------|-------------------|--------------|--------------|
|61|GND|	Ground  |	|	|
|63|	HDMI_TXD2_N/EDP_TX0_D2N|	HDMI/EDP Lane 2â€“    |Output|    HDMI/EDP|
|65|	HDMI_TXD2_P/EDP_TX0_D2P|	HDMI/EDP Lane 2+	|Output|	HDMI/EDP|
|67|GND|	Ground  |	|	|
|69|	HDMI_TXD1_N/EDP_TX0_D1N|	HDMI/EDP Lane 1â€“	|Output|	HDMI/EDP|
|71|	HDMI_TXD1_P/EDP_TX0_D1P|	HDMI/EDP Lane 1+	|Output|	HDMI/EDP|
|73|GND|	Ground  |	|	|
|75|	HDMI_TXD0_N/EDP_TX0_D0N|	HDMI/EDP Lane 0â€“	|Output|	HDMI/EDP|
|77|	HDMI_TXD0_P/EDP_TX0_D0P|	HDMI/EDP Lane 0+	|Output|	HDMI/EDP|
|79|GND|	Ground  |	|	|
|81|	HDMI_CLK_N/EDP_TX0_D3N|	HDMI/EDP Clk Laneâ€“	|Output|	HDMI/EDP|
|83|	HDMI_CLK_P/EDP_TX0_D3P|	HDMI/EDP Clk Lane+	|Output|	HDMI/EDP|
|98|	HDMI_SDA / EDP_TX0_AUXN |	HDMI/EDP DDC SDA|Bidir	|Open-Drain,3.3V|
|100|	HDMI_SCL / EDP_TX0_AUXP|	HDMI/EDP DDC SCL|	Output|	Open-Drain,3.3V|
|96|	HDMI_CEC|	HDMI/EDP Hot Plug Detect|	Input	|Open Drainâ€“3.3V|
|94|	HDMI_HPD|	HDMI/EDP CEC|	Bidir|	Open Drainâ€“1.8V|
</details>


<details>
    <summary>
        SDIO
    </summary>

* Compatible with SDIO3.0 protocol
* 4-bit data bus width

Table 8. SDIO pin descriptions

|Pin|	Pin name	|Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|217|GND|	Ground  |	|	|
|219|	SDMMC_DAT0|	SD Card or SDIO Data 0	|Bidir|	CMOS â€“ 1.8V/3.3V
|221|	SDMMC_DAT1|	SD Card or SDIO Data 1	|Bidir|	CMOS â€“ 1.8V/3.3V
|223|	SDMMC_DAT2|	SD Card or SDIO Data 2	|Bidir|	CMOS â€“ 1.8V/3.3V
|225|	SDMMC_DAT3|	SD Card or SDIO Data 3	|Bidir|	CMOS â€“ 1.8V/3.3V
|227|	SDMMC_CMD|	SD Card or SDIO Command	|Bidir|	CMOS â€“ 1.8V/3.3V
|229|	SDMMC_CLK|	SD Card or SDIO Clock	|Output|	CMOS â€“ 1.8V/3.3V
|126|	SDMMC_DET|	SD Card or SDIO DET	|Output|	CMOS â€“ 1.8V/3.3V
</details>

<details>
    <summary>
        GMAC
    </summary>

Table 9. Gigabit Ethernet pin descriptions

|Pin| 	Pin name	|Signal description	|Direction	|Pin type|
|---------|--------------|-------------------|--------------|--------------|
|184|	GBE_MDI0_N	|GbE Transformer Data 0â€“	|Bidir	|MDI|
|186|	GBE_MDI0_P	|GbE Transformer Data 0+	|Bidir	|MDI|
|188|	GBE_LED_LINK|Ethernet Link LED (Green)  |Output |	-|
|190|	GBE_MDI1_N	|GbE Transformer Data 1â€“	|Bidir	|MDI|
|192|	GBE_MDI1_P	|GbE Transformer Data 1+	|Bidir	|MDI|
|194|	GBE_LED_ACT	|Ethernet Activity LED (Yellow)|	Output|	-|
|196|	GBE_MDI2_N	|GbE Transformer Data 2â€“	|Bidir	|MDI|
|198|	GBE_MDI2_P	|GbE Transformer Data 2+	|Bidir	|MDI|
|200|GND|	Ground  |	|	|
|202|	GBE_MDI3_N	|GbE Transformer Data 3â€“	|Bidir	|MDI|
|204|	GBE_MDI3_P	|GbE Transformer Data 3+	|Bidir	|MDI|
</details>

<details>
    <summary>
        USB3.0
    </summary>

* Embedded two USB 3.0 OTG interfaces which combo with DP TX (USB3OTG_0 and USB3OTG_1)
* Embedded one USB 3.0 Host interface which combos with Combo PIPE PHY2 (USB3OTG_2)

Table 10. USB 3.0 GEN1 pin descriptions

|Pin|	Pin name	|Signal description|	Direction|	Pin type|
|---------|--------------|-------------------|--------------|--------------|
|113|GND|	Ground  |	|	|
|161|	PCIE20_2_RXN/SATA30_2_RXN/USBSS_RX_N	|USB SS Receive- (USB 3.0 Ctrl #0)	|Input	|USB SS PHY|
|163|	PCIE20_2_RXP/SATA30_2_RXP/USBSS_RX_P	|USB SS Receive+ (USB 3.0 Ctrl #0)	|Input	|USB SS PHY|
|166|	PCIE20_2_TXN/SATA30_2_TXN/USBSS_TX_N	|USB SS Transmit- (USB 3.0 Ctrl #0)	|Output	|USB SS PHY|
|168|	PCIE20_2_TXP/SATA30_2_TXP/USBSS_TX_P	|USB SS Transmit+ (USB 3.0 Ctrl #0)	|Output	|USB SS PHY|
</details>

<details>
    <summary>
        USB 2.0 Host
    </summary>

* Compatible with USB 2.0 specification
* Support two USB 2.0 Hosts
* Supports high-speed (480 Mbps), full-speed (12 Mbps) and low-speed (1.5 Mbps) mode
* Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0
* Support Open Host Controller Interface Specification (OHCI), Revision 1.0a

Table 11. USB 2.0 pin descriptions

|Pin| 	Pin name |Signal description	|Direction	|Pin type|
|---|------------|-------------------|--------------|--------------|
|109|	USB0_D_N|	USB2.0 Port 0 Dataâ€“	|Bidir	|USB PHY|
|111|	USB0_D_P|	USB2.0 Port 0 Data+	|Bidir	|USB PHY|
|115|	USB1_D_N|	USB 2.0 Port 1 Dataâ€“	|Bidir	|USB PHY|
|117|	USB1_D_P|	USB 2.0 Port 1 Data+	|Bidir	|USB PHY|
|121|	USB2_D_N|	USB 2.0 Port 2 Dataâ€“	|Bidir	|USB PHY|
|123|	USB2_D_P|	USB 2.0 Port 2 Data+	|Bidir	|USB PHY|
</details>

<details>
    <summary>
        PCIe
    </summary>

**PCIe 2.1 interface**
* Compatible with PCI Express Base Specification Revision 2.1
* Support one lane for each PCIe 2.1 interface
* Support Root Complex (RC) only
* Support 5 Gbps data rate

Table 12. PCIe 2.1 pin descriptions

|Pin| 	Pinname|	Signal description |	Direction	|Pin type|
|---|------------|-------------------|--------------|--------------|
|171|GND|	Ground  |	|	|
|173|	PCIE1_CLK_N|	PCIe #1 Reference Clockâ€“ (PCIe Ctrl #2)	|Output|	PCIe PHY|
|175|	PCIE1_CLK_P|	PCIe #1 Reference Clock+ (PCIe Ctrl #2)	|Output|    PCIe PHY|
|165|GND|	Ground  |	|	|
|167|	PCIE1_RX_N/SATA30_0_RXN|	PCIe #1 Receive 0â€“ (PCIe Ctrl #2 Lane 0)	|Input|	PCIe PHY|
|169|	PCIE1_RX_P/SATA30_0_RXP|	PCIe #1 Receive 0+ (PCIe Ctrl #2 Lane 0)	|Input|	PCIe PHY|
|172|	PCIE1_TX_N|	PCIe #1 Transmit 0â€“ (PCIe Ctrl #2 Lane 0)	|Output|	PCIe PHY|
|174|	PCIE1_TX_P|	PCIe #1 Transmit 0+ (PCIe Ctrl #2 Lane 0)	|Output|	PCIe PHY|
|124|	PCIE_20X1_2_WAKE|	PCIe Wake. 47kÎ© pull-up to 3.3V on themodule.	|Input|	Open Drain â€“ 3.3V|
|182|	PCIE_20X1_2_CLKREQ|	PCIe #1 Clock Request (PCIe Ctrl #2). 47kÎ© pull-up to 3.3V on the module.	|Bidir|	Open Drain â€“ 3.3V|
|183|	PCIE_20X1_2_RST|PCIe #1 Reset (PCIe Ctrl #2). 4.7kÎ© pull-up to 3.3V on the module.	|Output|	Open Drain â€“ 3.3V|


**PCIe 3.0 interface**
* Compatible with PCI Express Base Specification Revision 3.0
* Support dual operation modes: Root Complex (RC) and End Point (EP)
* Support data rates: 2.5 Gbps (PCIe 1.1), 5 Gbps (PCIe 2.1), 8 Gbps (PCIe 3.0)
* Support aggregation and bifurcation with 1x 4 lanes, 2x 2 lanes, 4x 1 lanes and 1x 2 lanes + 2x 1 lanes

Table 13. PCIe 3.0 pin descriptions

|Pin 	|Pin name	    |Signal description |Direction|	Pin type|
|---|------------|-------------------|--------------|--------------|
|158|GND|	Ground  |	|	|
|160	|PCIE0_CLK_N	|PCIe #0 Reference Clockâ€“                 |Output|	PCIe PHY|
|162	|PCIE0_CLK_P	|PCIe #0 Reference Clock+                 |Output|	PCIe PHY|
|129|GND|	Ground  |	|	|
|131	|PCIE0_RX0_N	|PCIe #0 Receive 0â€“ (PCIe Ctrl #0 Lane 0)|Input|	PCIe PHY|
|133	|PCIE0_RX0_P	|PCIe #0 Receive 0+ (PCIe Ctrl #0 Lane 0) |Input|	PCIe PHY|
|132|GND|	Ground  |	|	|
|134	|PCIE0_TX0_N	|PCIe #0 Transmit 0â€“ (PCIe Ctrl #0 Lane 0) |Output|	PCIe PHY|
|136	|PCIE0_TX0_P	|PCIe #0 Transmit 0+ (PCIe Ctrl #0 Lane 0) |Output|	PCIe PHY|
|177|GND|	Ground  |	|	|
|179|PCIE_30X4_WAKE    |PCIe Wake. 47kÎ© pull-up to 3.3V on themodule.|Input|	Open Drain â€“ 3.3V|
|180	|PCIE_30X4_CLKREQ|PCIe #0 Clock Request (PCIe Ctrl #0). 47kÎ©pull-up to 3.3V on the module.|Bidir|Open Drain â€“ 3.3V|
|181	|PCIE_30X4_RST    |PCIe #0 Reset (PCIe Ctrl #0). 4.7kÎ© pull-up to3.3V on the module.|Bidir|	Open Drain â€“ 3.3V|
|135 |GND|	Ground  |	|	|
|137	|PCIE0_RX1_N	|PCIe #0 Receive 1â€“ (PCIe Ctrl #0 Lane 1)|Input|	PCIe PHY|
|139	|PCIE0_RX1_P	|PCIe #0 Receive 1+ (PCIe Ctrl #0 Lane 1)|Input|	PCIe PHY|
|138 |GND|	Ground  |	|	|
|140	|PCIE0_TX1_N	|PCIe #0 Transmit 1â€“ PCIe Ctrl #0 Lane 1) |Output|	PCIe PHY|
|142	|PCIE0_TX1_P	|PCIe #0 Transmit 1+ (PCIe Ctrl #0 Lane 1) |Output|	PCIe PHY|
|125 |GND|	Ground  |	|	|
|127|PCIE_30X1_0_WAKE    |PCIe Wake. 47kÎ© pull-up to 3.3V on themodule.|Input|	Open Drain â€“ 3.3V|
|212	|PCIE_30X1_0_CLKREQ|PCIe #0 Clock Request (PCIe Ctrl #0). 47kÎ©pull-up to 3.3V on the module.|Bidir|Open Drain â€“ 3.3V|
|195|PCIE_30X1_0_RST |PCIe #0 Reset (PCIe Ctrl #0). 4.7kÎ© pull-up to3.3V on the module.|Bidir|	Open Drain â€“ 3.3V|
|147 |GND|	Ground  |	|	|
|149	|PCIE0_RX2_N	|PCIe #0 Receive 2â€“ (PCIe Ctrl #0 Lane 1)|Input|	PCIe PHY|
|151	|PCIE0_RX2_P	|PCIe #0 Receive 2+ (PCIe Ctrl #0 Lane 1)|Input|	PCIe PHY|
|144 |GND|	Ground  |	|	|
|146 |GND|	Ground  |	|	|
|148	|PCIE0_TX2_N	|PCIe #0 Transmit 2â€“ PCIe Ctrl #0 Lane 1) |Output|	PCIe PHY|
|150	|PCIE0_TX2_P	|PCIe #0 Transmit 2+ (PCIe Ctrl #0 Lane 1) |Output|	PCIe PHY|
|130|PCIE_30X2_WAKE    |PCIe Wake. 47kÎ© pull-up to 3.3V on themodule.|Input|	Open Drain â€“ 3.3V|
|120	|PCIE_30X2_CLKREQ|PCIe #0 Clock Request (PCIe Ctrl #0). 47kÎ©pull-up to 3.3V on the module.|Bidir|Open Drain â€“ 3.3V|
|195128|PCIE_30X2_RST |PCIe #0 Reset (PCIe Ctrl #0). 4.7kÎ© pull-up to3.3V on the module.|Bidir|	Open Drain â€“ 3.3V|
|153 |GND|	Ground  |	|	|
|155	|PCIE0_RX3_N	|PCIe #0 Receive 3â€“ (PCIe Ctrl #0 Lane 1)|Input|	PCIe PHY|
|157	|PCIE0_RX3_P	|PCIe #0 Receive 3+ (PCIe Ctrl #0 Lane 1)|Input|	PCIe PHY|
|152 |GND|	Ground  |	|	|
|154	|PCIE0_TX3_N	|PCIe #0 Transmit 3â€“ PCIe Ctrl #0 Lane 1) |Output|	PCIe PHY|
|156	|PCIE0_TX3_P	|PCIe #0 Transmit 3+ (PCIe Ctrl #0 Lane 1) |Output|	PCIe PHY|
|199|PCIE_30X1_1_WAKE    |PCIe Wake. 47kÎ© pull-up to 3.3V on themodule.|Input|	Open Drain â€“ 3.3V|
|211	|PCIE_30X1_1_CLKREQ|PCIe #0 Clock Request (PCIe Ctrl #0). 47kÎ©pull-up to 3.3V on the module.|Bidir|Open Drain â€“ 3.3V|
|197|PCIE_30X1_1_RST |PCIe #0 Reset (PCIe Ctrl #0). 4.7kÎ© pull-up to3.3V on the module.|Bidir|	Open Drain â€“ 3.3V|
</details>

<details>
    <summary>
        SPI interface
    </summary>

* Support 5 SPI Controllers (SPI0-SPI4)
* Support two chip-select output
* Support serial-master and serial-slave mode, software-configurable
  
Table 14. SPI pin descriptions

|Pin|	Pin name	|Signal description	            |Direction|Pin type|
|---|------------|-------------------|--------------|--------------|
|89|	SPI0_MOSI	|SPI 0 Master Out / Slave In    |Bidir	|CMOS â€“ 1.8|
|91|	SPI0_SCK	|SPI 0 Clock	                |Bidir	|CMOS â€“ 1.8|
|93|	SPI0_MISO_M2	|SPI 0 Master In / Slave Out    |Bidir	|CMOS â€“ 1.8|
|95|	SPI0_CS0	|SPI 0 Chip Select 0	        |Bidir	|CMOS â€“ 1.8|
|97|	SPI0_CS1	|SPI 0 Chip Select 1	        |Bidir	|CMOS â€“ 1.8|
|102 |GND|	Ground  |	|	|
|104|	SPI1_MOSI	|SPI 1 Master Out / Slave In	|Bidir	|CMOS â€“ 1.8|
|106|	SPI1_SCK	|SPI 1 Clock	                |Bidir	|CMOS â€“ 1.8|
|108|	SPI1_MISO	|SPI 1 Master In / Slave Out	|Bidir	|CMOS â€“ 1.8|
|110|	SPI1_CS0	|SPI 1 Chip Select 0	        |Bidir	|CMOS â€“ 1.8|
|112|	SPI1_CS1	|SPI 1 Chip Select 1	        |Bidir	|CMOS â€“ 1.8|
</details>

<details>
    <summary>
        I2C interface
    </summary>
Table 15. I2C pin descriptions

|Pin| 	Pin name	|Signal description|	Direction|Pin type|
|---|------------|-------------------|--------------|--------------|
|185|	I2C0_SCL	|General I2C 0 Clock. 2.2kÎ© pull-up to3.3V on module.|	Bidir|	Open Drain â€“ 3.3V
|187|	I2C0_SDA	|General I2C 0 Data. 2.2kÎ© pull-up to 3.3V on the module.|	Bidir|	Open Drain â€“ 3.3V
|189|	I2C1_SCL |General I2C 1 Clock. 2.2kÎ© pull-up to 3.3V on the module.|	Bidir|	Open Drain â€“ 3.3V
|191|	I2C1_SDA	|General I2C 1 Data. 2.2kÎ© pull-up to 3.3V on the module.|	Bidir|	Open Drain â€“ 3.3V
|232|	I2C2_SCL	|General I2C 2 Clock. 2.2kÎ© pull-up to1.8V on the module.|	Bidir|	Open Drain â€“ 1.8V
|234|	I2C2_SDA	|General I2C 2 Data. 2.2kÎ© pull-up to 1.8V on the module.|	Bidir|	Open Drain â€“ 1.8V
|213|	CAM_I2C_SCL	|Camera I2C Clock. 2.2kÎ© pull-up to 3.3V on the module.|	Bidir|	Open Drain â€“ 3.3V
|215|	CAM_I2C_SDA	|Camera I2C Data. 2.2kÎ© pull-up to 3.3V on the module.|	Bidir|	Open Drain â€“ 3.3V
</details>

<details>
    <summary>
        UART interface
    </summary>

* Support 10 UART interfaces (UART0-UART9)
* Embedded two 64-byte FIFO for TX and RX operation respectively
* Support transmitting or receiving 5-bit, 6-bit, 7-bit, and 8-bit serial data
* Standard asynchronous communication bits such as start, stop and parity
* Support different input clocks for UART operation to get up to 4 Mbps baud rate
* Support auto flow control mode for all UART interfaces

Table 16. UART pin descriptions

|Pin| 	Pin name	|Signal description	        |Direction|	Pin type
|---|------------|-------------------|--------------|--------------|
|99|	UART0_TXD	|UART #0 Transmit	        |Output|	CMOS â€“ 1.8V
|101|	UART0_RXD	|UART #0 Receive	        |Input|	CMOS â€“ 1.8V
|103|	UART0_RTS	|UART #0 Request to Send	|Output|	CMOS â€“ 1.8V
|105|	UART0_CTS	|UART #0 Clear to Send	    |Input|	CMOS â€“ 1.8V
|201 |GND|	Ground  |	|	|
|203|	UART1_TXD	|UART #1 Transmit	        |Output|	CMOS â€“ 1.8V
|205|	UART1_RXD	|UART #1 Receive	        |Input|	CMOS â€“ 1.8V
|207|	UART1_RTS	|UART #1 Request to Send	|Output|	CMOS â€“ 1.8V
|209|	UART1_CTS	|UART #1 Clear to Send	    |Input|	CMOS â€“ 1.8V
|236|	UART2_TXD	|UART #2 Transmit	        |Output|	CMOS â€“ 1.8V
|238|	UART2_RXD	|UART #2 Receive	        |Input|	CMOS â€“ 1.8V
</details>

<details>
    <summary>
        CAN bus
    </summary>

* Support transmitting or receiving CAN standard frame
* Support transmitting or receiving CAN extended frame
* Support transmitting or receiving data frame, remote frame, overload frame, error frame, and frame interval

Table 14. CAN pin descriptions

|Pin| 	Pin name	        |Signal description|	Direction	Pin type
|---|------------|-------------------|--------------|--------------|
|141 |GND|	Ground  |	|	|
|145|	CAN_TX	 |CAN PHY	    | Output            |	CMOS â€“ 3.3V
|143|	CAN_RX	 |CAN PHY 	|Input              |	CMOS â€“ 3.3V 
</details>

<details>
    <summary>
        I2S interface
    </summary>
Table 16. i2s pin descriptions

|Pin| 	Pin name|	Signal description|	Direction|	Pin type
|---|------------|-------------------|--------------|--------------|
|199|	I2S0_SCLK/PCIE_30X1_1_WAKE	|I2S Audio Port 0 Clock	|Bidir|	CMOS â€“ 1.8V
|197|	I2S0_FS/PCIE_30X1_1_RST	|I2S Audio Port 0 Left/Right Clock	|Bidir|	CMOS â€“ 1.8V
|193|	I2S0_DOUT	|I2S Audio Port 0 Data Out	|Output|	CMOS â€“ 1.8V
|195|	I2S0_DIN/PCIE_30X1_0_RST|	I2S Audio Port 0 Data In	|Input|	CMOS â€“ 1.8V
|226|	I2S1_SCLK	|I2S Audio Port 1 Clock|	Bidir	|CMOS â€“ 1.8V
|224|	I2S1_FS	|I2S Audio Port 1 Left/Right Clock	|Bidir|	CMOS â€“ 1.8V
|220|	I2S1_DOUT|	I2S Audio Port 1 Data Out	|Output|	CMOS â€“ 1.8V
|222|	I2S1_DIN |	I2S Audio Port 1 Data In	|Input	|CMOS â€“ 1.8V
</details>

<details>
    <summary>
        å¼•è„šå®šä¹‰
    </summary>

|ArmSoM-AIM7 function |	Pin number	|Pin number|	ArmSoM-AIM7 function|
|------------------|-------------------------|-------------------------|-------------------------|
|GND_1|	1|	2|	GND_2|
|CSI1_D0_N|	3|	4|	CSI0_D0_N|
|CSI1_D0_P|	5|	6|	CSI0_D0_P|
|GND_3|	7|	8|	GND_4|
|CSI1_CLK_N|	9|	10|	CSI0_CLK_N|
|CSI1_CLK_P|	11|	12|	CSI0_CLK_P|
|GND_5|	13|	14|	GND_6|
|CSI1_D1_N|	15|	16|	CSI0_D1_N|
|CSI1_D1_P|	17|	18|	CSI0_D1_P|
|GND_7|	19|	20|	GND_8|
|CSI3_D0_N|	21|	22|	CSI2_D0_N|
|CSI3_D0_P|	23|	24|	CSI2_D0_P|
|GND_9|	25|	26|	GND_10|
|CSI3_CLK_N|	27|	28|	CSI2_CLK_N|
|CSI3_CLK_P|	29|	30|	CSI2_CLK_P|
|GND_11|	31|	32|	GND_12|
|CSI3_D1_N|	33|	34|	CSI2_D1_N|
|CSI3_D1_P|	35|	36|	CSI2_D1_P|
|GND_13|	37|	38|	GND_14|
|TYPEC0_SSRX1N/DP0_TXD0_N|	39|	40|	CSI4_D2_N|
|TYPEC0_SSRX1P/DP0_TXD0_P|	41|	42|	CSI4_D2_P|
|GND_15|	43|	44|	GND_16|
|TYPEC0_SSTX1N/DP0_TXD1_N|	45|	46|	CSI4_D0_N|
|TYPEC0_SSTX1P/DP0_TXD1_P|	47|	48|	CSI4_D0_P|
|GND_17|	49|	50|	GND_18|
|TYPEC0_SSRX2N/DP0_TXD2_N|	51|	52|	CSI4_CLK_N|
|TYPEC0_SSRX2P/DP0_TXD2_P|	53|	54|	CSI4_CLK_P|
|GND_19|	55|	56|	GND_20|
|TYPEC0_SSTX2N/DP0_TXD3_N|	57|	58|	CSI4_D1_N|
|TYPEC0_SSTX2P/DP0_TXD3_P|	59|	60|	CSI4_D1_P|
|GND_21|61|	62|	GND_22|
|HDMI_TXD2_N/EDP_TX0_D2N|	63|	64|	CSI4_D3_N|
|HDMI_TXD2_P/EDP_TX0_D2P|	65|	66|	CSI4_D3_P|
|GND_23|	67|	68|	GND_24|
|HDMI_TXD1_N/EDP_TX0_D1N|	69|	70|	DSI_D0_N|
|HDMI_TXD1_P/EDP_TX0_D1P|	71|	72|	DSI_D0_P|
|GND_25|	73|	74|	GND_26|
|HDMI_TXD0_N/EDP_TX0_D0N|	75|	76|	DSI_CLK_N|
|HDMI_TXD0_P/EDP_TX0_D0P|	77|	78|	DSI_CLK_P|
|GND_27|	79|	80|	GND_28|
|HDMI_CLK_N/EDP_TX0_D3N|	81|	82|	DSI_D1_N|
|HDMI_CLK_P/EDP_TX0_D3P|	83|	84|	DSI_D1_P|
|GND_29|	85|	86|	GND_30|
|GPIO0/GPIO1_C5/VBUS_DET|	87|	88|	DP0_HPD|
|SPI0_MOSI|	89|	90|	DP0_AUX_N|
|SPI0_SCK|	91|	92|	DP0_AUX_P|
|SPI0_MISO_M2|	93|	94|	HDMI_HPD|
|SPI0_CS0|	95|	96|	HDMI_CEC|
|SPI0_CS1|	97|	98|	HDMI_SDA / EDP_TX0_AUXN|
|UART0_TXD|	99|	100|	HDMI_SCL / EDP_TX0_AUXP|
|UART0_RXD|	101|	102|	GND_31|
|UART0_RTS|	103|	104|	SPI1_MOSI|
|UART0_CTS|	105|	106|	SPI1_SCK|
|GND_32|	107|	108|	SPI1_MISO|
|USB0_D_N|	109|	110|	SPI1_CS0|
|USB0_D_P|	111|	112|	SPI1_CS1|
|GND_33|	113|	114|	CAM0_PWDN|
|USB1_D_N|	115|	116|	CAM0_MCLK|
|USB1_D_P|	117|	118|	GPIO01/GPIO3_A7/CAM1_PWDN|
|GND_34|	119|	120|	CAM2_MCLK/PCIE30X2_CLKREQN_M1|
|USB2_D_N|	121|	122|	CAM2_PWDN|
|USB2_D_P|	123|	124|	GPIO02/GPIO3_A3/MIPI_CAM2_PDN|
|GND_35|	125|	126|	GPIO03/GPIO3_D0/PCIE20X1_2_WAKEN_M0|
|GPIO04/GPIO4_A4/PCIE_30X1_0_WAKE|	127|	128|	GPIO05/GPIO4_B0/PCIE30X2_PERSTN_M1|
|GND_36|	129|	130|	GPIO06/GPIO4_A7/PCIE_30X2_WAKE|
|PCIE0_RX0_N|	131|	132|	GND_37|
|PCIE0_RX0_P|	133|	134|	PCIE0_TX0_N|
|GND_38|	135|	136|	PCIE0_TX0_P|
|PCIE0_RX1_N|	137|	138|	GND_39|
|PCIE0_RX1_P|	139|	140|	PCIE0_TX1_N|
|GND_40|	141|	142|	PCIE0_TX1_P|
|CAN_RX|	143|	144|	GND_41|
|CAN_TX|	145|	146|	GND_42|
|GND_43|	147|	148|	PCIE0_TX2_N|
|PCIE0_RX2_N|	149|	150|	PCIE0_TX2_P|
|PCIE0_RX2_P|	151|	152|	GND_44|
|GND_45|	153|	154|	PCIE0_TX3_N|
|PCIE0_RX3_N|	155|	156|	PCIE0_TX3_P|
|PCIE0_RX3_P|	157|	158|	GND_46|
|GND_47|	159|	160|	PCIE0_CLK_N|
|PCIE20_2_RXN/SATA30_2_RXN/USBSS_RX_N|	161|	162|	PCIE30_CLK_P|
|PCIE20_2_RXP/SATA30_2_RXP/USBSS_RX_P|	163|	164|	GND_48|
|GND_49|	165|	166|	PCIE20_2_TXN/SATA30_2_TXN/USBSS_TX_N|
|PCIE1_RX_N/SATA30_0_RXN|	167|	168|	PCIE20_2_TXP/SATA30_2_TXP/USBSS_TX_P|
|PCIE1_RX_P/SATA30_0_RXP|	169|	170|	GND_50|
|GND_51|	171|	172|	PCIE1_TX_N/SATA30_0_TXN|
|PCIE1_CLK_N|	173|	174|	PCIE1_TX_P/SATA30_0_TXP|
|PCIE1_CLK_P|	175|	176|	GND_52|
|GND_53|	177|	178|	MOD_SLEEP|
|PCIE_30X4_WAKE|	179|	180|	PCIE_30X4_CLKREQ|
|PCIE_30X4_RST|	181|	182|	PCIE_20X1_2_CLKREQ|
|PCIE_20X1_2_RST|	183|	184|	GBE_MDI0_N|
|I2C0_SCL|	185|	186|	GBE_MDI0_P|
|I2C0_SDA|	187|	188|	GBE_LED_LINK|
|I2C1_SCL|	189|	190|	GBE_MDI1_N|
|I2C1_SDA|	191|	192|	GBE_MDI1_P|
|I2S0_DOUT|	193|	194|	GBE_LED_ACT|
|I2S1_SDI0_M0/PCIE_30X1_0_RST|	195|	196|	GBE_MDI2_N|
|I2S1_LRCK_M0/PCIE_30X1_1_RST|	197|	198|	GBE_MDI2_P|
|I2S0_SCLK/PCIE_30X1_1_WAKE|	199|	200|	GND_54|
|GND_55|	201|	202|	GBE_MDI3_N|
|UART1_TXD|	203|	204|	GBE_MDI3_P|
|UART1_RXD|	205|	206|	GPIO07/GPIO3_A0/PWM10|
|UART1_RTS|	207|	208|	GPIO08/GPIO1_C6/PWM15_IR|
|UART1_CTS|	209|	210|	32KOUT|
|I2S1_MCLK_M0/PCIE30X1_1_CLKREQN_M1|211|212|GPIO10/GPIO4_A3/PCIE_30X1_0_CLKREQ|
|CAM_I2C_SCL|	213|	214|	RECOVERY_KEY|
|CAM_I2C_SDA|	215|	216|	GPIO11/GPIO3_B0/MIPI_CAM3_CLKOUT|
|GND_56|	217|	218|	GPIO12/I2S2_MCLK_M1/MIPI_CAM3_PDN|
|SDMMC_DAT0|	219|	220|	I2S1_DOUT|
|SDMMC_DAT1|	221|	222|	I2S1_DIN|
|SDMMC_DAT2|	223|	224|	I2S1_FS|
|SDMMC_DAT3|	225|	226|	I2S1_SCLK|
|SDMMC_CMD|	227|	228|	GPIO08|
|SDMMC_CLK|	229|	230|	GPIO14|
|GND_57|	231|	232|	I2C2_SCL|
|SHUTDOWN_REQ|	233|234|	I2C2_SDA|
|PMIC_BBAT|	235|	236|	UART2_TXD|
|POWER_EN|	237|	238|	UART2_RXD|
|SYS_RESET|	239|	240|	SLEEP/WAKE
|GND|	241|	242|	GND|
|GND|	243|	244|	GND|
|GND|	245|	246|	GND|
|GND|	247|	248|	GND|
|GND|	249|	250|	GNDs|
|VDD_IN|	251|	252|	VDD_IN|
|VDD_IN|	253|	254|	VDD_IN|
|VDD_IN|	255|	256|	VDD_IN|
|VDD_IN|	257|	258|	VDD_IN|
|VDD_IN|	259|	260|	VDD_IN  |

</details>

## å¼€å‘èµ„æ–™

### SDKæºç 

<div class="cards">
<a href="https://github.com/armbian/build" class="card-link">
    <div class="card">
        <div class="icon">
            <i>ğŸ“š</i>
        </div>
        <div class="content">
            <h2>Armbian </h2>
            <p>Armbian Linux build framework</p>
        </div>
    </div>
</a>

<a href="https://github.com/armbian/linux-rockchip" class="card-link">
    <div class="card">
        <div class="icon">
            <i>ğŸ“—</i>
        </div>
        <div class="content">
            <h2>AIM7 kernel</h2>
            <p>Improved Rockchip Linux</p>
        </div>
    </div>
</a>

<a href="https://github.com/rockchip-linux/u-boot" class="card-link">
    <div class="card">
        <div class="icon">
            <i>ğŸ“˜</i>
        </div>
        <div class="content">
            <h2>AIM7 uboot</h2>
            <p>rockchip-linux/u-boot</p>
        </div>
    </div>
</a>
<a href="/advanced-manual/rknn-llm" class="card-link">
    <div class="card">
        <div class="icon">
            <i>ğŸ“•</i>
        </div>
        <div class="content">
            <h2>RKNN-LLM</h2>
            <p>AI models to Rockchip chips</p>
        </div>
    </div>
</a>
</div>

### å®˜æ–¹é•œåƒ

ArmSoMå›¢é˜Ÿä»¥ Debian bullseye ä¸ºåŸºç¡€ä½œä¸ºå®˜æ–¹æ“ä½œç³»ç»Ÿã€‚

ä»¥ä¸‹ç³»ç»Ÿå·²ç”±ArmSoMå®˜æ–¹æµ‹è¯•éªŒè¯ï¼š

ç½‘ç›˜åœ°å€ï¼š
<a href="https://pan.baidu.com/s/14qfAZM3QqgJPuFVjKRSBUw?pwd=arms " class="btn">
  <span>ç™¾åº¦ç½‘ç›˜é“¾æ¥</span>
</a>

| logo  | Description  | Download|
|:--------: | :---------: | :--------:  | 
|![debian-bullseye](/img/sige/debian12-1.png) | debian11 for AIM7 :  <br/>   Debian 11ï¼ˆä»£å·ä¸º"Bullseye"ï¼‰æ˜¯Debiané¡¹ç›®çš„æœ€æ–°ç¨³å®šç‰ˆæœ¬ï¼Œå®ƒäº2021å¹´8æœˆ14æ—¥å‘å¸ƒã€‚Debianæ˜¯ä¸€ä¸ªä»¥è‡ªç”±è½¯ä»¶ä¸ºåŸºç¡€çš„æ“ä½œç³»ç»Ÿï¼Œä»¥ç¨³å®šæ€§ã€å®‰å…¨æ€§å’Œå¼€æ”¾æ€§è‘—ç§°ã€‚| [ç™¾åº¦ç½‘ç›˜](https://pan.baidu.com/s/1d91E_Xv0huhvdhWVhN0JFA?pwd=arms)  |
|![Android](/img/sige/android.png) | Android14 for AIM7 :    <br/>æœ€æ–°çš„æ“ä½œç³»ç»Ÿå‡çº§ï¼Œè®©æ‚¨çš„è®¾å¤‡æ›´åŠ ä¸ªæ€§åŒ–ã€æ›´å®‰å…¨ã€æ›´æ˜“è®¿é—®ã€‚ç…§ç‰‡è´¨é‡æå‡ã€æ–°ä¸»é¢˜å’Œ AI ç”Ÿæˆçš„å£çº¸ã€‚éšç§æ›´æ–°ï¼Œä¿æŠ¤æ‚¨çš„å¥åº·ã€å®‰å…¨å’Œæ•°æ®ã€‚å¹¶æ‰©å±•äº†æ— éšœç¢åŠŸèƒ½ã€‚|   |

### ç¬¬ä¸‰æ–¹é•œåƒ

| logo  | Description  | Download|
|:--------: | :---------: | :--------:  | 
|![armbian-logo](/img/armbian-logo.png) | Armbian for AIM7 :    <br/>  Armbian æ˜¯ä¸€ä¸ªè®¡ç®—æ„å»ºæ¡†æ¶ï¼Œå…è®¸ç”¨æˆ·æ ¹æ®å„ç§å•æ¿è®¡ç®—æœºçš„å¯å˜ç”¨æˆ·ç©ºé—´é…ç½®åˆ›å»ºå¸¦æœ‰å·¥ä½œå†…æ ¸çš„å³ç”¨é•œåƒã€‚å®ƒä¸ºä¸€äº›æ”¯æŒçš„å•æ¿è®¡ç®—æœºæä¾›å„ç§é¢„æ„å»ºé•œåƒï¼Œé€šå¸¸åŸºäº Debian æˆ– Ubuntuã€‚  | [armbian image](https://github.com/armbian/community/releases)     |
|![Joshua Riek](https://avatars.githubusercontent.com/u/10427125?v=4)          | ubuntu-rockchip for AIM7 :    <br/> è¯¥é¡¹ç›®æ—¨åœ¨ä¸ºRockchip RK3588è®¾å¤‡æä¾›é»˜è®¤çš„Ubuntuä½“éªŒã€‚ç«‹å³å¼€å§‹ï¼Œé€‰æ‹©é€‚åˆçš„UbuntuæœåŠ¡å™¨æˆ–æ¡Œé¢é•œåƒï¼Œäº«å—ç†Ÿæ‚‰çš„ç¯å¢ƒã€‚| [ubuntu-rockchip image](https://github.com/Joshua-Riek/ubuntu-rockchip/releases)      |

### ç¡¬ä»¶èµ„æ–™

è·å–å¼€å‘å¥—ä»¶åŸç†å›¾ã€PCBã€DXFç­‰ç¡¬ä»¶èµ„æ–™ï¼Œå¿«é€ŸæŠ•å…¥å¼€å‘

<a href="https://pan.baidu.com/s/14qfAZM3QqgJPuFVjKRSBUw?pwd=arms " class="btn">
  <span>ç™¾åº¦ç½‘ç›˜é“¾æ¥</span>
</a>

<br/>

<div class="cards">
    <a href="https://pan.baidu.com/s/14qfAZM3QqgJPuFVjKRSBUw?pwd=arms" class="card-link">
        <div class="card">
            <div class="icon">
                <i>ğŸ“¦</i>
            </div>
            <div class="content">
                <h2>AIM7 Schematics</h2>
            </div>
        </div>
    </a>

<a href="https://pan.baidu.com/s/14qfAZM3QqgJPuFVjKRSBUw?pwd=arms" class="card-link">
    <div class="card">
        <div class="icon">
            <i>ğŸ“ƒ</i>
        </div>
        <div class="content">
            <h2>AIM7 2D</h2>
        </div>
    </div>
</a>

</div>

## äº§å“è¯ä¹¦

### CE / FC / RoHS

## ä¾›è´§å£°æ˜

ArmSoM-AIM7 å°†è‡³å°‘ç”Ÿäº§åˆ° 2034 å¹´ 8 æœˆã€‚

## æ ·å“è´­ä¹°

CrowdSupply : [https://www.crowdsupply.com/armsom/rk3588-ai-module7](https://www.crowdsupply.com/armsom/rk3588-ai-module7)

ArmSoM ç‹¬ç«‹ç«™: [https://www.armsom.org/product-page/aim7](https://www.armsom.org/product-page/aim7)

ArmSoM é€Ÿå–é€šå®˜æ–¹åº—: 

ArmSoM æ·˜å®å®˜æ–¹åº—: 

OEM&ODM,  è¯·è”ç³»: sales@armsom.org

## ä¸“å®¶è§†è§’

- [itsfoss](https://itsfoss.com/armsom-aim7-review/): ArmSoM AIM7: A Promising Upcoming Rockchip Device for AI Development
- [taoofmac](https://taoofmac.com/space/blog/2025/03/12/2000): The ArmSom AI Module 7

## æ³¨æ„äº‹é¡¹

:::caution [é™ç”µä¿æŠ¤]
1. åœ¨æ¥è§¦è®¾å¤‡ä¹‹å‰ï¼Œè¯·åŠ¡å¿…ä½©æˆ´é™ç”µæ‰‹ç¯æˆ–é‡‡å–é™ç”µé‡Šæ”¾æªæ–½ï¼Œä»¥é¿å…é™ç”µå¯¹å¼€å‘æ¿é€ æˆæŸå®³ã€‚
2. è¿›è¡Œç»„è£…æ—¶ï¼Œåº”åœ¨é™ç”µæ¶ˆé™¤ç¯å¢ƒä¸­è¿›è¡Œï¼Œé¿å…åœ¨å¹²ç‡¥å’Œä½æ¹¿åº¦çš„æ¡ä»¶ä¸‹æ“ä½œã€‚
3. ä¸ä½¿ç”¨æ—¶ï¼Œè¯·å°†è®¾å¤‡æ”¾ç½®åœ¨é™ç”µè¢‹å†…ï¼Œå¹¶å­˜å‚¨äºæ¸©åº¦é€‚å®œã€ä½æ¹¿åº¦çš„ç¯å¢ƒä¸­ï¼Œä»¥é˜²æ­¢é™ç”µäº§ç”Ÿã€‚
4. åœ¨å¤„ç†è®¾å¤‡æ—¶ï¼Œè¯·é¿å…æ‘©æ“¦æˆ–ç¢°æ’ï¼Œä»¥é˜²äº§ç”Ÿé™ç”µå¹¶é€ æˆæŸåã€‚
5. æ¡æŒè®¾å¤‡æ—¶ï¼Œå°½é‡é¿å…ç›´æ¥æ¥è§¦ä¸»æ¿ä¸Šçš„èŠ¯ç‰‡ï¼Œä»¥å…é™ç”µæŸåèŠ¯ç‰‡ã€‚
6. ä½¿ç”¨è®¾å¤‡æ—¶ï¼Œè¯·å‹¿åœ¨è¿è¡Œè¿‡ç¨‹ä¸­æ’æ‹”ç”µçº¿æˆ–å…¶ä»–è®¾å¤‡ï¼Œä»¥é¿å…ç”µæµå†²å‡»å¯¼è‡´çš„æŸå®³ã€‚
7. åœ¨æ’æ‹”æ‰©å±•GPIO/MIPIæ¥å£æ—¶ï¼Œè¯·å…ˆå…³é—­ç”µæºå¹¶æ–­å¼€ç”µæºçº¿ï¼Œä»¥é¿å…ç”µæµå¯¹è®¾å¤‡é€ æˆæŸå®³ã€‚
:::

:::danger [æ³¨æ„æ•£çƒ­]

åœ¨æœªé‡‡å–æœ‰æ•ˆæ•£çƒ­æªæ–½çš„æƒ…å†µä¸‹ï¼Œä¸»èŠ¯ç‰‡çš„è¡¨é¢æ¸©åº¦å¯èƒ½è¶…è¿‡ 60 åº¦ã€‚åœ¨å¤„ç†è®¾å¤‡æ—¶ï¼Œè¯·é¿å…ç›´æ¥æ¥è§¦ SoC åŠå…¶å‘¨å›´çš„ç”µæºç”µæ„Ÿï¼Œä»¥å…é€ æˆçƒ«ä¼¤ã€‚ä½¿ç”¨è®¾å¤‡æ—¶ï¼Œè¯·ç¡®ä¿ç¯å¢ƒé€šé£è‰¯å¥½ï¼Œä»¥é˜²æ­¢å±€éƒ¨çƒ­é‡èšé›†å¯¼è‡´è¿‡çƒ­ã€‚åŒæ—¶ï¼Œè¯·å‹¿å°†å•æ¿æœºæ”¾ç½®åœ¨é˜³å…‰ç›´å°„çš„åŒºåŸŸã€‚å»ºè®®æ ¹æ®å…·ä½“ä½¿ç”¨æƒ…å†µï¼Œé€‰æ‹©å®˜æ–¹ [æ•£çƒ­å™¨é£æ‰‡](./sige-active-cooling-kit)æˆ–[æ•£çƒ­å¤–å£³](./sige-diy-case1)ï¼Œæˆ–è€…ç¬¬ä¸‰æ–¹æ•£çƒ­å¥—ä»¶ï¼Œä»¥ç¡®ä¿è®¾å¤‡çš„è‰¯å¥½æ•£çƒ­æ€§èƒ½ã€‚

:::