
reading lef ...

units:       1000
#layers:     13
#macros:     443
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 10000 nets

design:      picorv32a
die area:    ( 0 0 ) ( 671700 682420 )
trackPts:    12
defvias:     4
#components: 60923
#terminals:  427
#snets:      2
#nets:       17118

reading guide ...
guideIn read 100000 guides

#guides:     129970
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
#unique instances = 305

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 700341
mcon shape region query size = 703826
met1 shape region query size = 151542
via shape region query size = 4376
met2 shape region query size = 2431
via2 shape region query size = 4376
met3 shape region query size = 2354
via3 shape region query size = 4376
met4 shape region query size = 1153
via4 shape region query size = 41
met5 shape region query size = 59


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 700 pins
  complete 800 pins
  complete 900 pins
  complete 1000 pins
  complete 1189 pins
  complete 100 unique inst patterns
  complete 200 unique inst patterns
  complete 299 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 16617 groups
Expt1 runtime (pin-level access point gen): 2.22071
Expt2 runtime (design-level access pattern gen): 0.747773
#scanned instances     = 60923
#unique  instances     = 305
#stdCellGenAp          = 6911
#stdCellValidPlanarAp  = 54
#stdCellValidViaAp     = 5199
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 60970
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:11, elapsed time = 00:00:03, memory = 141.49 (MB), peak = 156.23 (MB)

post process guides ...
GCELLGRID X 0 DO 98 STEP 6900 ;
GCELLGRID Y 0 DO 97 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 48400
mcon guide region query size = 0
met1 guide region query size = 41239
via guide region query size = 0
met2 guide region query size = 22519
via2 guide region query size = 0
met3 guide region query size = 1200
via3 guide region query size = 0
met4 guide region query size = 194
via4 guide region query size = 0
met5 guide region query size = 3

init gr pin query ...


start track assignment
Done with 71113 vertical wires in 2 frboxes and 42442 horizontal wires in 2 frboxes.
Done with 10908 vertical wires in 2 frboxes and 16164 horizontal wires in 2 frboxes.

complete track assignment
cpu time = 00:00:15, elapsed time = 00:00:08, memory = 262.51 (MB), peak = 368.05 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 262.52 (MB), peak = 368.05 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:09, memory = 370.29 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:21, memory = 397.96 (MB)
    completing 30% with 3777 violations
    elapsed time = 00:00:31, memory = 384.18 (MB)
    completing 40% with 3777 violations
    elapsed time = 00:00:51, memory = 400.77 (MB)
    completing 50% with 3777 violations
    elapsed time = 00:01:04, memory = 407.47 (MB)
    completing 60% with 8031 violations
    elapsed time = 00:01:18, memory = 420.50 (MB)
    completing 70% with 8031 violations
    elapsed time = 00:01:29, memory = 420.50 (MB)
    completing 80% with 12031 violations
    elapsed time = 00:01:41, memory = 440.46 (MB)
    completing 90% with 12031 violations
    elapsed time = 00:02:04, memory = 437.09 (MB)
    completing 100% with 16515 violations
    elapsed time = 00:02:20, memory = 325.45 (MB)
  number of violations = 18884
cpu time = 00:08:59, elapsed time = 00:02:22, memory = 721.96 (MB), peak = 722.04 (MB)
total wire length = 1029536 um
total wire length on LAYER li1 = 545 um
total wire length on LAYER met1 = 460318 um
total wire length on LAYER met2 = 439188 um
total wire length on LAYER met3 = 103804 um
total wire length on LAYER met4 = 25017 um
total wire length on LAYER met5 = 662 um
total number of vias = 140753
up-via summary (total 140753):

-------------------------
 FR_MASTERSLICE         0
            li1     61683
           met1     74689
           met2      3914
           met3       461
           met4         6
-------------------------
                   140753


start 1st optimization iteration ...
    completing 10% with 18884 violations
    elapsed time = 00:00:09, memory = 800.66 (MB)
    completing 20% with 18884 violations
    elapsed time = 00:00:22, memory = 817.94 (MB)
    completing 30% with 16226 violations
    elapsed time = 00:00:31, memory = 793.68 (MB)
    completing 40% with 16226 violations
    elapsed time = 00:00:47, memory = 825.05 (MB)
    completing 50% with 16226 violations
    elapsed time = 00:01:06, memory = 829.18 (MB)
    completing 60% with 13763 violations
    elapsed time = 00:01:15, memory = 829.69 (MB)
    completing 70% with 13763 violations
    elapsed time = 00:01:34, memory = 829.90 (MB)
    completing 80% with 11461 violations
    elapsed time = 00:01:46, memory = 832.21 (MB)
    completing 90% with 11461 violations
    elapsed time = 00:02:03, memory = 832.35 (MB)
    completing 100% with 8973 violations
    elapsed time = 00:02:17, memory = 832.36 (MB)
  number of violations = 8976
cpu time = 00:08:48, elapsed time = 00:02:18, memory = 832.36 (MB), peak = 832.36 (MB)
total wire length = 1024109 um
total wire length on LAYER li1 = 573 um
total wire length on LAYER met1 = 456310 um
total wire length on LAYER met2 = 435646 um
total wire length on LAYER met3 = 105886 um
total wire length on LAYER met4 = 25037 um
total wire length on LAYER met5 = 655 um
total number of vias = 140174
up-via summary (total 140174):

-------------------------
 FR_MASTERSLICE         0
            li1     61732
           met1     73756
           met2      4215
           met3       465
           met4         6
-------------------------
                   140174


start 2nd optimization iteration ...
    completing 10% with 8976 violations
    elapsed time = 00:00:07, memory = 832.36 (MB)
    completing 20% with 8976 violations
    elapsed time = 00:00:23, memory = 832.38 (MB)
    completing 30% with 8998 violations
    elapsed time = 00:00:32, memory = 781.98 (MB)
    completing 40% with 8998 violations
    elapsed time = 00:00:51, memory = 828.21 (MB)
    completing 50% with 8998 violations
    elapsed time = 00:01:08, memory = 828.47 (MB)
    completing 60% with 8838 violations
    elapsed time = 00:01:20, memory = 816.48 (MB)
    completing 70% with 8838 violations
    elapsed time = 00:01:47, memory = 832.98 (MB)
    completing 80% with 8664 violations
    elapsed time = 00:02:01, memory = 833.24 (MB)
    completing 90% with 8664 violations
    elapsed time = 00:02:25, memory = 833.24 (MB)
    completing 100% with 8440 violations
    elapsed time = 00:02:40, memory = 779.90 (MB)
  number of violations = 8448
cpu time = 00:10:20, elapsed time = 00:02:41, memory = 779.90 (MB), peak = 834.27 (MB)
total wire length = 1021878 um
total wire length on LAYER li1 = 539 um
total wire length on LAYER met1 = 455459 um
total wire length on LAYER met2 = 434267 um
total wire length on LAYER met3 = 105977 um
total wire length on LAYER met4 = 24978 um
total wire length on LAYER met5 = 655 um
total number of vias = 139915
up-via summary (total 139915):

-------------------------
 FR_MASTERSLICE         0
            li1     61700
           met1     73542
           met2      4206
           met3       461
           met4         6
-------------------------
                   139915


start 3rd optimization iteration ...
    completing 10% with 8448 violations
    elapsed time = 00:00:06, memory = 824.81 (MB)
    completing 20% with 8448 violations
    elapsed time = 00:00:18, memory = 830.10 (MB)
    completing 30% with 6662 violations
    elapsed time = 00:00:26, memory = 798.69 (MB)
    completing 40% with 6662 violations
    elapsed time = 00:00:37, memory = 830.48 (MB)
    completing 50% with 6662 violations
    elapsed time = 00:00:50, memory = 836.82 (MB)
    completing 60% with 4676 violations
    elapsed time = 00:01:02, memory = 838.74 (MB)
    completing 70% with 4676 violations
    elapsed time = 00:01:11, memory = 838.86 (MB)
    completing 80% with 2883 violations
    elapsed time = 00:01:20, memory = 818.68 (MB)
    completing 90% with 2883 violations
    elapsed time = 00:01:29, memory = 830.19 (MB)
    completing 100% with 828 violations
    elapsed time = 00:01:35, memory = 726.78 (MB)
  number of violations = 855
cpu time = 00:05:52, elapsed time = 00:01:36, memory = 726.78 (MB), peak = 841.90 (MB)
total wire length = 1018584 um
total wire length on LAYER li1 = 473 um
total wire length on LAYER met1 = 418546 um
total wire length on LAYER met2 = 431151 um
total wire length on LAYER met3 = 140207 um
total wire length on LAYER met4 = 27549 um
total wire length on LAYER met5 = 655 um
total number of vias = 143493
up-via summary (total 143493):

-------------------------
 FR_MASTERSLICE         0
            li1     61617
           met1     73596
           met2      7585
           met3       689
           met4         6
-------------------------
                   143493


start 4th optimization iteration ...
    completing 10% with 855 violations
    elapsed time = 00:00:00, memory = 803.86 (MB)
    completing 20% with 855 violations
    elapsed time = 00:00:02, memory = 818.62 (MB)
    completing 30% with 704 violations
    elapsed time = 00:00:11, memory = 826.90 (MB)
    completing 40% with 704 violations
    elapsed time = 00:00:13, memory = 827.11 (MB)
    completing 50% with 704 violations
    elapsed time = 00:00:16, memory = 827.14 (MB)
    completing 60% with 497 violations
    elapsed time = 00:00:17, memory = 827.14 (MB)
    completing 70% with 497 violations
    elapsed time = 00:00:19, memory = 829.72 (MB)
    completing 80% with 230 violations
    elapsed time = 00:00:22, memory = 829.72 (MB)
    completing 90% with 230 violations
    elapsed time = 00:00:23, memory = 829.72 (MB)
    completing 100% with 66 violations
    elapsed time = 00:00:26, memory = 829.72 (MB)
  number of violations = 66
cpu time = 00:01:10, elapsed time = 00:00:26, memory = 829.72 (MB), peak = 841.90 (MB)
total wire length = 1018638 um
total wire length on LAYER li1 = 474 um
total wire length on LAYER met1 = 417055 um
total wire length on LAYER met2 = 431093 um
total wire length on LAYER met3 = 141673 um
total wire length on LAYER met4 = 27685 um
total wire length on LAYER met5 = 655 um
total number of vias = 143692
up-via summary (total 143692):

-------------------------
 FR_MASTERSLICE         0
            li1     61617
           met1     73650
           met2      7714
           met3       705
           met4         6
-------------------------
                   143692


start 5th optimization iteration ...
    completing 10% with 66 violations
    elapsed time = 00:00:00, memory = 829.72 (MB)
    completing 20% with 66 violations
    elapsed time = 00:00:00, memory = 829.72 (MB)
    completing 30% with 28 violations
    elapsed time = 00:00:02, memory = 829.72 (MB)
    completing 40% with 28 violations
    elapsed time = 00:00:02, memory = 829.72 (MB)
    completing 50% with 28 violations
    elapsed time = 00:00:03, memory = 829.72 (MB)
    completing 60% with 18 violations
    elapsed time = 00:00:03, memory = 829.72 (MB)
    completing 70% with 18 violations
    elapsed time = 00:00:04, memory = 829.72 (MB)
    completing 80% with 13 violations
    elapsed time = 00:00:09, memory = 829.72 (MB)
    completing 90% with 13 violations
    elapsed time = 00:00:10, memory = 829.72 (MB)
    completing 100% with 2 violations
    elapsed time = 00:00:11, memory = 829.97 (MB)
  number of violations = 2
cpu time = 00:00:26, elapsed time = 00:00:11, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018643 um
total wire length on LAYER li1 = 473 um
total wire length on LAYER met1 = 416867 um
total wire length on LAYER met2 = 431080 um
total wire length on LAYER met3 = 141853 um
total wire length on LAYER met4 = 27711 um
total wire length on LAYER met5 = 655 um
total number of vias = 143702
up-via summary (total 143702):

-------------------------
 FR_MASTERSLICE         0
            li1     61615
           met1     73647
           met2      7725
           met3       709
           met4         6
-------------------------
                   143702


start 6th optimization iteration ...
    completing 10% with 2 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 70% with 2 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 80% with 2 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 90% with 2 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 100% with 2 violations
    elapsed time = 00:00:06, memory = 829.97 (MB)
  number of violations = 2
cpu time = 00:00:19, elapsed time = 00:00:06, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018671 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416842 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141893 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143721
up-via summary (total 143721):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7729
           met3       711
           met4         6
-------------------------
                   143721


start 7th optimization iteration ...
    completing 10% with 2 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 70% with 2 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
  number of violations = 0
cpu time = 00:00:17, elapsed time = 00:00:04, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 829.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 829.97 (MB)
  number of violations = 0
cpu time = 00:00:21, elapsed time = 00:00:05, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 829.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 829.97 (MB)
  number of violations = 0
cpu time = 00:00:21, elapsed time = 00:00:05, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 829.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 829.97 (MB)
  number of violations = 0
cpu time = 00:00:22, elapsed time = 00:00:06, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 829.97 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 829.97 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 829.97 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 829.97 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 829.97 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 829.97 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 829.97 (MB)
  number of violations = 0
cpu time = 00:00:21, elapsed time = 00:00:05, memory = 829.97 (MB), peak = 841.90 (MB)
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724


complete detail routing
total wire length = 1018675 um
total wire length on LAYER li1 = 476 um
total wire length on LAYER met1 = 416825 um
total wire length on LAYER met2 = 431081 um
total wire length on LAYER met3 = 141914 um
total wire length on LAYER met4 = 27721 um
total wire length on LAYER met5 = 655 um
total number of vias = 143724
up-via summary (total 143724):

-------------------------
 FR_MASTERSLICE         0
            li1     61619
           met1     73656
           met2      7732
           met3       711
           met4         6
-------------------------
                   143724

cpu time = 00:38:18, elapsed time = 00:10:19, memory = 829.97 (MB), peak = 841.90 (MB)

post processing ...

Runtime taken (hrt): 634.786
