warning: In a derivation named 'neovim-unwrapped-0.9.5', 'structuredAttrs' disables the effect of the derivation attribute 'disallowedRequisites'; use 'outputChecks.<output>.disallowedRequisites' instead
[19:13:48] INFO     Starting a new run of the 'Classic' flow with the tag                 flow.py:628
                    'mult8_2bits_1op_e17161'.                                                        
[19:13:48] INFO     Starting…                                                       sequential.py:294
────────────────────────────────────────── Verilator Lint ───────────────────────────────────────────
[19:13:48] VERBOSE  Running 'Verilator.Lint' at                                          step.py:1122
                    'runs/mult8_2bits_1op_e17161/01-verilator-lint'…                                 
[19:13:49] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/01-verilator-lint/verilator-lint.log'…              
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2017      
3.14.2.3)                                                                                            
3 | module sky130_ef_sc_hd__decap_12(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
... For warning description see https://verilator.org/warn/TIMESCALEMOD?v=5.018                      
... Use "/* verilator lint_off TIMESCALEMOD */" and lint_on around source to disable this message.   
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:14:8: Timescale missing on this module as other modules have it (IEEE 1800-2017     
3.14.2.3)                                                                                            
14 | module sky130_ef_sc_hd__fill_12(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:25:8: Timescale missing on this module as other modules have it (IEEE 1800-2017     
3.14.2.3)                                                                                            
25 | module sky130_ef_sc_hd__fill_4(VPWR, VGND, VPB, VNB);                                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:36:8: Timescale missing on this module as other modules have it (IEEE 1800-2017     
3.14.2.3)                                                                                            
36 | module sky130_ef_sc_hd__fill_8(VPWR, VGND, VPB, VNB);                                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:47:8: Timescale missing on this module as other modules have it (IEEE 1800-2017     
3.14.2.3)                                                                                            
47 | module sky130_fd_sc_hd__a2111o_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:70:8: Timescale missing on this module as other modules have it (IEEE 1800-2017     
3.14.2.3)                                                                                            
70 | module sky130_fd_sc_hd__a2111o_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:93:8: Timescale missing on this module as other modules have it (IEEE 1800-2017     
3.14.2.3)                                                                                            
93 | module sky130_fd_sc_hd__a2111o_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:116:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
116 | module sky130_fd_sc_hd__a2111oi_0(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:139:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
139 | module sky130_fd_sc_hd__a2111oi_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:162:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
162 | module sky130_fd_sc_hd__a2111oi_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:185:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
185 | module sky130_fd_sc_hd__a2111oi_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:208:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
208 | module sky130_fd_sc_hd__a211o_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:229:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
229 | module sky130_fd_sc_hd__a211o_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
250 | module sky130_fd_sc_hd__a211o_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:271:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
271 | module sky130_fd_sc_hd__a211oi_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:292:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
292 | module sky130_fd_sc_hd__a211oi_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:313:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
313 | module sky130_fd_sc_hd__a211oi_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:334:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
334 | module sky130_fd_sc_hd__a21bo_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:353:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
353 | module sky130_fd_sc_hd__a21bo_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:372:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
372 | module sky130_fd_sc_hd__a21bo_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:391:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
391 | module sky130_fd_sc_hd__a21boi_0(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:410:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
410 | module sky130_fd_sc_hd__a21boi_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:429:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
429 | module sky130_fd_sc_hd__a21boi_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:448:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
448 | module sky130_fd_sc_hd__a21boi_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
467 | module sky130_fd_sc_hd__a21o_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:486:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
486 | module sky130_fd_sc_hd__a21o_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
505 | module sky130_fd_sc_hd__a21o_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:524:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
524 | module sky130_fd_sc_hd__a21oi_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:543:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
543 | module sky130_fd_sc_hd__a21oi_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
562 | module sky130_fd_sc_hd__a21oi_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:581:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
581 | module sky130_fd_sc_hd__a221o_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
604 | module sky130_fd_sc_hd__a221o_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
627 | module sky130_fd_sc_hd__a221o_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:650:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
650 | module sky130_fd_sc_hd__a221oi_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:673:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
673 | module sky130_fd_sc_hd__a221oi_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
696 | module sky130_fd_sc_hd__a221oi_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:719:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
719 | module sky130_fd_sc_hd__a222oi_1(Y, A1, A2, B1, B2, C1, C2, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:744:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
744 | module sky130_fd_sc_hd__a22o_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:765:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
765 | module sky130_fd_sc_hd__a22o_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:786:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
786 | module sky130_fd_sc_hd__a22o_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:807:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
807 | module sky130_fd_sc_hd__a22oi_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:828:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
828 | module sky130_fd_sc_hd__a22oi_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:849:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
849 | module sky130_fd_sc_hd__a22oi_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:870:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
870 | module sky130_fd_sc_hd__a2bb2o_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:891:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
891 | module sky130_fd_sc_hd__a2bb2o_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:912:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
912 | module sky130_fd_sc_hd__a2bb2o_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:933:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
933 | module sky130_fd_sc_hd__a2bb2oi_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:954:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
954 | module sky130_fd_sc_hd__a2bb2oi_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:975:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
975 | module sky130_fd_sc_hd__a2bb2oi_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:996:8: Timescale missing on this module as other modules have it (IEEE 1800-2017    
3.14.2.3)                                                                                            
996 | module sky130_fd_sc_hd__a311o_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1019:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1019 | module sky130_fd_sc_hd__a311o_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1042:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1042 | module sky130_fd_sc_hd__a311o_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1065:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1065 | module sky130_fd_sc_hd__a311oi_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1088:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1088 | module sky130_fd_sc_hd__a311oi_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1111:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1111 | module sky130_fd_sc_hd__a311oi_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1134:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1134 | module sky130_fd_sc_hd__a31o_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1155:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1155 | module sky130_fd_sc_hd__a31o_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1176:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1176 | module sky130_fd_sc_hd__a31o_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1197:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1197 | module sky130_fd_sc_hd__a31oi_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1218:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1218 | module sky130_fd_sc_hd__a31oi_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1239:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1239 | module sky130_fd_sc_hd__a31oi_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1260:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1260 | module sky130_fd_sc_hd__a32o_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1283:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1283 | module sky130_fd_sc_hd__a32o_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1306:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1306 | module sky130_fd_sc_hd__a32o_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1329:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1329 | module sky130_fd_sc_hd__a32oi_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1352:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1352 | module sky130_fd_sc_hd__a32oi_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1375:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1375 | module sky130_fd_sc_hd__a32oi_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1398:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1398 | module sky130_fd_sc_hd__a41o_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1421:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1421 | module sky130_fd_sc_hd__a41o_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1444:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1444 | module sky130_fd_sc_hd__a41o_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1467 | module sky130_fd_sc_hd__a41oi_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1490:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1490 | module sky130_fd_sc_hd__a41oi_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1513:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1513 | module sky130_fd_sc_hd__a41oi_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1536:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1536 | module sky130_fd_sc_hd__and2_0(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1553:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1553 | module sky130_fd_sc_hd__and2_1(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1570:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1570 | module sky130_fd_sc_hd__and2_2(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1587:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1587 | module sky130_fd_sc_hd__and2_4(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1604 | module sky130_fd_sc_hd__and2b_1(X, A_N, B, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1621:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1621 | module sky130_fd_sc_hd__and2b_2(X, A_N, B, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1638:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1638 | module sky130_fd_sc_hd__and2b_4(X, A_N, B, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1655:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1655 | module sky130_fd_sc_hd__and3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1674:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1674 | module sky130_fd_sc_hd__and3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1693:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1693 | module sky130_fd_sc_hd__and3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1712:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1712 | module sky130_fd_sc_hd__and3b_1(X, A_N, B, C, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1731:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1731 | module sky130_fd_sc_hd__and3b_2(X, A_N, B, C, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1750:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1750 | module sky130_fd_sc_hd__and3b_4(X, A_N, B, C, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1769:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1769 | module sky130_fd_sc_hd__and4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1790:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1790 | module sky130_fd_sc_hd__and4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1811:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1811 | module sky130_fd_sc_hd__and4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1832:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1832 | module sky130_fd_sc_hd__and4b_1(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1853:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1853 | module sky130_fd_sc_hd__and4b_2(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1874:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1874 | module sky130_fd_sc_hd__and4b_4(X, A_N, B, C, D, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1895:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1895 | module sky130_fd_sc_hd__and4bb_1(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1916:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1916 | module sky130_fd_sc_hd__and4bb_2(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1937:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1937 | module sky130_fd_sc_hd__and4bb_4(X, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1958:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1958 | module sky130_fd_sc_hd__buf_1(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1973:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1973 | module sky130_fd_sc_hd__buf_12(X, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:1988:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
1988 | module sky130_fd_sc_hd__buf_16(X, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2003:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2003 | module sky130_fd_sc_hd__buf_2(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2018:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2018 | module sky130_fd_sc_hd__buf_4(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2033:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2033 | module sky130_fd_sc_hd__buf_6(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2048:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2048 | module sky130_fd_sc_hd__buf_8(X, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2063:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2063 | module sky130_fd_sc_hd__bufbuf_16(X, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2078:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2078 | module sky130_fd_sc_hd__bufbuf_8(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2093:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2093 | module sky130_fd_sc_hd__bufinv_16(Y, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2108:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2108 | module sky130_fd_sc_hd__bufinv_8(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2123:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2123 | module sky130_fd_sc_hd__clkbuf_1(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2138:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2138 | module sky130_fd_sc_hd__clkbuf_16(X, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2153:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2153 | module sky130_fd_sc_hd__clkbuf_2(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2168:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2168 | module sky130_fd_sc_hd__clkbuf_4(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2183:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2183 | module sky130_fd_sc_hd__clkbuf_8(X, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2198:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2198 | module sky130_fd_sc_hd__clkdlybuf4s15_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2213:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2213 | module sky130_fd_sc_hd__clkdlybuf4s15_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2228:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2228 | module sky130_fd_sc_hd__clkdlybuf4s18_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2243:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2243 | module sky130_fd_sc_hd__clkdlybuf4s18_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2258:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2258 | module sky130_fd_sc_hd__clkdlybuf4s25_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2273:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2273 | module sky130_fd_sc_hd__clkdlybuf4s25_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2288:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2288 | module sky130_fd_sc_hd__clkdlybuf4s50_1(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2303:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2303 | module sky130_fd_sc_hd__clkdlybuf4s50_2(X, A, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2318:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2318 | module sky130_fd_sc_hd__clkinv_1(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2333:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2333 | module sky130_fd_sc_hd__clkinv_16(Y, A, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2348:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2348 | module sky130_fd_sc_hd__clkinv_2(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2363:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2363 | module sky130_fd_sc_hd__clkinv_4(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2378:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2378 | module sky130_fd_sc_hd__clkinv_8(Y, A, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2393:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2393 | module sky130_fd_sc_hd__clkinvlp_2(Y, A, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2408:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2408 | module sky130_fd_sc_hd__clkinvlp_4(Y, A, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2423:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2423 | module sky130_fd_sc_hd__conb_1(HI, LO, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2438:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2438 | module sky130_fd_sc_hd__decap_12(VPWR, VGND, VPB, VNB);                                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2449:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2449 | module sky130_fd_sc_hd__decap_3(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2460:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2460 | module sky130_fd_sc_hd__decap_4(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2471:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2471 | module sky130_fd_sc_hd__decap_6(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2482:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2482 | module sky130_fd_sc_hd__decap_8(VPWR, VGND, VPB, VNB);                                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2493:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2493 | module sky130_fd_sc_hd__dfbbn_1(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2516:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2516 | module sky130_fd_sc_hd__dfbbn_2(Q, Q_N, D, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2539:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2539 | module sky130_fd_sc_hd__dfbbp_1(Q, Q_N, D, CLK, SET_B, RESET_B, VPWR, VGND, VPB, VNB);        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2562 | module sky130_fd_sc_hd__dfrbp_1(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2583:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2583 | module sky130_fd_sc_hd__dfrbp_2(Q, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2604 | module sky130_fd_sc_hd__dfrtn_1(Q, CLK_N, D, RESET_B, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2623:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2623 | module sky130_fd_sc_hd__dfrtp_1(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2642:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2642 | module sky130_fd_sc_hd__dfrtp_2(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2661:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2661 | module sky130_fd_sc_hd__dfrtp_4(Q, CLK, D, RESET_B, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2680:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2680 | module sky130_fd_sc_hd__dfsbp_1(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2701:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2701 | module sky130_fd_sc_hd__dfsbp_2(Q, Q_N, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2722:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2722 | module sky130_fd_sc_hd__dfstp_1(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2741:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2741 | module sky130_fd_sc_hd__dfstp_2(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2760:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2760 | module sky130_fd_sc_hd__dfstp_4(Q, CLK, D, SET_B, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2779:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2779 | module sky130_fd_sc_hd__dfxbp_1(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2798:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2798 | module sky130_fd_sc_hd__dfxbp_2(Q, Q_N, CLK, D, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2817:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2817 | module sky130_fd_sc_hd__dfxtp_1(Q, CLK, D, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2834:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2834 | module sky130_fd_sc_hd__dfxtp_2(Q, CLK, D, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2851:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2851 | module sky130_fd_sc_hd__dfxtp_4(Q, CLK, D, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2868:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2868 | module sky130_fd_sc_hd__diode_2(DIODE, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2881:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2881 | module sky130_fd_sc_hd__dlclkp_1(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2898:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2898 | module sky130_fd_sc_hd__dlclkp_2(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2915:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2915 | module sky130_fd_sc_hd__dlclkp_4(GCLK, GATE, CLK, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2932:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2932 | module sky130_fd_sc_hd__dlrbn_1(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2953:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2953 | module sky130_fd_sc_hd__dlrbn_2(Q, Q_N, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2974 | module sky130_fd_sc_hd__dlrbp_1(Q, Q_N, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:2995:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
2995 | module sky130_fd_sc_hd__dlrbp_2(Q, Q_N, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3016:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3016 | module sky130_fd_sc_hd__dlrtn_1(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3035:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3035 | module sky130_fd_sc_hd__dlrtn_2(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3054:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3054 | module sky130_fd_sc_hd__dlrtn_4(Q, RESET_B, D, GATE_N, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3073:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3073 | module sky130_fd_sc_hd__dlrtp_1(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3092:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3092 | module sky130_fd_sc_hd__dlrtp_2(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3111:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3111 | module sky130_fd_sc_hd__dlrtp_4(Q, RESET_B, D, GATE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3130:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3130 | module sky130_fd_sc_hd__dlxbn_1(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3149:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3149 | module sky130_fd_sc_hd__dlxbn_2(Q, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3168:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3168 | module sky130_fd_sc_hd__dlxbp_1(Q, Q_N, D, GATE, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3187:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3187 | module sky130_fd_sc_hd__dlxtn_1(Q, D, GATE_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3204:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3204 | module sky130_fd_sc_hd__dlxtn_2(Q, D, GATE_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3221:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3221 | module sky130_fd_sc_hd__dlxtn_4(Q, D, GATE_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3238:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3238 | module sky130_fd_sc_hd__dlxtp_1(Q, D, GATE, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3255:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3255 | module sky130_fd_sc_hd__dlygate4sd1_1(X, A, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3270:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3270 | module sky130_fd_sc_hd__dlygate4sd2_1(X, A, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3285:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3285 | module sky130_fd_sc_hd__dlygate4sd3_1(X, A, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3300:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3300 | module sky130_fd_sc_hd__dlymetal6s2s_1(X, A, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                             
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3315:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3315 | module sky130_fd_sc_hd__dlymetal6s4s_1(X, A, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                             
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3330:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3330 | module sky130_fd_sc_hd__dlymetal6s6s_1(X, A, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                             
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3345:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3345 | module sky130_fd_sc_hd__ebufn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3362:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3362 | module sky130_fd_sc_hd__ebufn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3379:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3379 | module sky130_fd_sc_hd__ebufn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3396:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3396 | module sky130_fd_sc_hd__ebufn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3413:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3413 | module sky130_fd_sc_hd__edfxbp_1(Q, Q_N, CLK, D, DE, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3434:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3434 | module sky130_fd_sc_hd__edfxtp_1(Q, CLK, D, DE, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3453:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3453 | module sky130_fd_sc_hd__einvn_0(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3470:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3470 | module sky130_fd_sc_hd__einvn_1(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3487:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3487 | module sky130_fd_sc_hd__einvn_2(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3504:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3504 | module sky130_fd_sc_hd__einvn_4(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3521:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3521 | module sky130_fd_sc_hd__einvn_8(Z, A, TE_B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3538:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3538 | module sky130_fd_sc_hd__einvp_1(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3555:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3555 | module sky130_fd_sc_hd__einvp_2(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3572:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3572 | module sky130_fd_sc_hd__einvp_4(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3589:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3589 | module sky130_fd_sc_hd__einvp_8(Z, A, TE, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3606:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3606 | module sky130_fd_sc_hd__fa_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3627 | module sky130_fd_sc_hd__fa_2(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3648:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3648 | module sky130_fd_sc_hd__fa_4(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3669:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3669 | module sky130_fd_sc_hd__fah_1(COUT, SUM, A, B, CI, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3690:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3690 | module sky130_fd_sc_hd__fahcin_1(COUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3711:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3711 | module sky130_fd_sc_hd__fahcon_1(COUT_N, SUM, A, B, CI, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3732:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3732 | module sky130_fd_sc_hd__fill_1(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3743:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3743 | module sky130_fd_sc_hd__fill_2(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3754:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3754 | module sky130_fd_sc_hd__fill_4(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3765:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3765 | module sky130_fd_sc_hd__fill_8(VPWR, VGND, VPB, VNB);                                         
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3776:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3776 | module sky130_fd_sc_hd__ha_1(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3795:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3795 | module sky130_fd_sc_hd__ha_2(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3814:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3814 | module sky130_fd_sc_hd__ha_4(COUT, SUM, A, B, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~                                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3833:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3833 | module sky130_fd_sc_hd__inv_1(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3848:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3848 | module sky130_fd_sc_hd__inv_12(Y, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3863:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3863 | module sky130_fd_sc_hd__inv_16(Y, A, VPWR, VGND, VPB, VNB);                                   
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3878:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3878 | module sky130_fd_sc_hd__inv_2(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3893:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3893 | module sky130_fd_sc_hd__inv_4(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3908:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3908 | module sky130_fd_sc_hd__inv_6(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3923:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3923 | module sky130_fd_sc_hd__inv_8(Y, A, VPWR, VGND, VPB, VNB);                                    
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3938:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3938 | module sky130_fd_sc_hd__lpflow_bleeder_1(SHORT, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                           
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3951:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3951 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_1(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3968:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3968 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_16(X, A, KAPWR, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:3985:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
3985 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_2(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4002:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4002 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_4(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4019:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4019 | module sky130_fd_sc_hd__lpflow_clkbufkapwr_8(X, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4036:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4036 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_1(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4053:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4053 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_16(Y, A, KAPWR, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4070:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4070 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_2(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4087:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4087 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_4(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4104:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4104 | module sky130_fd_sc_hd__lpflow_clkinvkapwr_8(Y, A, KAPWR, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4121:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4121 | module sky130_fd_sc_hd__lpflow_decapkapwr_12(VPWR, KAPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                       
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4134:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4134 | module sky130_fd_sc_hd__lpflow_decapkapwr_3(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4147:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4147 | module sky130_fd_sc_hd__lpflow_decapkapwr_4(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4160:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4160 | module sky130_fd_sc_hd__lpflow_decapkapwr_6(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4173:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4173 | module sky130_fd_sc_hd__lpflow_decapkapwr_8(VPWR, KAPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4186:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4186 | module sky130_fd_sc_hd__lpflow_inputiso0n_1(X, A, SLEEP_B, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4203:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4203 | module sky130_fd_sc_hd__lpflow_inputiso0p_1(X, A, SLEEP, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4220:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4220 | module sky130_fd_sc_hd__lpflow_inputiso1n_1(X, A, SLEEP_B, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4237:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4237 | module sky130_fd_sc_hd__lpflow_inputiso1p_1(X, A, SLEEP, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4254:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4254 | module sky130_fd_sc_hd__lpflow_inputisolatch_1(Q, D, SLEEP_B, VPWR, VGND, VPB, VNB);          
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4271:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4271 | module sky130_fd_sc_hd__lpflow_isobufsrc_1(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4288:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4288 | module sky130_fd_sc_hd__lpflow_isobufsrc_16(X, SLEEP, A, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4305:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4305 | module sky130_fd_sc_hd__lpflow_isobufsrc_2(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4322:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4322 | module sky130_fd_sc_hd__lpflow_isobufsrc_4(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4339:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4339 | module sky130_fd_sc_hd__lpflow_isobufsrc_8(X, SLEEP, A, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                         
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4356:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4356 | module sky130_fd_sc_hd__lpflow_isobufsrckapwr_16(X, SLEEP, A, KAPWR, VPWR, VGND, VPB, VNB);   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4375:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4375 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1(X, A, VPWRIN, VPWR, VGND, VPB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                           
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4390:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4390 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2(X, A, VPWRIN, VPWR, VGND, VPB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                           
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4405:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4405 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4(X, A, VPWRIN, VPWR, VGND, VPB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                           
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4420:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4420 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4(X, A, LOWLVPWR, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4437:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4437 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1(X, A, LOWLVPWR, VPWR, VGND, VPB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                              
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4452:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4452 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2(X, A, LOWLVPWR, VPWR, VGND, VPB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                              
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4467:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4467 | module sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4(X, A, LOWLVPWR, VPWR, VGND, VPB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                              
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4482:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4482 | module sky130_fd_sc_hd__macro_sparecell(LO, VGND, VNB, VPB, VPWR);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                            
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4495:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4495 | module sky130_fd_sc_hd__maj3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4514:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4514 | module sky130_fd_sc_hd__maj3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4533:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4533 | module sky130_fd_sc_hd__maj3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4552:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4552 | module sky130_fd_sc_hd__mux2_1(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4571:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4571 | module sky130_fd_sc_hd__mux2_2(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4590:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4590 | module sky130_fd_sc_hd__mux2_4(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4609:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4609 | module sky130_fd_sc_hd__mux2_8(X, A0, A1, S, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4628:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4628 | module sky130_fd_sc_hd__mux2i_1(Y, A0, A1, S, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4647:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4647 | module sky130_fd_sc_hd__mux2i_2(Y, A0, A1, S, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4666:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4666 | module sky130_fd_sc_hd__mux2i_4(Y, A0, A1, S, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4685:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4685 | module sky130_fd_sc_hd__mux4_1(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4710:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4710 | module sky130_fd_sc_hd__mux4_2(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4735:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4735 | module sky130_fd_sc_hd__mux4_4(X, A0, A1, A2, A3, S0, S1, VPWR, VGND, VPB, VNB);              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4760:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4760 | module sky130_fd_sc_hd__nand2_1(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4777:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4777 | module sky130_fd_sc_hd__nand2_2(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4794:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4794 | module sky130_fd_sc_hd__nand2_4(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4811:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4811 | module sky130_fd_sc_hd__nand2_8(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4828:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4828 | module sky130_fd_sc_hd__nand2b_1(Y, A_N, B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4845:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4845 | module sky130_fd_sc_hd__nand2b_2(Y, A_N, B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4862:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4862 | module sky130_fd_sc_hd__nand2b_4(Y, A_N, B, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4879:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4879 | module sky130_fd_sc_hd__nand3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4898:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4898 | module sky130_fd_sc_hd__nand3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4917:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4917 | module sky130_fd_sc_hd__nand3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4936:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4936 | module sky130_fd_sc_hd__nand3b_1(Y, A_N, B, C, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4955:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4955 | module sky130_fd_sc_hd__nand3b_2(Y, A_N, B, C, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4974:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4974 | module sky130_fd_sc_hd__nand3b_4(Y, A_N, B, C, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:4993:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
4993 | module sky130_fd_sc_hd__nand4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5014:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5014 | module sky130_fd_sc_hd__nand4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5035:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5035 | module sky130_fd_sc_hd__nand4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5056:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5056 | module sky130_fd_sc_hd__nand4b_1(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5077:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5077 | module sky130_fd_sc_hd__nand4b_2(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5098:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5098 | module sky130_fd_sc_hd__nand4b_4(Y, A_N, B, C, D, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5119:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5119 | module sky130_fd_sc_hd__nand4bb_1(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5140:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5140 | module sky130_fd_sc_hd__nand4bb_2(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5161:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5161 | module sky130_fd_sc_hd__nand4bb_4(Y, A_N, B_N, C, D, VPWR, VGND, VPB, VNB);                   
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5182:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5182 | module sky130_fd_sc_hd__nor2_1(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5199:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5199 | module sky130_fd_sc_hd__nor2_2(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5216:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5216 | module sky130_fd_sc_hd__nor2_4(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5233:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5233 | module sky130_fd_sc_hd__nor2_8(Y, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5250:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5250 | module sky130_fd_sc_hd__nor2b_1(Y, A, B_N, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5267:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5267 | module sky130_fd_sc_hd__nor2b_2(Y, A, B_N, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5284:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5284 | module sky130_fd_sc_hd__nor2b_4(Y, A, B_N, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5301:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5301 | module sky130_fd_sc_hd__nor3_1(Y, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5320:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5320 | module sky130_fd_sc_hd__nor3_2(Y, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5339:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5339 | module sky130_fd_sc_hd__nor3_4(Y, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5358:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5358 | module sky130_fd_sc_hd__nor3b_1(Y, A, B, C_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5377:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5377 | module sky130_fd_sc_hd__nor3b_2(Y, A, B, C_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5396:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5396 | module sky130_fd_sc_hd__nor3b_4(Y, A, B, C_N, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5415:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5415 | module sky130_fd_sc_hd__nor4_1(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5436:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5436 | module sky130_fd_sc_hd__nor4_2(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5457:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5457 | module sky130_fd_sc_hd__nor4_4(Y, A, B, C, D, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5478:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5478 | module sky130_fd_sc_hd__nor4b_1(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5499:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5499 | module sky130_fd_sc_hd__nor4b_2(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5520:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5520 | module sky130_fd_sc_hd__nor4b_4(Y, A, B, C, D_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5541:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5541 | module sky130_fd_sc_hd__nor4bb_1(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5562:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5562 | module sky130_fd_sc_hd__nor4bb_2(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5583:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5583 | module sky130_fd_sc_hd__nor4bb_4(Y, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5604:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5604 | module sky130_fd_sc_hd__o2111a_1(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5627:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5627 | module sky130_fd_sc_hd__o2111a_2(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5650:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5650 | module sky130_fd_sc_hd__o2111a_4(X, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5673:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5673 | module sky130_fd_sc_hd__o2111ai_1(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5696:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5696 | module sky130_fd_sc_hd__o2111ai_2(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5719:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5719 | module sky130_fd_sc_hd__o2111ai_4(Y, A1, A2, B1, C1, D1, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5742:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5742 | module sky130_fd_sc_hd__o211a_1(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5763:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5763 | module sky130_fd_sc_hd__o211a_2(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5784:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5784 | module sky130_fd_sc_hd__o211a_4(X, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5805:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5805 | module sky130_fd_sc_hd__o211ai_1(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5826:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5826 | module sky130_fd_sc_hd__o211ai_2(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5847:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5847 | module sky130_fd_sc_hd__o211ai_4(Y, A1, A2, B1, C1, VPWR, VGND, VPB, VNB);                    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5868:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5868 | module sky130_fd_sc_hd__o21a_1(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5887:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5887 | module sky130_fd_sc_hd__o21a_2(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5906:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5906 | module sky130_fd_sc_hd__o21a_4(X, A1, A2, B1, VPWR, VGND, VPB, VNB);                          
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5925:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5925 | module sky130_fd_sc_hd__o21ai_0(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5944:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5944 | module sky130_fd_sc_hd__o21ai_1(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5963:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5963 | module sky130_fd_sc_hd__o21ai_2(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:5982:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
5982 | module sky130_fd_sc_hd__o21ai_4(Y, A1, A2, B1, VPWR, VGND, VPB, VNB);                         
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6001:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6001 | module sky130_fd_sc_hd__o21ba_1(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6020:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6020 | module sky130_fd_sc_hd__o21ba_2(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6039:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6039 | module sky130_fd_sc_hd__o21ba_4(X, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                       
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6058:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6058 | module sky130_fd_sc_hd__o21bai_1(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6077:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6077 | module sky130_fd_sc_hd__o21bai_2(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6096:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6096 | module sky130_fd_sc_hd__o21bai_4(Y, A1, A2, B1_N, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6115:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6115 | module sky130_fd_sc_hd__o221a_1(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6138:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6138 | module sky130_fd_sc_hd__o221a_2(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6161:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6161 | module sky130_fd_sc_hd__o221a_4(X, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6184:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6184 | module sky130_fd_sc_hd__o221ai_1(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6207:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6207 | module sky130_fd_sc_hd__o221ai_2(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6230:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6230 | module sky130_fd_sc_hd__o221ai_4(Y, A1, A2, B1, B2, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6253:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6253 | module sky130_fd_sc_hd__o22a_1(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6274:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6274 | module sky130_fd_sc_hd__o22a_2(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6295:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6295 | module sky130_fd_sc_hd__o22a_4(X, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6316:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6316 | module sky130_fd_sc_hd__o22ai_1(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6337:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6337 | module sky130_fd_sc_hd__o22ai_2(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6358:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6358 | module sky130_fd_sc_hd__o22ai_4(Y, A1, A2, B1, B2, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6379:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6379 | module sky130_fd_sc_hd__o2bb2a_1(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6400:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6400 | module sky130_fd_sc_hd__o2bb2a_2(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6421:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6421 | module sky130_fd_sc_hd__o2bb2a_4(X, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6442:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6442 | module sky130_fd_sc_hd__o2bb2ai_1(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6463:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6463 | module sky130_fd_sc_hd__o2bb2ai_2(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6484:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6484 | module sky130_fd_sc_hd__o2bb2ai_4(Y, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, VNB);               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6505 | module sky130_fd_sc_hd__o311a_1(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6528:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6528 | module sky130_fd_sc_hd__o311a_2(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6551:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6551 | module sky130_fd_sc_hd__o311a_4(X, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6574 | module sky130_fd_sc_hd__o311ai_0(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6597:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6597 | module sky130_fd_sc_hd__o311ai_1(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6620:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6620 | module sky130_fd_sc_hd__o311ai_2(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6643:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6643 | module sky130_fd_sc_hd__o311ai_4(Y, A1, A2, A3, B1, C1, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6666:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6666 | module sky130_fd_sc_hd__o31a_1(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6687:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6687 | module sky130_fd_sc_hd__o31a_2(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6708:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6708 | module sky130_fd_sc_hd__o31a_4(X, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                      
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6729:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6729 | module sky130_fd_sc_hd__o31ai_1(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6750:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6750 | module sky130_fd_sc_hd__o31ai_2(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6771:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6771 | module sky130_fd_sc_hd__o31ai_4(Y, A1, A2, A3, B1, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6792:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6792 | module sky130_fd_sc_hd__o32a_1(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6815:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6815 | module sky130_fd_sc_hd__o32a_2(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6838:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6838 | module sky130_fd_sc_hd__o32a_4(X, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6861:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6861 | module sky130_fd_sc_hd__o32ai_1(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6884:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6884 | module sky130_fd_sc_hd__o32ai_2(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6907:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6907 | module sky130_fd_sc_hd__o32ai_4(Y, A1, A2, A3, B1, B2, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6930:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6930 | module sky130_fd_sc_hd__o41a_1(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6953:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6953 | module sky130_fd_sc_hd__o41a_2(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6976:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6976 | module sky130_fd_sc_hd__o41a_4(X, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:6999:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
6999 | module sky130_fd_sc_hd__o41ai_1(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7022:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7022 | module sky130_fd_sc_hd__o41ai_2(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7045:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7045 | module sky130_fd_sc_hd__o41ai_4(Y, A1, A2, A3, A4, B1, VPWR, VGND, VPB, VNB);                 
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7068:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7068 | module sky130_fd_sc_hd__or2_0(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7085:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7085 | module sky130_fd_sc_hd__or2_1(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7102:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7102 | module sky130_fd_sc_hd__or2_2(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7119:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7119 | module sky130_fd_sc_hd__or2_4(X, A, B, VPWR, VGND, VPB, VNB);                                 
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7136:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7136 | module sky130_fd_sc_hd__or2b_1(X, A, B_N, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7153:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7153 | module sky130_fd_sc_hd__or2b_2(X, A, B_N, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7170:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7170 | module sky130_fd_sc_hd__or2b_4(X, A, B_N, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7187:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7187 | module sky130_fd_sc_hd__or3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7206:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7206 | module sky130_fd_sc_hd__or3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7225:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7225 | module sky130_fd_sc_hd__or3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                              
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7244:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7244 | module sky130_fd_sc_hd__or3b_1(X, A, B, C_N, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7263:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7263 | module sky130_fd_sc_hd__or3b_2(X, A, B, C_N, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7282:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7282 | module sky130_fd_sc_hd__or3b_4(X, A, B, C_N, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7301:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7301 | module sky130_fd_sc_hd__or4_1(X, A, B, C, D, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7322:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7322 | module sky130_fd_sc_hd__or4_2(X, A, B, C, D, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7343:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7343 | module sky130_fd_sc_hd__or4_4(X, A, B, C, D, VPWR, VGND, VPB, VNB);                           
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7364:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7364 | module sky130_fd_sc_hd__or4b_1(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7385:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7385 | module sky130_fd_sc_hd__or4b_2(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7406:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7406 | module sky130_fd_sc_hd__or4b_4(X, A, B, C, D_N, VPWR, VGND, VPB, VNB);                        
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7427:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7427 | module sky130_fd_sc_hd__or4bb_1(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7448:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7448 | module sky130_fd_sc_hd__or4bb_2(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7469:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7469 | module sky130_fd_sc_hd__or4bb_4(X, A, B, C_N, D_N, VPWR, VGND, VPB, VNB);                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7490:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7490 | module sky130_fd_sc_hd__probe_p_8(X, A, VGND, VNB, VPB, VPWR);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7505:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7505 | module sky130_fd_sc_hd__probec_p_8(X, A, VGND, VNB, VPB, VPWR);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7520:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7520 | module sky130_fd_sc_hd__sdfbbn_1(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, 
VNB);                                                                                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7547:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7547 | module sky130_fd_sc_hd__sdfbbn_2(Q, Q_N, D, SCD, SCE, CLK_N, SET_B, RESET_B, VPWR, VGND, VPB, 
VNB);                                                                                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7574:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7574 | module sky130_fd_sc_hd__sdfbbp_1(Q, Q_N, D, SCD, SCE, CLK, SET_B, RESET_B, VPWR, VGND, VPB,   
VNB);                                                                                                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7601:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7601 | module sky130_fd_sc_hd__sdfrbp_1(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7626:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7626 | module sky130_fd_sc_hd__sdfrbp_2(Q, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);    
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7651:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7651 | module sky130_fd_sc_hd__sdfrtn_1(Q, CLK_N, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);       
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7674:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7674 | module sky130_fd_sc_hd__sdfrtp_1(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7697:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7697 | module sky130_fd_sc_hd__sdfrtp_2(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7720:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7720 | module sky130_fd_sc_hd__sdfrtp_4(Q, CLK, D, SCD, SCE, RESET_B, VPWR, VGND, VPB, VNB);         
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7743:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7743 | module sky130_fd_sc_hd__sdfsbp_1(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7768:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7768 | module sky130_fd_sc_hd__sdfsbp_2(Q, Q_N, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7793:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7793 | module sky130_fd_sc_hd__sdfstp_1(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7816:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7816 | module sky130_fd_sc_hd__sdfstp_2(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7839:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7839 | module sky130_fd_sc_hd__sdfstp_4(Q, CLK, D, SCD, SCE, SET_B, VPWR, VGND, VPB, VNB);           
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7862:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7862 | module sky130_fd_sc_hd__sdfxbp_1(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7885:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7885 | module sky130_fd_sc_hd__sdfxbp_2(Q, Q_N, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7908:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7908 | module sky130_fd_sc_hd__sdfxtp_1(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7929:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7929 | module sky130_fd_sc_hd__sdfxtp_2(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7950:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7950 | module sky130_fd_sc_hd__sdfxtp_4(Q, CLK, D, SCD, SCE, VPWR, VGND, VPB, VNB);                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7971:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7971 | module sky130_fd_sc_hd__sdlclkp_1(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:7990:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
7990 | module sky130_fd_sc_hd__sdlclkp_2(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8009:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8009 | module sky130_fd_sc_hd__sdlclkp_4(GCLK, SCE, GATE, CLK, VPWR, VGND, VPB, VNB);                
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8028:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8028 | module sky130_fd_sc_hd__sedfxbp_1(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8053:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8053 | module sky130_fd_sc_hd__sedfxbp_2(Q, Q_N, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);        
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8078:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8078 | module sky130_fd_sc_hd__sedfxtp_1(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8101:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8101 | module sky130_fd_sc_hd__sedfxtp_2(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8124:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8124 | module sky130_fd_sc_hd__sedfxtp_4(Q, CLK, D, DE, SCD, SCE, VPWR, VGND, VPB, VNB);             
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8147:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8147 | module sky130_fd_sc_hd__tap_1(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8158:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8158 | module sky130_fd_sc_hd__tap_2(VPWR, VGND, VPB, VNB);                                          
|        ^~~~~~~~~~~~~~~~~~~~~~                                                                      
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8169:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8169 | module sky130_fd_sc_hd__tapvgnd2_1(VPWR, VGND, VPB, VNB);                                     
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8180:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8180 | module sky130_fd_sc_hd__tapvgnd_1(VPWR, VGND, VPB, VNB);                                      
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8191:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8191 | module sky130_fd_sc_hd__tapvpwrvgnd_1(VPWR, VGND, VPB, VNB);                                  
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                              
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8202:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8202 | module sky130_fd_sc_hd__xnor2_1(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8219:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8219 | module sky130_fd_sc_hd__xnor2_2(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8236:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8236 | module sky130_fd_sc_hd__xnor2_4(Y, A, B, VPWR, VGND, VPB, VNB);                               
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8253:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8253 | module sky130_fd_sc_hd__xnor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8272:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8272 | module sky130_fd_sc_hd__xnor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8291:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8291 | module sky130_fd_sc_hd__xnor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~                                                                    
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8310:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8310 | module sky130_fd_sc_hd__xor2_1(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8327:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8327 | module sky130_fd_sc_hd__xor2_2(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8344:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8344 | module sky130_fd_sc_hd__xor2_4(X, A, B, VPWR, VGND, VPB, VNB);                                
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8361:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8361 | module sky130_fd_sc_hd__xor3_1(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8380:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8380 | module sky130_fd_sc_hd__xor3_2(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-TIMESCALEMOD:                                                                               
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v:8399:8: Timescale missing on this module as other modules have it (IEEE 1800-2017   
3.14.2.3)                                                                                            
8399 | module sky130_fd_sc_hd__xor3_4(X, A, B, C, VPWR, VGND, VPB, VNB);                             
|        ^~~~~~~~~~~~~~~~~~~~~~~                                                                     
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v:3:8: ... Location of  
module with timescale                                                                                
3 | module SARSANPASOS_VENTAJA_RUIDO_e8 (                                                            
|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~                                                                
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:14:21:      
Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp0' generates 1 bits.   
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh.mul_hh'                                       
14 | wire [1:0] columna3 = pp0;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:15:21:      
Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp2' generates 1 bits.   
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh.mul_hh'                                       
15 | wire [1:0] columna2 = pp2;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:16:21:      
Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp1' generates 1 bits.   
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh.mul_hh'                                       
16 | wire [1:0] columna1 = pp1;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19:28:      
Operator SHIFTL expects 4 bits on the LHS, but LHS's VARREF 'columna3' generates 2 bits.             
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh.mul_hh'                                       
19 | wire [3:0] rawP= (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                           
|                            ^~                                                                      
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19:46:      
Operator SHIFTL expects 4 bits on the LHS, but LHS's VARREF 'columna2' generates 2 bits.             
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh.mul_hh'                                       
19 | wire [3:0] rawP= (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                           
|                                              ^~                                                    
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19:64:      
Operator SHIFTL expects 4 bits on the LHS, but LHS's VARREF 'columna1' generates 2 bits.             
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh.mul_hh'                                       
19 | wire [3:0] rawP= (columna3 << 2) + (columna2 << 1) + (columna1 << 0);                           
|                                                                ^~                                  
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v:11:21: Operator ADD expects 8 bits on the LHS, but LHS's VARREF 'p_ll' generates 4    
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                     ^                                                                              
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v:11:29: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_lh' generates 4 
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                             ^~                                                                     
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v:11:43: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hl' generates 4 
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                           ^~                                                       
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v:11:57: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hh' generates 4 
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_hh'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                                         ^~                                         
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:14:21: Operator
ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp0' generates 1 bits.            
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll.mul_ll'                                       
14 | wire [1:0] columna3 = pp0;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:15:21: Operator
ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp1' generates 1 bits.            
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll.mul_ll'                                       
15 | wire [1:0] columna2 = pp1;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:16:21: Operator
ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'pp2' generates 1 bits.            
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll.mul_ll'                                       
16 | wire [1:0] columna1 = pp2;                                                                      
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19:27: Operator
SHIFTL expects 4 bits on the LHS, but LHS's VARREF 'columna3' generates 2 bits.                      
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll.mul_ll'                                       
19 | wire [3:0] rawP=(columna3 << 2) + (columna2 << 1) + (columna1 << 0);                            
|                           ^~                                                                       
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19:45: Operator
SHIFTL expects 4 bits on the LHS, but LHS's VARREF 'columna2' generates 2 bits.                      
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll.mul_ll'                                       
19 | wire [3:0] rawP=(columna3 << 2) + (columna2 << 1) + (columna1 << 0);                            
|                                             ^~                                                     
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19:63: Operator
SHIFTL expects 4 bits on the LHS, but LHS's VARREF 'columna1' generates 2 bits.                      
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll.mul_ll'                                       
19 | wire [3:0] rawP=(columna3 << 2) + (columna2 << 1) + (columna1 << 0);                            
|                                                               ^~                                   
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v:11:21: Operator ADD expects 8 bits on the LHS, but LHS's VARREF 'p_ll' generates 4     
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                     ^                                                                              
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v:11:29: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_lh' generates 4  
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                             ^~                                                                     
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v:11:43: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hl' generates 4  
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                           ^~                                                       
%Warning-WIDTHEXPAND:                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v:11:57: Operator SHIFTL expects 8 bits on the LHS, but LHS's VARREF 'p_hh' generates 4  
bits.                                                                                                
: ... note: In instance 'mult8_2bits_1op_e17161.mul_ll'                                              
11 |   assign P = (p_ll) + (p_lh << 2) + (p_hl << 2) + (p_hh << 4);                                  
|                                                         ^~                                         
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11:21:
Operator ADD expects 16 bits on the LHS, but LHS's VARREF 'p_ll' generates 8 bits.                   
: ... note: In instance 'mult8_2bits_1op_e17161'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                     ^                                                                              
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11:29:
Operator SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_lh' generates 8 bits.                
: ... note: In instance 'mult8_2bits_1op_e17161'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                             ^~                                                                     
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11:43:
Operator SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_hl' generates 8 bits.                
: ... note: In instance 'mult8_2bits_1op_e17161'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                                           ^~                                                       
%Warning-WIDTHEXPAND: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11:57:
Operator SHIFTL expects 16 bits on the LHS, but LHS's VARREF 'p_hh' generates 8 bits.                
: ... note: In instance 'mult8_2bits_1op_e17161'                                                     
11 |   assign P = (p_ll) + (p_lh << 4) + (p_hl << 4) + (p_hh << 8);                                  
|                                                         ^~                                         
──────────────────────────────────── Lint Timing Errors Checker ─────────────────────────────────────
[19:13:53] VERBOSE  Running 'Checker.LintTimingConstructs' at                            step.py:1122
                    'runs/mult8_2bits_1op_e17161/02-checker-linttimingconstructs'…                   
[19:13:53] INFO     Check for Lint Timing Errors clear.                                checker.py:404
──────────────────────────────────────── Lint Errors Checker ────────────────────────────────────────
[19:13:53] VERBOSE  Running 'Checker.LintErrors' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17161/03-checker-linterrors'…                             
[19:13:53] INFO     Check for Lint errors clear.                                       checker.py:132
─────────────────────────────────────── Lint Warnings Checker ───────────────────────────────────────
[19:13:53] VERBOSE  Running 'Checker.LintWarnings' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17161/04-checker-lintwarnings'…                           
[19:13:53] WARNING  465 Lint warnings found.                                           checker.py:123
─────────────────────────────────────── Generate JSON Header ────────────────────────────────────────
[19:13:53] VERBOSE  Running 'Yosys.JsonHeader' at                                        step.py:1122
                    'runs/mult8_2bits_1op_e17161/05-yosys-jsonheader'…                               
[19:13:54] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/05-yosys-jsonheader/yosys-jsonheader.lo             
                    g'…                                                                              
                                                                                                     
/----------------------------------------------------------------------------\                       
|  yosys -- Yosys Open SYnthesis Suite                                       |                       
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |                       
|  Distributed under an ISC-like license, type "license" to see terms        |                       
\----------------------------------------------------------------------------/                       
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)             
Loaded SDC plugin                                                                                    
                                                                                                     
1. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e03
78b7848dedc.bb.v                                                                                     
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/782774a34b62424390e0
378b7848dedc.bb.v' to AST representation.                                                            
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.                             
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.                              
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.                               
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.                       
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.                       
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.                       
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.                                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.                     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                 
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.               
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                  
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                   
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.             
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.     
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.                      
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.                             
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.                                
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.                           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.                            
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.                        
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.                               
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
2. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v' to AST              
representation.                                                                                      
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
3. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANSTEPS_VENTAJA_e7.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANSTEPS_VENTAJA_e7.v' to AST representation.    
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
4. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_VENTAJA_e5.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_VENTAJA_e5.v' to AST representation.    
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
5. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\SARSA_RUIDO_e9_1'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
6. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_VENTAJA_e4.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_VENTAJA_e4.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
7. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e8.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e8.v' to
AST representation.                                                                                  
Storing AST representation for module `$abstract\SARSA_WInd_e8'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
8. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e9.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e9.v' to
AST representation.                                                                                  
Storing AST representation for module `$abstract\SARSA_WInd_e9'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
9. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNStepsRuido_e9.v                                
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNStepsRuido_e9.v' to AST representation.       
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
10. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v 
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v' to
AST representation.                                                                                  
Storing AST representation for module `$abstract\SarsaNada_e10'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
11. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10_1.v                                    
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10_1.v' 
to AST representation.                                                                               
Storing AST representation for module `$abstract\SarsaNada_e10_1'.                                   
Successfully finished Verilog frontend.                                                              
                                                                                                     
12. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e6.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e6.v' to 
AST representation.                                                                                  
Storing AST representation for module `$abstract\SarsaNada_e6'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
13. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e8.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e8.v' to 
AST representation.                                                                                  
Storing AST representation for module `$abstract\SarsaNada_e8'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
14. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/Sarsa_Ruido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/Sarsa_Ruido_e9.v'  
to AST representation.                                                                               
Storing AST representation for module `$abstract\Sarsa_Ruido_e9'.                                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
15. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanStepsNada_e8.v                                 
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanStepsNada_e8.v' to AST representation.        
Storing AST representation for module `$abstract\SarsanStepsNada_e8'.                                
Successfully finished Verilog frontend.                                                              
                                                                                                     
16. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanstepsNada_e8_1.v                               
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanstepsNada_e8_1.v' to AST representation.      
Storing AST representation for module `$abstract\SarsanstepsNada_e8_1'.                              
Successfully finished Verilog frontend.                                                              
                                                                                                     
17. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v                     
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v' to AST            
representation.                                                                                      
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
18. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v                     
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v' to AST            
representation.                                                                                      
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
19. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9.v                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.                                                
Storing AST representation for module                                                                
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Successfully finished Verilog frontend.                                                              
                                                                                                     
20. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v                                                                                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_S
ARSA_RUIDO_e9.v' to AST representation.                                                              
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                       
Successfully finished Verilog frontend.                                                              
                                                                                                     
21. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_
e9_SARSA_RUIDO_e9.v                                                                                  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido
_e9_SARSA_RUIDO_e9.v' to AST representation.                                                         
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
22. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
23. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
24. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v                                                                                        
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v' to AST representation.                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
25. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_
e9_SARSA_RUIDO_e9.v                                                                                  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9.v' to AST representation.                                                         
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
26. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v                                                                                        
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v' to AST representation.                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
27. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
28. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
29. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16577.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16577.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16577'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
30. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16767.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16767.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16767'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
31. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16769.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16769.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16769'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
32. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16770.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16770.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16770'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
33. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16966.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16966.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16966'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
34. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e169662.v                            
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e169662.v' to AST representation.   
Storing AST representation for module `$abstract\mult8_2bits_1op_e169662'.                           
Successfully finished Verilog frontend.                                                              
                                                                                                     
35. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e17161'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
36. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17341.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17341.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e17341'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
37. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17349.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17349.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e17349'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
38. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e173492.v                            
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e173492.v' to AST representation.   
Storing AST representation for module `$abstract\mult8_2bits_1op_e173492'.                           
Successfully finished Verilog frontend.                                                              
                                                                                                     
39. Executing HIERARCHY pass (managing design hierarchy).                                            
                                                                                                     
40. Executing AST frontend in derive mode using pre-parsed AST for module `\mult8_2bits_1op_e17161'. 
Generating RTLIL representation for module `\mult8_2bits_1op_e17161'.                                
                                                                                                     
40.1. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
                                                                                                     
40.2. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
Generating RTLIL representation for module                                                           
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
                                                                                                     
40.3. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                 
Generating RTLIL representation for module                                                           
`\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                 
                                                                                                     
40.4. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
                                                                                                     
40.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SARSA_RUIDO_e9_1'.     
Generating RTLIL representation for module `\SARSA_RUIDO_e9_1'.                                      
                                                                                                     
40.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SarsaNada_e10'.        
Generating RTLIL representation for module `\SarsaNada_e10'.                                         
                                                                                                     
40.7. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9_1                                                               
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
Used module:         \SarsaNada_e10                                                                  
                                                                                                     
40.8. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9_1                                                               
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
Used module:         \SarsaNada_e10                                                                  
Removing unused module `$abstract\mult8_2bits_1op_e173492'.                                          
Removing unused module `$abstract\mult8_2bits_1op_e17349'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17341'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17161'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e169662'.                                          
Removing unused module `$abstract\mult8_2bits_1op_e16966'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16770'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16769'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16767'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16577'.                                           
Removing unused module `$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module                                                                               
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Removing unused module `$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.  
Removing unused module                                                                               
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.                  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module                                                                               
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\SarsanstepsNada_e8_1'.                                             
Removing unused module `$abstract\SarsanStepsNada_e8'.                                               
Removing unused module `$abstract\Sarsa_Ruido_e9'.                                                   
Removing unused module `$abstract\SarsaNada_e8'.                                                     
Removing unused module `$abstract\SarsaNada_e6'.                                                     
Removing unused module `$abstract\SarsaNada_e10_1'.                                                  
Removing unused module `$abstract\SarsaNada_e10'.                                                    
Removing unused module `$abstract\SarsaNStepsRuido_e9'.                                              
Removing unused module `$abstract\SARSA_WInd_e9'.                                                    
Removing unused module `$abstract\SARSA_WInd_e8'.                                                    
Removing unused module `$abstract\SARSA_VENTAJA_e4'.                                                 
Removing unused module `$abstract\SARSA_RUIDO_e9_1'.                                                 
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                                           
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.                                           
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                                     
Removed 37 unused modules.                                                                           
Renaming module mult8_2bits_1op_e17161 to mult8_2bits_1op_e17161.                                    
                                                                                                     
41. Executing PROC pass (convert processes to netlists).                                             
                                                                                                     
41.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).                         
Cleaned up 0 empty switches.                                                                         
                                                                                                     
41.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                         
Marked 1 switch rules as full_case in process                                                        
$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38 in module SarsaNada_e10. 
Marked 1 switch rules as full_case in process                                                        
$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27 in module             
SARSA_RUIDO_e9_1.                                                                                    
Removed a total of 0 dead cases.                                                                     
                                                                                                     
41.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).                         
Removed 0 redundant assignments.                                                                     
Promoted 2 assignments to connections.                                                               
                                                                                                     
41.4. Executing PROC_INIT pass (extract init attributes).                                            
                                                                                                     
41.5. Executing PROC_ARST pass (detect async resets in processes).                                   
                                                                                                     
41.6. Executing PROC_ROM pass (convert switches to ROMs).                                            
Converted 0 switches.                                                                                
<suppressed ~2 debug messages>                                                                       
                                                                                                     
41.7. Executing PROC_MUX pass (convert decision trees to multiplexers).                              
Creating decoders for process                                                                        
`\SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.        
1/1: $1\corrected[3:0]                                                                               
Creating decoders for process                                                                        
`\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.  
1/1: $1\corrected[3:0]                                                                               
                                                                                                     
41.8. Executing PROC_DLATCH pass (convert process syncs to latches).                                 
No latch inferred for signal `\SarsaNada_e10.\corrected' from process                                
`\SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.        
No latch inferred for signal `\SARSA_RUIDO_e9_1.\corrected' from process                             
`\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.  
                                                                                                     
41.9. Executing PROC_DFF pass (convert process syncs to FFs).                                        
                                                                                                     
41.10. Executing PROC_MEMWR pass (convert process memory writes to cells).                           
                                                                                                     
41.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).                        
Found and cleaned up 1 empty switch in                                                               
`\SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.        
Removing empty process                                                                               
`SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.         
Found and cleaned up 1 empty switch in                                                               
`\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.  
Removing empty process                                                                               
`SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.   
Cleaned up 2 empty switches.                                                                         
                                                                                                     
41.12. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17161.                                                            
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.                 
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.                  
<suppressed ~3 debug messages>                                                                       
Optimizing module SarsaNada_e10.                                                                     
<suppressed ~4 debug messages>                                                                       
Optimizing module SARSA_RUIDO_e9_1.                                                                  
<suppressed ~3 debug messages>                                                                       
                                                                                                     
42. Executing FLATTEN pass (flatten design).                                                         
Deleting now unused module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.        
Deleting now unused module mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.         
Deleting now unused module SarsaNada_e10.                                                            
Deleting now unused module SARSA_RUIDO_e9_1.                                                         
<suppressed ~12 debug messages>                                                                      
                                                                                                     
43. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 20 unused cells and 325 unused wires.                                                        
<suppressed ~166 debug messages>                                                                     
───────────────────────────────────────────── Synthesis ─────────────────────────────────────────────
[19:13:55] VERBOSE  Running 'Yosys.Synthesis' at                                         step.py:1122
                    'runs/mult8_2bits_1op_e17161/06-yosys-synthesis'…                                
[19:13:55] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/06-yosys-synthesis/yosys-synthesis.log'             
                    …                                                                                
                                                                                                     
/----------------------------------------------------------------------------\                       
|  yosys -- Yosys Open SYnthesis Suite                                       |                       
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |                       
|  Distributed under an ISC-like license, type "license" to see terms        |                       
\----------------------------------------------------------------------------/                       
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)             
Loaded SDC plugin                                                                                    
                                                                                                     
1. Executing Liberty frontend:                                                                       
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib                                                 
Imported 428 cell types from liberty file.                                                           
[INFO] Using SDC file                                                                                
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/06-yosys-synthesis/synth
esis.abc.sdc' for ABC…                                                                               
                                                                                                     
2. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANPASOS_VENTAJA_RUIDO_e8.v' to AST              
representation.                                                                                      
Storing AST representation for module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
3. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANSTEPS_VENTAJA_e7.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSANSTEPS_VENTAJA_e7.v' to AST representation.    
Storing AST representation for module `$abstract\SARSANSTEPS_VENTAJA_e7'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
4. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_VENTAJA_e5.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_VENTAJA_e5.v' to AST representation.    
Storing AST representation for module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
5. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\SARSA_RUIDO_e9_1'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
6. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_VENTAJA_e4.v                                   
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_VENTAJA_e4.v'
to AST representation.                                                                               
Storing AST representation for module `$abstract\SARSA_VENTAJA_e4'.                                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
7. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e8.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e8.v' to
AST representation.                                                                                  
Storing AST representation for module `$abstract\SARSA_WInd_e8'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
8. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e9.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_WInd_e9.v' to
AST representation.                                                                                  
Storing AST representation for module `$abstract\SARSA_WInd_e9'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
9. Executing Verilog-2005 frontend:                                                                  
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNStepsRuido_e9.v                                
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNStepsRuido_e9.v' to AST representation.       
Storing AST representation for module `$abstract\SarsaNStepsRuido_e9'.                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
10. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v 
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v' to
AST representation.                                                                                  
Storing AST representation for module `$abstract\SarsaNada_e10'.                                     
Successfully finished Verilog frontend.                                                              
                                                                                                     
11. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10_1.v                                    
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10_1.v' 
to AST representation.                                                                               
Storing AST representation for module `$abstract\SarsaNada_e10_1'.                                   
Successfully finished Verilog frontend.                                                              
                                                                                                     
12. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e6.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e6.v' to 
AST representation.                                                                                  
Storing AST representation for module `$abstract\SarsaNada_e6'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
13. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e8.v  
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e8.v' to 
AST representation.                                                                                  
Storing AST representation for module `$abstract\SarsaNada_e8'.                                      
Successfully finished Verilog frontend.                                                              
                                                                                                     
14. Executing Verilog-2005 frontend: /home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/Sarsa_Ruido_e9.v
Parsing SystemVerilog input from `/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/Sarsa_Ruido_e9.v'  
to AST representation.                                                                               
Storing AST representation for module `$abstract\Sarsa_Ruido_e9'.                                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
15. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanStepsNada_e8.v                                 
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanStepsNada_e8.v' to AST representation.        
Storing AST representation for module `$abstract\SarsanStepsNada_e8'.                                
Successfully finished Verilog frontend.                                                              
                                                                                                     
16. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanstepsNada_e8_1.v                               
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsanstepsNada_e8_1.v' to AST representation.      
Storing AST representation for module `$abstract\SarsanstepsNada_e8_1'.                              
Successfully finished Verilog frontend.                                                              
                                                                                                     
17. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v                     
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e7_SARSA_nSteps_INDEPENDIENTES.v' to AST            
representation.                                                                                      
Storing AST representation for module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
18. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v                     
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/e9_SARSA_nSteps_INDEPENDIENTES.v' to AST            
representation.                                                                                      
Storing AST representation for module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                    
Successfully finished Verilog frontend.                                                              
                                                                                                     
19. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9.v                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9_SARSA_RUIDO_e9.v' to AST representation.                                                
Storing AST representation for module                                                                
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Successfully finished Verilog frontend.                                                              
                                                                                                     
20. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v                                                                                       
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_S
ARSA_RUIDO_e9.v' to AST representation.                                                              
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                       
Successfully finished Verilog frontend.                                                              
                                                                                                     
21. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_
e9_SARSA_RUIDO_e9.v                                                                                  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido
_e9_SARSA_RUIDO_e9.v' to AST representation.                                                         
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
22. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
23. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
24. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v                                                                                        
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v' to AST representation.                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
25. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_
e9_SARSA_RUIDO_e9.v                                                                                  
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9.v' to AST representation.                                                         
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Successfully finished Verilog frontend.                                                              
                                                                                                     
26. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v                                                                                        
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SA
RSA_RUIDO_e9.v' to AST representation.                                                               
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                        
Successfully finished Verilog frontend.                                                              
                                                                                                     
27. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
28. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARS
A_RUIDO_e9.v                                                                                         
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SAR
SA_RUIDO_e9.v' to AST representation.                                                                
Storing AST representation for module                                                                
`$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                         
Successfully finished Verilog frontend.                                                              
                                                                                                     
29. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16577.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16577.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16577'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
30. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16767.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16767.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16767'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
31. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16769.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16769.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16769'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
32. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16770.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16770.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16770'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
33. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16966.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e16966.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e16966'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
34. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e169662.v                            
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e169662.v' to AST representation.   
Storing AST representation for module `$abstract\mult8_2bits_1op_e169662'.                           
Successfully finished Verilog frontend.                                                              
                                                                                                     
35. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e17161'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
36. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17341.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17341.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e17341'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
37. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17349.v                             
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17349.v' to AST representation.    
Storing AST representation for module `$abstract\mult8_2bits_1op_e17349'.                            
Successfully finished Verilog frontend.                                                              
                                                                                                     
38. Executing Verilog-2005 frontend:                                                                 
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e173492.v                            
Parsing SystemVerilog input from                                                                     
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e173492.v' to AST representation.   
Storing AST representation for module `$abstract\mult8_2bits_1op_e173492'.                           
Successfully finished Verilog frontend.                                                              
                                                                                                     
39. Executing HIERARCHY pass (managing design hierarchy).                                            
                                                                                                     
40. Executing AST frontend in derive mode using pre-parsed AST for module `\mult8_2bits_1op_e17161'. 
Generating RTLIL representation for module `\mult8_2bits_1op_e17161'.                                
                                                                                                     
40.1. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
                                                                                                     
40.2. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
Generating RTLIL representation for module                                                           
`\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                
                                                                                                     
40.3. Executing AST frontend in derive mode using pre-parsed AST for module                          
`\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                 
Generating RTLIL representation for module                                                           
`\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                                 
                                                                                                     
40.4. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
                                                                                                     
40.5. Executing AST frontend in derive mode using pre-parsed AST for module `\SARSA_RUIDO_e9_1'.     
Generating RTLIL representation for module `\SARSA_RUIDO_e9_1'.                                      
                                                                                                     
40.6. Executing AST frontend in derive mode using pre-parsed AST for module `\SarsaNada_e10'.        
Generating RTLIL representation for module `\SarsaNada_e10'.                                         
                                                                                                     
40.7. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9_1                                                               
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
Used module:         \SarsaNada_e10                                                                  
                                                                                                     
40.8. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9_1                                                               
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
Used module:         \SarsaNada_e10                                                                  
Removing unused module `$abstract\mult8_2bits_1op_e173492'.                                          
Removing unused module `$abstract\mult8_2bits_1op_e17349'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17341'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e17161'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e169662'.                                          
Removing unused module `$abstract\mult8_2bits_1op_e16966'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16770'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16769'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16767'.                                           
Removing unused module `$abstract\mult8_2bits_1op_e16577'.                                           
Removing unused module `$abstract\mult4_SarsaNada_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module                                                                               
`$abstract\mult4_SarsaNStepsRuido_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.                  
Removing unused module `$abstract\mult4_SARSA_WInd_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'. 
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNada_e6_SARSA_RUIDO_e9'.  
Removing unused module                                                                               
`$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SarsaNStepsRuido_e9_SARSA_RUIDO_e9'.                  
Removing unused module `$abstract\mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.
Removing unused module                                                                               
`$abstract\mult4_SARSANPASOS_VENTAJA_RUIDO_e8_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9'.         
Removing unused module `$abstract\e9_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\e7_SARSA_nSteps_INDEPENDIENTES'.                                   
Removing unused module `$abstract\SarsanstepsNada_e8_1'.                                             
Removing unused module `$abstract\SarsanStepsNada_e8'.                                               
Removing unused module `$abstract\Sarsa_Ruido_e9'.                                                   
Removing unused module `$abstract\SarsaNada_e8'.                                                     
Removing unused module `$abstract\SarsaNada_e6'.                                                     
Removing unused module `$abstract\SarsaNada_e10_1'.                                                  
Removing unused module `$abstract\SarsaNada_e10'.                                                    
Removing unused module `$abstract\SarsaNStepsRuido_e9'.                                              
Removing unused module `$abstract\SARSA_WInd_e9'.                                                    
Removing unused module `$abstract\SARSA_WInd_e8'.                                                    
Removing unused module `$abstract\SARSA_VENTAJA_e4'.                                                 
Removing unused module `$abstract\SARSA_RUIDO_e9_1'.                                                 
Removing unused module `$abstract\SARSA_RUIDO_VENTAJA_e5'.                                           
Removing unused module `$abstract\SARSANSTEPS_VENTAJA_e7'.                                           
Removing unused module `$abstract\SARSANPASOS_VENTAJA_RUIDO_e8'.                                     
Removed 37 unused modules.                                                                           
Renaming module mult8_2bits_1op_e17161 to mult8_2bits_1op_e17161.                                    
                                                                                                     
41. Generating Graphviz representation of design.                                                    
Writing dot description to                                                                           
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/06-yosys-synthesis/hiera
rchy.dot'.                                                                                           
Dumping module mult8_2bits_1op_e17161 to page 1.                                                     
                                                                                                     
42. Executing TRIBUF pass.                                                                           
                                                                                                     
43. Executing HIERARCHY pass (managing design hierarchy).                                            
                                                                                                     
43.1. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9_1                                                               
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
Used module:         \SarsaNada_e10                                                                  
                                                                                                     
43.2. Analyzing design hierarchy..                                                                   
Top module:  \mult8_2bits_1op_e17161                                                                 
Used module:     \mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                  
Used module:         \SARSA_RUIDO_e9_1                                                               
Used module:     \mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9                   
Used module:         \SarsaNada_e10                                                                  
Removed 0 unused modules.                                                                            
                                                                                                     
44. Executing PROC_CLEAN pass (remove empty switches from decision trees).                           
Cleaned up 0 empty switches.                                                                         
                                                                                                     
45. Executing PROC_RMDEAD pass (remove dead branches from decision trees).                           
Marked 1 switch rules as full_case in process                                                        
$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38 in module SarsaNada_e10. 
Marked 1 switch rules as full_case in process                                                        
$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27 in module             
SARSA_RUIDO_e9_1.                                                                                    
Removed a total of 0 dead cases.                                                                     
                                                                                                     
46. Executing PROC_PRUNE pass (remove redundant assignments in processes).                           
Removed 0 redundant assignments.                                                                     
Promoted 2 assignments to connections.                                                               
                                                                                                     
47. Executing PROC_INIT pass (extract init attributes).                                              
                                                                                                     
48. Executing PROC_ARST pass (detect async resets in processes).                                     
                                                                                                     
49. Executing PROC_ROM pass (convert switches to ROMs).                                              
Converted 0 switches.                                                                                
<suppressed ~2 debug messages>                                                                       
                                                                                                     
50. Executing PROC_MUX pass (convert decision trees to multiplexers).                                
Creating decoders for process                                                                        
`\SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.        
1/1: $1\corrected[3:0]                                                                               
Creating decoders for process                                                                        
`\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.  
1/1: $1\corrected[3:0]                                                                               
                                                                                                     
51. Executing PROC_DLATCH pass (convert process syncs to latches).                                   
No latch inferred for signal `\SarsaNada_e10.\corrected' from process                                
`\SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.        
No latch inferred for signal `\SARSA_RUIDO_e9_1.\corrected' from process                             
`\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.  
                                                                                                     
52. Executing PROC_DFF pass (convert process syncs to FFs).                                          
                                                                                                     
53. Executing PROC_MEMWR pass (convert process memory writes to cells).                              
                                                                                                     
54. Executing PROC_CLEAN pass (remove empty switches from decision trees).                           
Found and cleaned up 1 empty switch in                                                               
`\SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.        
Removing empty process                                                                               
`SarsaNada_e10.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:20$38'.         
Found and cleaned up 1 empty switch in                                                               
`\SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.  
Removing empty process                                                                               
`SARSA_RUIDO_e9_1.$proc$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:21$27'.   
Cleaned up 2 empty switches.                                                                         
                                                                                                     
55. Executing CHECK pass (checking for obvious problems).                                            
Checking module mult8_2bits_1op_e17161...                                                            
Checking module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9...                 
Checking module mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9...                  
Checking module SarsaNada_e10...                                                                     
Checking module SARSA_RUIDO_e9_1...                                                                  
Found and reported 0 problems.                                                                       
                                                                                                     
56. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.                 
<suppressed ~3 debug messages>                                                                       
Optimizing module mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.                  
<suppressed ~3 debug messages>                                                                       
Optimizing module SarsaNada_e10.                                                                     
<suppressed ~4 debug messages>                                                                       
Optimizing module SARSA_RUIDO_e9_1.                                                                  
<suppressed ~3 debug messages>                                                                       
                                                                                                     
57. Executing FLATTEN pass (flatten design).                                                         
Deleting now unused module mult4_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.        
Deleting now unused module mult4_SarsaNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.         
Deleting now unused module SarsaNada_e10.                                                            
Deleting now unused module SARSA_RUIDO_e9_1.                                                         
<suppressed ~12 debug messages>                                                                      
                                                                                                     
58. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
59. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 0 unused cells and 181 unused wires.                                                         
<suppressed ~2 debug messages>                                                                       
                                                                                                     
60. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
61. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17161..                                        
Creating internal representation of mux trees.                                                       
Evaluating internal representation of mux trees.                                                     
Analyzing evaluation results.                                                                        
Removed 0 multiplexer ports.                                                                         
<suppressed ~16 debug messages>                                                                      
                                                                                                     
63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17161.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
64. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
65. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
66. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
67. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
68. Executing FSM pass (extract and optimize FSM).                                                   
                                                                                                     
68.1. Executing FSM_DETECT pass (finding FSMs in design).                                            
                                                                                                     
68.2. Executing FSM_EXTRACT pass (extracting FSM from design).                                       
                                                                                                     
68.3. Executing FSM_OPT pass (simple optimizations of FSMs).                                         
                                                                                                     
68.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                      
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
68.5. Executing FSM_OPT pass (simple optimizations of FSMs).                                         
                                                                                                     
68.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).                                   
                                                                                                     
68.7. Executing FSM_INFO pass (dumping all available information on FSM cells).                      
                                                                                                     
68.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                                          
                                                                                                     
69. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
70. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17161..                                        
Creating internal representation of mux trees.                                                       
Evaluating internal representation of mux trees.                                                     
Analyzing evaluation results.                                                                        
Removed 0 multiplexer ports.                                                                         
<suppressed ~16 debug messages>                                                                      
                                                                                                     
72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17161.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
73. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
74. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
75. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
76. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
77. Executing WREDUCE pass (reducing word size of cells).                                            
Removed top 4 bits (of 16) from port B of cell                                                       
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$2 ($add).                                                                                         
Removed top 3 bits (of 16) from port Y of cell                                                       
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$2 ($add).                                                                                         
Removed top 3 bits (of 16) from port A of cell                                                       
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$4 ($add).                                                                                         
Removed top 4 bits (of 16) from port B of cell                                                       
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$4 ($add).                                                                                         
Removed top 2 bits (of 16) from port Y of cell                                                       
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$4 ($add).                                                                                         
Removed top 2 bits (of 16) from port A of cell                                                       
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$6 ($add).                                                                                         
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 31 bits (of 32) from port A of cell                                                      
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_ll.$not$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
arsaNada_e10.v:11$31 ($not).                                                                         
Removed top 31 bits (of 32) from port Y of cell                                                      
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_ll.$not$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
arsaNada_e10.v:11$31 ($not).                                                                         
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
arsaNada_e10.v:19$37 ($add).                                                                         
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
arsaNada_e10.v:19$35 ($add).                                                                         
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
arsaNada_e10.v:19$35 ($add).                                                                         
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_Sar
saNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$16 ($add).                              
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_Sar
saNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$14 ($add).                              
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_Sar
saNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$14 ($add).                              
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                             
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                              
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                              
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                             
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                              
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                              
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 1 bits (of 4) from port A of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 2 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$24 ($add).                                                                      
Removed top 3 bits (of 4) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/S
ARSA_RUIDO_e9_1.v:19$26 ($add).                                                                      
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                             
Removed top 2 bits (of 8) from port B of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                              
Removed top 1 bits (of 8) from port Y of cell                                                        
mult8_2bits_1op_e17161.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                              
Removed top 3 bits (of 16) from wire                                                                 
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$2_Y.                                                                                              
Removed top 2 bits (of 16) from wire                                                                 
mult8_2bits_1op_e17161.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:
11$4_Y.                                                                                              
Removed top 1 bits (of 8) from wire                                                                  
mult8_2bits_1op_e17161.$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8_Y.                                   
Removed top 1 bits (of 8) from wire                                                                  
mult8_2bits_1op_e17161.$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8_Y.                                   
Removed top 1 bits (of 8) from wire                                                                  
mult8_2bits_1op_e17161.$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SAR
SA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8_Y.                                   
Removed top 1 bits (of 8) from wire                                                                  
mult8_2bits_1op_e17161.$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_Sar
saNada_e10_SARSA_RUIDO_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$14_Y.                                   
                                                                                                     
78. Executing PEEPOPT pass (run peephole optimizers).                                                
                                                                                                     
79. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 0 unused cells and 7 unused wires.                                                           
<suppressed ~1 debug messages>                                                                       
                                                                                                     
80. Executing ALUMACC pass (create $alu and $macc cells).                                            
Extracting $alu and $macc cells in module mult8_2bits_1op_e17161:                                    
creating $macc model for                                                                             
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$2 ($add).           
creating $macc model for                                                                             
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$4 ($add).           
creating $macc model for                                                                             
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$6 ($add).           
creating $macc model for                                                                             
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                                    
creating $macc model for                                                                             
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12 ($add).                                                    
creating $macc model for                                                                             
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                                     
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                                    
creating $macc model for                                                                             
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12 ($add).                                                    
creating $macc model for                                                                             
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                                     
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 ($add).                                                    
creating $macc model for                                                                             
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12 ($add).                                                    
creating $macc model for                                                                             
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8 ($add).                                                     
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$14 ($add).                                                     
creating $macc model for                                                                             
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$16 ($add).                                                     
creating $macc model for                                                                             
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$18 ($add).                                                     
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19$35   
($add).                                                                                              
creating $macc model for                                                                             
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19$37   
($add).                                                                                              
merging $macc model for                                                                              
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19$35   
into                                                                                                 
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19$37.  
merging $macc model for                                                                              
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$16 into                                                        
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$18.                                                            
merging $macc model for                                                                              
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 into                                                       
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12.                                                           
merging $macc model for                                                                              
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 into                                                       
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12.                                                           
merging $macc model for                                                                              
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$24
into                                                                                                 
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
merging $macc model for                                                                              
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$10 into                                                       
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12.                                                           
merging $macc model for                                                                              
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$4 into              
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$6.                  
merging $macc model for                                                                              
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$2 into              
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$6.                  
creating $alu model for $macc                                                                        
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$14.                                                            
creating $alu model for $macc                                                                        
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8.                                                            
creating $alu model for $macc                                                                        
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8.                                                            
creating $alu model for $macc                                                                        
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8.                                                            
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
.                                                                                                    
creating $alu model for $macc                                                                        
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19$37.  
creating $macc cell for                                                                              
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$63                      
creating $macc cell for                                                                              
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$64                      
creating $macc cell for                                                                              
$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult8_2bits_1op_e17161.v:11$6:                  
$auto$alumacc.cc:365:replace_macc$65                                                                 
creating $macc cell for                                                                              
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$12: $auto$alumacc.cc:365:replace_macc$66                      
creating $macc cell for                                                                              
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$18: $auto$alumacc.cc:365:replace_macc$67                       
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SarsaNada_e10.v:19$37:  
$auto$alumacc.cc:485:replace_alu$68                                                                  
creating $alu cell for                                                                               
$flatten\mul_lh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$71                                                                
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$74                                                                
creating $alu cell for                                                                               
$flatten\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:485:replace_alu$77                        
creating $alu cell for                                                                               
$flatten\mul_hh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$80                                                                
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$83                                                                
creating $alu cell for                                                                               
$flatten\mul_hh.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$86                                                                
creating $alu cell for                                                                               
$flatten\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:485:replace_alu$89                        
creating $alu cell for                                                                               
$flatten\mul_hh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$92                                                                
creating $alu cell for                                                                               
$flatten\mul_ll.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$95                                                                
creating $alu cell for                                                                               
$flatten\mul_hh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$98                                                                
creating $alu cell for                                                                               
$flatten\mul_lh.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$101                                                               
creating $alu cell for                                                                               
$flatten\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SARSA_RUIDO_e9_SARSA_RUIDO
_e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$8: $auto$alumacc.cc:485:replace_alu$104                       
creating $alu cell for                                                                               
$flatten\mul_hl.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$107                                                               
creating $alu cell for                                                                               
$flatten\mul_lh.\mul_hh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$110                                                               
creating $alu cell for                                                                               
$flatten\mul_hl.\mul_hl.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$113                                                               
creating $alu cell for                                                                               
$flatten\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/mult4_SarsaNada_e10_SARSA_RUIDO_
e9_SARSA_RUIDO_e9_SARSA_RUIDO_e9.v:11$14: $auto$alumacc.cc:485:replace_alu$116                       
creating $alu cell for                                                                               
$flatten\mul_hl.\mul_lh.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$119                                                               
creating $alu cell for                                                                               
$flatten\mul_lh.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$122                                                               
creating $alu cell for                                                                               
$flatten\mul_hl.\mul_ll.$add$/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/SARSA_RUIDO_e9_1.v:19$26
: $auto$alumacc.cc:485:replace_alu$125                                                               
created 20 $alu and 5 $macc cells.                                                                   
                                                                                                     
81. Executing SHARE pass (SAT-based resource sharing).                                               
                                                                                                     
82. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
83. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17161..                                        
Creating internal representation of mux trees.                                                       
Evaluating internal representation of mux trees.                                                     
Analyzing evaluation results.                                                                        
Removed 0 multiplexer ports.                                                                         
<suppressed ~16 debug messages>                                                                      
                                                                                                     
85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17161.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
86. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
87. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
88. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 22 unused cells and 22 unused wires.                                                         
<suppressed ~23 debug messages>                                                                      
                                                                                                     
89. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
90. Rerunning OPT passes. (Maybe there is more to do…)                                               
                                                                                                     
91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                  
Running muxtree optimizer on module \mult8_2bits_1op_e17161..                                        
Creating internal representation of mux trees.                                                       
Evaluating internal representation of mux trees.                                                     
Analyzing evaluation results.                                                                        
Removed 0 multiplexer ports.                                                                         
<suppressed ~16 debug messages>                                                                      
                                                                                                     
92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                              
Optimizing cells in module \mult8_2bits_1op_e17161.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
93. Executing OPT_MERGE pass (detect identical cells).                                               
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
94. Executing OPT_DFF pass (perform DFF optimizations).                                              
                                                                                                     
95. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
96. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
97. Executing MEMORY pass.                                                                           
                                                                                                     
97.1. Executing OPT_MEM pass (optimize memories).                                                    
Performed a total of 0 transformations.                                                              
                                                                                                     
97.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).        
Performed a total of 0 transformations.                                                              
                                                                                                     
97.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).                 
                                                                                                     
97.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                                     
                                                                                                     
97.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                                      
                                                                                                     
97.6. Executing OPT_CLEAN pass (remove unused cells and wires).                                      
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
97.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).                               
                                                                                                     
97.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).                     
Performed a total of 0 transformations.                                                              
                                                                                                     
97.9. Executing OPT_CLEAN pass (remove unused cells and wires).                                      
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
97.10. Executing MEMORY_COLLECT pass (generating $mem cells).                                        
                                                                                                     
98. Executing OPT_CLEAN pass (remove unused cells and wires).                                        
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
99. Executing OPT_EXPR pass (perform const folding).                                                 
Optimizing module mult8_2bits_1op_e17161.                                                            
<suppressed ~84 debug messages>                                                                      
                                                                                                     
100. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
101. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
102. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 0 unused cells and 32 unused wires.                                                          
<suppressed ~1 debug messages>                                                                       
                                                                                                     
103. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).                        
                                                                                                     
104. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
105. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                                 
Running muxtree optimizer on module \mult8_2bits_1op_e17161..                                        
Creating internal representation of mux trees.                                                       
Evaluating internal representation of mux trees.                                                     
Analyzing evaluation results.                                                                        
Removed 0 multiplexer ports.                                                                         
<suppressed ~16 debug messages>                                                                      
                                                                                                     
107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                             
Optimizing cells in module \mult8_2bits_1op_e17161.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
108. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
109. Executing OPT_SHARE pass.                                                                       
                                                                                                     
110. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
111. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
112. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
113. Executing TECHMAP pass (map to technology primitives).                                          
                                                                                                     
113.1. Executing Verilog-2005 frontend:                                                              
/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v                       
Parsing Verilog input from                                                                           
`/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST              
representation.                                                                                      
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.                                
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.                              
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.                               
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.                             
Generating RTLIL representation for module `\_90_simplemap_various'.                                 
Generating RTLIL representation for module `\_90_simplemap_registers'.                               
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.                       
Generating RTLIL representation for module `\_90_shift_shiftx'.                                      
Generating RTLIL representation for module `\_90_fa'.                                                
Generating RTLIL representation for module `\_90_lcu_brent_kung'.                                    
Generating RTLIL representation for module `\_90_alu'.                                               
Generating RTLIL representation for module `\_90_macc'.                                              
Generating RTLIL representation for module `\_90_alumacc'.                                           
Generating RTLIL representation for module `\$__div_mod_u'.                                          
Generating RTLIL representation for module `\$__div_mod_trunc'.                                      
Generating RTLIL representation for module `\_90_div'.                                               
Generating RTLIL representation for module `\_90_mod'.                                               
Generating RTLIL representation for module `\$__div_mod_floor'.                                      
Generating RTLIL representation for module `\_90_divfloor'.                                          
Generating RTLIL representation for module `\_90_modfloor'.                                          
Generating RTLIL representation for module `\_90_pow'.                                               
Generating RTLIL representation for module `\_90_pmux'.                                              
Generating RTLIL representation for module `\_90_demux'.                                             
Generating RTLIL representation for module `\_90_lut'.                                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
113.2. Continuing TECHMAP pass.                                                                      
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.     
Using extmapper maccmap for cells of type $macc.                                                     
add { $auto$wreduce.cc:461:run$61 [6:2] \mul_lh.p_ll [1:0] } (7 bits, unsigned)                      
add { \mul_lh.mul_hh.P 4'0000 } (8 bits, unsigned)                                                   
add { \mul_lh.mul_hl.P 2'00 } (6 bits, unsigned)                                                     
add { $auto$wreduce.cc:461:run$59 [6:2] \mul_hh.p_ll [1:0] } (7 bits, unsigned)                      
add { \mul_hh.mul_hh.P 4'0000 } (8 bits, unsigned)                                                   
add { \mul_hh.mul_hl.P 2'00 } (6 bits, unsigned)                                                     
Using extmapper simplemap for cells of type $and.                                                    
Using extmapper simplemap for cells of type $mux.                                                    
Using extmapper simplemap for cells of type $eq.                                                     
Using template $paramod$0ae6dcbc606d0267ec97d3ccf20343286af3366c\_90_alu for cells of type $alu.     
Using extmapper simplemap for cells of type $not.                                                    
add { $auto$wreduce.cc:461:run$62 [6:2] \mul_ll.p_ll [1:0] } (7 bits, unsigned)                      
add { \mul_ll.mul_hh.P 4'0000 } (8 bits, unsigned)                                                   
add { \mul_ll.mul_hl.P 2'00 } (6 bits, unsigned)                                                     
add \p_ll (8 bits, unsigned)                                                                         
add { \mul_hh.P 8'00000000 } (16 bits, unsigned)                                                     
add { \mul_hl.P 4'0000 } (12 bits, unsigned)                                                         
add { \mul_lh.P 4'0000 } (12 bits, unsigned)                                                         
add { $auto$wreduce.cc:461:run$60 [6:2] \mul_hl.p_ll [1:0] } (7 bits, unsigned)                      
add { \mul_hl.mul_hh.P 4'0000 } (8 bits, unsigned)                                                   
add { \mul_hl.mul_hl.P 2'00 } (6 bits, unsigned)                                                     
Using extmapper simplemap for cells of type $pos.                                                    
Using extmapper simplemap for cells of type $xor.                                                    
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of    
type $lcu.                                                                                           
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of    
type $lcu.                                                                                           
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.      
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.     
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.      
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.     
Using extmapper simplemap for cells of type $or.                                                     
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of    
type $lcu.                                                                                           
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of    
type $lcu.                                                                                           
No more expansions possible.                                                                         
<suppressed ~1222 debug messages>                                                                    
                                                                                                     
114. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17161.                                                            
<suppressed ~686 debug messages>                                                                     
                                                                                                     
115. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
<suppressed ~270 debug messages>                                                                     
Removed a total of 90 cells.                                                                         
                                                                                                     
116. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
117. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 90 unused cells and 916 unused wires.                                                        
<suppressed ~91 debug messages>                                                                      
                                                                                                     
118. Executing OPT_EXPR pass (perform const folding).                                                
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
119. Executing OPT_MERGE pass (detect identical cells).                                              
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
120. Executing OPT_DFF pass (perform DFF optimizations).                                             
                                                                                                     
121. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
122. Executing ABC pass (technology mapping using ABC).                                              
                                                                                                     
122.1. Extracting gate netlist of module `\mult8_2bits_1op_e17161' to `<abc-temp-dir>/input.blif'..  
Extracted 448 gates and 466 wires to a netlist network with 16 inputs and 16 outputs.                
                                                                                                     
122.1.1. Executing ABC.                                                                              
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
<abc-temp-dir>/abc.script 2>&1                                                                       
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                                           
ABC:                                                                                                 
ABC: + read_blif <abc-temp-dir>/input.blif                                                           
ABC: + read_library <abc-temp-dir>/stdcells.genlib                                                   
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".                
ABC: + strash                                                                                        
ABC: + dretime                                                                                       
ABC: + map                                                                                           
ABC: + write_blif <abc-temp-dir>/output.blif                                                         
                                                                                                     
122.1.2. Re-integrating ABC results.                                                                 
ABC RESULTS:             ORNOT cells:       22                                                       
ABC RESULTS:              NAND cells:       45                                                       
ABC RESULTS:              XNOR cells:       27                                                       
ABC RESULTS:               NOT cells:        9                                                       
ABC RESULTS:               AND cells:       25                                                       
ABC RESULTS:                OR cells:       46                                                       
ABC RESULTS:            ANDNOT cells:      131                                                       
ABC RESULTS:               NOR cells:       31                                                       
ABC RESULTS:               XOR cells:       91                                                       
ABC RESULTS:        internal signals:      434                                                       
ABC RESULTS:           input signals:       16                                                       
ABC RESULTS:          output signals:       16                                                       
Removing temp directory.                                                                             
                                                                                                     
123. Executing OPT pass (performing simple optimizations).                                           
                                                                                                     
123.1. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
123.2. Executing OPT_MERGE pass (detect identical cells).                                            
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
123.3. Executing OPT_DFF pass (perform DFF optimizations).                                           
                                                                                                     
123.4. Executing OPT_CLEAN pass (remove unused cells and wires).                                     
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 0 unused cells and 231 unused wires.                                                         
<suppressed ~52 debug messages>                                                                      
                                                                                                     
123.5. Finished fast OPT passes.                                                                     
                                                                                                     
124. Executing HIERARCHY pass (managing design hierarchy).                                           
                                                                                                     
124.1. Analyzing design hierarchy..                                                                  
Top module:  \mult8_2bits_1op_e17161                                                                 
                                                                                                     
124.2. Analyzing design hierarchy..                                                                  
Top module:  \mult8_2bits_1op_e17161                                                                 
Removed 0 unused modules.                                                                            
                                                                                                     
125. Executing CHECK pass (checking for obvious problems).                                           
Checking module mult8_2bits_1op_e17161...                                                            
Found and reported 0 problems.                                                                       
                                                                                                     
126. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17161 ===                                                                       
                                                                                                     
Number of wires:                591                                                                  
Number of wire bits:            823                                                                  
Number of public wires:         180                                                                  
Number of public wire bits:     412                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                447                                                                  
$_ANDNOT_                     131                                                                    
$_AND_                         25                                                                    
$_NAND_                        45                                                                    
$_NOR_                         31                                                                    
$_NOT_                          9                                                                    
$_ORNOT_                       22                                                                    
$_OR_                          46                                                                    
$_XNOR_                        27                                                                    
$_XOR_                         91                                                                    
$scopeinfo                     20                                                                    
                                                                                                     
127. Generating Graphviz representation of design.                                                   
Writing dot description to                                                                           
`/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/06-yosys-synthesis/primi
tive_techmap.dot'.                                                                                   
Dumping module mult8_2bits_1op_e17161 to page 1.                                                     
                                                                                                     
128. Executing OPT pass (performing simple optimizations).                                           
                                                                                                     
128.1. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
128.2. Executing OPT_MERGE pass (detect identical cells).                                            
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
128.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).                               
Running muxtree optimizer on module \mult8_2bits_1op_e17161..                                        
Creating internal representation of mux trees.                                                       
No muxes found in this module.                                                                       
Removed 0 multiplexer ports.                                                                         
                                                                                                     
128.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).                           
Optimizing cells in module \mult8_2bits_1op_e17161.                                                  
Performed a total of 0 changes.                                                                      
                                                                                                     
128.5. Executing OPT_MERGE pass (detect identical cells).                                            
Finding identical cells in module `\mult8_2bits_1op_e17161'.                                         
Removed a total of 0 cells.                                                                          
                                                                                                     
128.6. Executing OPT_DFF pass (perform DFF optimizations).                                           
                                                                                                     
128.7. Executing OPT_CLEAN pass (remove unused cells and wires).                                     
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
                                                                                                     
128.8. Executing OPT_EXPR pass (perform const folding).                                              
Optimizing module mult8_2bits_1op_e17161.                                                            
                                                                                                     
128.9. Finished OPT passes. (There is nothing left to do.)                                           
                                                                                                     
129. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 20 unused cells and 177 unused wires.                                                        
<suppressed ~197 debug messages>                                                                     
{                                                                                                    
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC      
-O3)",                                                                                               
"invocation": "stat -json -liberty                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/168cd19502fb4edba39d9
9248ee80af9.lib ",                                                                                   
"modules": {                                                                                         
"\\mult8_2bits_1op_e17161": {                                                                        
"num_wires":         414,                                                                            
"num_wire_bits":     443,                                                                            
"num_pub_wires":     3,                                                                              
"num_pub_wire_bits": 32,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         427,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 131,                                                                                    
"$_AND_": 25,                                                                                        
"$_NAND_": 45,                                                                                       
"$_NOR_": 31,                                                                                        
"$_NOT_": 9,                                                                                         
"$_ORNOT_": 22,                                                                                      
"$_OR_": 46,                                                                                         
"$_XNOR_": 27,                                                                                       
"$_XOR_": 91                                                                                         
}                                                                                                    
}                                                                                                    
},                                                                                                   
"design": {                                                                                          
"num_wires":         414,                                                                            
"num_wire_bits":     443,                                                                            
"num_pub_wires":     3,                                                                              
"num_pub_wire_bits": 32,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         427,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 131,                                                                                    
"$_AND_": 25,                                                                                        
"$_NAND_": 45,                                                                                       
"$_NOR_": 31,                                                                                        
"$_NOT_": 9,                                                                                         
"$_ORNOT_": 22,                                                                                      
"$_OR_": 46,                                                                                         
"$_XNOR_": 27,                                                                                       
"$_XOR_": 91                                                                                         
}                                                                                                    
}                                                                                                    
}                                                                                                    
                                                                                                     
130. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17161 ===                                                                       
                                                                                                     
Number of wires:                414                                                                  
Number of wire bits:            443                                                                  
Number of public wires:           3                                                                  
Number of public wire bits:      32                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                427                                                                  
$_ANDNOT_                     131                                                                    
$_AND_                         25                                                                    
$_NAND_                        45                                                                    
$_NOR_                         31                                                                    
$_NOT_                          9                                                                    
$_ORNOT_                       22                                                                    
$_OR_                          46                                                                    
$_XNOR_                        27                                                                    
$_XOR_                         91                                                                    
                                                                                                     
Area for cell type $_NOT_ is unknown!                                                                
Area for cell type $_AND_ is unknown!                                                                
Area for cell type $_NAND_ is unknown!                                                               
Area for cell type $_OR_ is unknown!                                                                 
Area for cell type $_NOR_ is unknown!                                                                
Area for cell type $_XOR_ is unknown!                                                                
Area for cell type $_XNOR_ is unknown!                                                               
Area for cell type $_ANDNOT_ is unknown!                                                             
Area for cell type $_ORNOT_ is unknown!                                                              
                                                                                                     
[INFO] Applying tri-state buffer mapping from                                                        
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/tribuff_map.v'…                                                            
                                                                                                     
131. Executing TECHMAP pass (map to technology primitives).                                          
                                                                                                     
131.1. Executing Verilog-2005 frontend:                                                              
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
openlane/sky130_fd_sc_hd/tribuff_map.v                                                               
Parsing Verilog input from                                                                           
`/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.                                      
Generating RTLIL representation for module `\$_TBUF_'.                                               
Successfully finished Verilog frontend.                                                              
                                                                                                     
131.2. Continuing TECHMAP pass.                                                                      
No more expansions possible.                                                                         
<suppressed ~3 debug messages>                                                                       
                                                                                                     
132. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                 
[INFO] Applying latch mapping from                                                                   
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/latch_map.v'…                                                              
                                                                                                     
133. Executing TECHMAP pass (map to technology primitives).                                          
                                                                                                     
133.1. Executing Verilog-2005 frontend:                                                              
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/
openlane/sky130_fd_sc_hd/latch_map.v                                                                 
Parsing Verilog input from                                                                           
`/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech
/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.                                        
Generating RTLIL representation for module `\$_DLATCH_P_'.                                           
Generating RTLIL representation for module `\$_DLATCH_N_'.                                           
Successfully finished Verilog frontend.                                                              
                                                                                                     
133.2. Continuing TECHMAP pass.                                                                      
No more expansions possible.                                                                         
<suppressed ~4 debug messages>                                                                       
                                                                                                     
134. Executing SIMPLEMAP pass (map simple cells to gate primitives).                                 
                                                                                                     
135. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).             
cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_. 
cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type           
$_DFF_PN0_.                                                                                          
cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type           
$_DFF_PN1_.                                                                                          
cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type           
$_DFFSR_NNN_.                                                                                        
final dff cell mappings:                                                                             
unmapped dff cell: $_DFF_N_                                                                          
\sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));                                        
unmapped dff cell: $_DFF_NN0_                                                                        
unmapped dff cell: $_DFF_NN1_                                                                        
unmapped dff cell: $_DFF_NP0_                                                                        
unmapped dff cell: $_DFF_NP1_                                                                        
\sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));                        
\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));                          
unmapped dff cell: $_DFF_PP0_                                                                        
unmapped dff cell: $_DFF_PP1_                                                                        
\sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B(   
S));                                                                                                 
unmapped dff cell: $_DFFSR_NNP_                                                                      
unmapped dff cell: $_DFFSR_NPN_                                                                      
unmapped dff cell: $_DFFSR_NPP_                                                                      
unmapped dff cell: $_DFFSR_PNN_                                                                      
unmapped dff cell: $_DFFSR_PNP_                                                                      
unmapped dff cell: $_DFFSR_PPN_                                                                      
unmapped dff cell: $_DFFSR_PPP_                                                                      
                                                                                                     
135.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).                    
Mapping DFF cells in module `\mult8_2bits_1op_e17161':                                               
{                                                                                                    
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC      
-O3)",                                                                                               
"invocation": "stat -json -liberty                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/168cd19502fb4edba39d9
9248ee80af9.lib ",                                                                                   
"modules": {                                                                                         
"\\mult8_2bits_1op_e17161": {                                                                        
"num_wires":         414,                                                                            
"num_wire_bits":     443,                                                                            
"num_pub_wires":     3,                                                                              
"num_pub_wire_bits": 32,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         427,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 131,                                                                                    
"$_AND_": 25,                                                                                        
"$_NAND_": 45,                                                                                       
"$_NOR_": 31,                                                                                        
"$_NOT_": 9,                                                                                         
"$_ORNOT_": 22,                                                                                      
"$_OR_": 46,                                                                                         
"$_XNOR_": 27,                                                                                       
"$_XOR_": 91                                                                                         
}                                                                                                    
}                                                                                                    
},                                                                                                   
"design": {                                                                                          
"num_wires":         414,                                                                            
"num_wire_bits":     443,                                                                            
"num_pub_wires":     3,                                                                              
"num_pub_wire_bits": 32,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         427,                                                                            
"num_cells_by_type": {                                                                               
"$_ANDNOT_": 131,                                                                                    
"$_AND_": 25,                                                                                        
"$_NAND_": 45,                                                                                       
"$_NOR_": 31,                                                                                        
"$_NOT_": 9,                                                                                         
"$_ORNOT_": 22,                                                                                      
"$_OR_": 46,                                                                                         
"$_XNOR_": 27,                                                                                       
"$_XOR_": 91                                                                                         
}                                                                                                    
}                                                                                                    
}                                                                                                    
                                                                                                     
136. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17161 ===                                                                       
                                                                                                     
Number of wires:                414                                                                  
Number of wire bits:            443                                                                  
Number of public wires:           3                                                                  
Number of public wire bits:      32                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                427                                                                  
$_ANDNOT_                     131                                                                    
$_AND_                         25                                                                    
$_NAND_                        45                                                                    
$_NOR_                         31                                                                    
$_NOT_                          9                                                                    
$_ORNOT_                       22                                                                    
$_OR_                          46                                                                    
$_XNOR_                        27                                                                    
$_XOR_                         91                                                                    
                                                                                                     
Area for cell type $_NOT_ is unknown!                                                                
Area for cell type $_AND_ is unknown!                                                                
Area for cell type $_NAND_ is unknown!                                                               
Area for cell type $_OR_ is unknown!                                                                 
Area for cell type $_NOR_ is unknown!                                                                
Area for cell type $_XOR_ is unknown!                                                                
Area for cell type $_XNOR_ is unknown!                                                               
Area for cell type $_ANDNOT_ is unknown!                                                             
Area for cell type $_ORNOT_ is unknown!                                                              
                                                                                                     
[INFO] Using generated ABC script                                                                    
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/06-yosys-synthesis/AREA_
0.abc'…                                                                                              
                                                                                                     
137. Executing ABC pass (technology mapping using ABC).                                              
                                                                                                     
137.1. Extracting gate netlist of module `\mult8_2bits_1op_e17161' to                                
`/tmp/yosys-abc-JP8AGG/input.blif'..                                                                 
Extracted 427 gates and 443 wires to a netlist network with 16 inputs and 16 outputs.                
                                                                                                     
137.1.1. Executing ABC.                                                                              
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
/tmp/yosys-abc-JP8AGG/abc.script 2>&1                                                                
ABC: ABC command line: "source /tmp/yosys-abc-JP8AGG/abc.script".                                    
ABC:                                                                                                 
ABC: + read_blif /tmp/yosys-abc-JP8AGG/input.blif                                                    
ABC: + read_lib -w                                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/168cd19502fb4edba39d9
9248ee80af9.lib                                                                                      
ABC: Parsing finished successfully.  Parsing time =     0.11 sec                                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".                     
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".                    
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".                    
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".                    
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from                                                    
"/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/168cd19502fb4edba39d
99248ee80af9.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =    
0.17 sec                                                                                             
ABC: Memory =    9.54 MB. Time =     0.17 sec                                                        
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").                  
ABC: + read_constr -v                                                                                
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/06-yosys-synthesis/synthe
sis.abc.sdc                                                                                          
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".                                          
ABC: Setting output load to be 33.442001.                                                            
ABC: + source                                                                                        
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/06-yosys-synthesis/AREA_0
.abc                                                                                                 
ABC: Error: The network is combinational.                                                            
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.              
ABC: WireLoad = "none"  Gates =    301 (  4.3 %)   Cap = 10.4 ff (  1.7 %)   Area =     2861.49 (    
93.4 %)   Delay =  4457.82 ps  ( 20.9 %)                                                             
ABC: Path  0 --       4 : 0   17 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =     
0.0 ps  Cin =  0.0 ff  Cout =  55.8 ff  Cmax =   0.0 ff  G =    0                                    
ABC: Path  1 --      41 : 4    5 sky130_fd_sc_hd__nand4_2  A =  12.51  Df = 117.2  -21.1 ps  S =     
115.9 ps  Cin =  4.4 ff  Cout =  11.7 ff  Cmax = 200.5 ff  G =  255                                  
ABC: Path  2 --      56 : 4    2 sky130_fd_sc_hd__or4b_2   A =  10.01  Df = 765.6 -428.4 ps  S =     
117.6 ps  Cin =  1.5 ff  Cout =   7.1 ff  Cmax = 265.5 ff  G =  461                                  
ABC: Path  3 --      58 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1013.7 -501.2 ps  S =     
92.1 ps  Cin =  2.4 ff  Cout =  16.2 ff  Cmax = 309.5 ff  G =  661                                   
ABC: Path  4 --      61 : 2    3 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =1168.2 -461.0 ps  S =     
145.5 ps  Cin =  8.6 ff  Cout =   7.7 ff  Cmax = 130.0 ff  G =   85                                  
ABC: Path  5 --      97 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1371.0 -414.1 ps  S =     
61.5 ps  Cin =  1.5 ff  Cout =   6.2 ff  Cmax = 309.5 ff  G =  396                                   
ABC: Path  6 --     104 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2048.3 -761.1 ps  S =     
115.2 ps  Cin =  1.5 ff  Cout =   6.6 ff  Cmax = 310.4 ff  G =  422                                  
ABC: Path  7 --     113 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2282.6 -265.9 ps  S =     
69.4 ps  Cin =  1.5 ff  Cout =   7.6 ff  Cmax = 309.5 ff  G =  486                                   
ABC: Path  8 --     115 : 3    3 sky130_fd_sc_hd__or3b_2   A =   8.76  Df =2772.1 -394.2 ps  S =     
97.3 ps  Cin =  1.5 ff  Cout =   8.7 ff  Cmax = 269.2 ff  G =  553                                   
ABC: Path  9 --     127 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2985.3 -430.0 ps  S =     
46.6 ps  Cin =  2.4 ff  Cout =   6.3 ff  Cmax = 309.5 ff  G =  257                                   
ABC: Path 10 --     165 : 3    2 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =3177.4 -519.0 ps  S =     
190.8 ps  Cin =  4.6 ff  Cout =  13.2 ff  Cmax = 128.2 ff  G =  275                                  
ABC: Path 11 --     198 : 3    4 sky130_fd_sc_hd__o21bai_2 A =  11.26  Df =3304.1 -160.2 ps  S =     
243.7 ps  Cin =  3.4 ff  Cout =  18.1 ff  Cmax = 140.1 ff  G =  519                                  
ABC: Path 12 --     305 : 3    1 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =3504.4 -201.3 ps  S =     
32.7 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 309.5 ff  G =  100                                   
ABC: Path 13 --     306 : 4    4 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =3646.9 -126.8 ps  S =     
122.8 ps  Cin =  2.4 ff  Cout =  18.1 ff  Cmax = 268.3 ff  G =  734                                  
ABC: Path 14 --     328 : 5    1 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =3889.3 -189.3 ps  S =     
37.9 ps  Cin =  2.4 ff  Cout =   1.7 ff  Cmax = 299.4 ff  G =   67                                   
ABC: Path 15 --     331 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df =4457.8 -554.2 ps  S =     
172.0 ps  Cin =  1.5 ff  Cout =  33.4 ff  Cmax = 310.4 ff  G = 2202                                  
ABC: Start-point = pi3 (\A [0]).  End-point = po14 (\P [15]).                                        
ABC: netlist                       : i/o =   16/   16  lat =    0  nd =   301  edge =    841  area   
=2862.01  delay =15.00  lev = 15                                                                     
ABC: + write_blif /tmp/yosys-abc-JP8AGG/output.blif                                                  
                                                                                                     
137.1.2. Re-integrating ABC results.                                                                 
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1                                               
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2                                             
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1                                               
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2                                              
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        4                                               
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3                                               
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2                                             
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       15                                              
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        5                                              
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        3                                              
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:       10                                               
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1                                             
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        3                                              
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        8                                              
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       10                                               
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       27                                               
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1                                             
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       13                                                
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3                                               
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        7                                             
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1                                              
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       18                                               
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        9                                               
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        9                                                
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        7                                              
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        4                                              
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       27                                              
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        4                                             
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        3                                              
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       18                                               
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3                                               
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        2                                               
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        4                                                
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        4                                             
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:       10                                               
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       30                                              
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        5                                                
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        7                                               
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        9                                              
ABC RESULTS:        internal signals:      411                                                       
ABC RESULTS:           input signals:       16                                                       
ABC RESULTS:          output signals:       16                                                       
Removing temp directory.                                                                             
                                                                                                     
138. Executing SETUNDEF pass (replace undef values with defined constants).                          
                                                                                                     
139. Executing HILOMAP pass (mapping to constant drivers).                                           
                                                                                                     
140. Executing SPLITNETS pass (splitting up multi-bit signals).                                      
                                                                                                     
141. Executing OPT_CLEAN pass (remove unused cells and wires).                                       
Finding unused cells or wires in module \mult8_2bits_1op_e17161..                                    
Removed 0 unused cells and 443 unused wires.                                                         
<suppressed ~1 debug messages>                                                                       
                                                                                                     
142. Executing INSBUF pass (insert buffer cells for connected wires).                                
                                                                                                     
143. Executing CHECK pass (checking for obvious problems).                                           
Checking module mult8_2bits_1op_e17161...                                                            
Found and reported 0 problems.                                                                       
{                                                                                                    
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC      
-O3)",                                                                                               
"invocation": "stat -json -liberty                                                                   
/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/tmp/168cd19502fb4edba39d9
9248ee80af9.lib ",                                                                                   
"modules": {                                                                                         
"\\mult8_2bits_1op_e17161": {                                                                        
"num_wires":         288,                                                                            
"num_wire_bits":     317,                                                                            
"num_pub_wires":     3,                                                                              
"num_pub_wire_bits": 32,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         301,                                                                            
"area":              2861.494400,                                                                    
"num_cells_by_type": {                                                                               
"sky130_fd_sc_hd__a211o_2": 1,                                                                       
"sky130_fd_sc_hd__a211oi_2": 4,                                                                      
"sky130_fd_sc_hd__a21bo_2": 4,                                                                       
"sky130_fd_sc_hd__a21boi_2": 2,                                                                      
"sky130_fd_sc_hd__a21o_2": 18,                                                                       
"sky130_fd_sc_hd__a21oi_2": 7,                                                                       
"sky130_fd_sc_hd__a22o_2": 1,                                                                        
"sky130_fd_sc_hd__a22oi_2": 1,                                                                       
"sky130_fd_sc_hd__a31o_2": 9,                                                                        
"sky130_fd_sc_hd__a31oi_2": 1,                                                                       
"sky130_fd_sc_hd__a32o_2": 4,                                                                        
"sky130_fd_sc_hd__a41o_2": 3,                                                                        
"sky130_fd_sc_hd__and2_2": 10,                                                                       
"sky130_fd_sc_hd__and2b_2": 9,                                                                       
"sky130_fd_sc_hd__and3_2": 27,                                                                       
"sky130_fd_sc_hd__and3b_2": 8,                                                                       
"sky130_fd_sc_hd__and4_2": 10,                                                                       
"sky130_fd_sc_hd__and4b_2": 1,                                                                       
"sky130_fd_sc_hd__and4bb_2": 1,                                                                      
"sky130_fd_sc_hd__inv_2": 13,                                                                        
"sky130_fd_sc_hd__nand2_2": 30,                                                                      
"sky130_fd_sc_hd__nand2b_2": 7,                                                                      
"sky130_fd_sc_hd__nand3_2": 5,                                                                       
"sky130_fd_sc_hd__nand4_2": 15,                                                                      
"sky130_fd_sc_hd__nor2_2": 18,                                                                       
"sky130_fd_sc_hd__nor3_2": 1,                                                                        
"sky130_fd_sc_hd__nor3b_2": 2,                                                                       
"sky130_fd_sc_hd__o2111a_2": 4,                                                                      
"sky130_fd_sc_hd__o211a_2": 3,                                                                       
"sky130_fd_sc_hd__o211ai_2": 1,                                                                      
"sky130_fd_sc_hd__o21a_2": 3,                                                                        
"sky130_fd_sc_hd__o21ai_2": 3,                                                                       
"sky130_fd_sc_hd__o21ba_2": 2,                                                                       
"sky130_fd_sc_hd__o21bai_2": 2,                                                                      
"sky130_fd_sc_hd__o31a_2": 2,                                                                        
"sky130_fd_sc_hd__o31ai_2": 3,                                                                       
"sky130_fd_sc_hd__o41ai_2": 1,                                                                       
"sky130_fd_sc_hd__or2_2": 9,                                                                         
"sky130_fd_sc_hd__or3_2": 5,                                                                         
"sky130_fd_sc_hd__or3b_2": 7,                                                                        
"sky130_fd_sc_hd__or4_2": 4,                                                                         
"sky130_fd_sc_hd__or4b_2": 3,                                                                        
"sky130_fd_sc_hd__xnor2_2": 27,                                                                      
"sky130_fd_sc_hd__xor2_2": 10                                                                        
}                                                                                                    
}                                                                                                    
},                                                                                                   
"design": {                                                                                          
"num_wires":         288,                                                                            
"num_wire_bits":     317,                                                                            
"num_pub_wires":     3,                                                                              
"num_pub_wire_bits": 32,                                                                             
"num_ports":         3,                                                                              
"num_port_bits":     32,                                                                             
"num_memories":      0,                                                                              
"num_memory_bits":   0,                                                                              
"num_processes":     0,                                                                              
"num_cells":         301,                                                                            
"area":              2861.494400,                                                                    
"num_cells_by_type": {                                                                               
"sky130_fd_sc_hd__a211o_2": 1,                                                                       
"sky130_fd_sc_hd__a211oi_2": 4,                                                                      
"sky130_fd_sc_hd__a21bo_2": 4,                                                                       
"sky130_fd_sc_hd__a21boi_2": 2,                                                                      
"sky130_fd_sc_hd__a21o_2": 18,                                                                       
"sky130_fd_sc_hd__a21oi_2": 7,                                                                       
"sky130_fd_sc_hd__a22o_2": 1,                                                                        
"sky130_fd_sc_hd__a22oi_2": 1,                                                                       
"sky130_fd_sc_hd__a31o_2": 9,                                                                        
"sky130_fd_sc_hd__a31oi_2": 1,                                                                       
"sky130_fd_sc_hd__a32o_2": 4,                                                                        
"sky130_fd_sc_hd__a41o_2": 3,                                                                        
"sky130_fd_sc_hd__and2_2": 10,                                                                       
"sky130_fd_sc_hd__and2b_2": 9,                                                                       
"sky130_fd_sc_hd__and3_2": 27,                                                                       
"sky130_fd_sc_hd__and3b_2": 8,                                                                       
"sky130_fd_sc_hd__and4_2": 10,                                                                       
"sky130_fd_sc_hd__and4b_2": 1,                                                                       
"sky130_fd_sc_hd__and4bb_2": 1,                                                                      
"sky130_fd_sc_hd__inv_2": 13,                                                                        
"sky130_fd_sc_hd__nand2_2": 30,                                                                      
"sky130_fd_sc_hd__nand2b_2": 7,                                                                      
"sky130_fd_sc_hd__nand3_2": 5,                                                                       
"sky130_fd_sc_hd__nand4_2": 15,                                                                      
"sky130_fd_sc_hd__nor2_2": 18,                                                                       
"sky130_fd_sc_hd__nor3_2": 1,                                                                        
"sky130_fd_sc_hd__nor3b_2": 2,                                                                       
"sky130_fd_sc_hd__o2111a_2": 4,                                                                      
"sky130_fd_sc_hd__o211a_2": 3,                                                                       
"sky130_fd_sc_hd__o211ai_2": 1,                                                                      
"sky130_fd_sc_hd__o21a_2": 3,                                                                        
"sky130_fd_sc_hd__o21ai_2": 3,                                                                       
"sky130_fd_sc_hd__o21ba_2": 2,                                                                       
"sky130_fd_sc_hd__o21bai_2": 2,                                                                      
"sky130_fd_sc_hd__o31a_2": 2,                                                                        
"sky130_fd_sc_hd__o31ai_2": 3,                                                                       
"sky130_fd_sc_hd__o41ai_2": 1,                                                                       
"sky130_fd_sc_hd__or2_2": 9,                                                                         
"sky130_fd_sc_hd__or3_2": 5,                                                                         
"sky130_fd_sc_hd__or3b_2": 7,                                                                        
"sky130_fd_sc_hd__or4_2": 4,                                                                         
"sky130_fd_sc_hd__or4b_2": 3,                                                                        
"sky130_fd_sc_hd__xnor2_2": 27,                                                                      
"sky130_fd_sc_hd__xor2_2": 10                                                                        
}                                                                                                    
}                                                                                                    
}                                                                                                    
                                                                                                     
144. Printing statistics.                                                                            
                                                                                                     
=== mult8_2bits_1op_e17161 ===                                                                       
                                                                                                     
Number of wires:                288                                                                  
Number of wire bits:            317                                                                  
Number of public wires:           3                                                                  
Number of public wire bits:      32                                                                  
Number of ports:                  3                                                                  
Number of port bits:             32                                                                  
Number of memories:               0                                                                  
Number of memory bits:            0                                                                  
Number of processes:              0                                                                  
Number of cells:                301                                                                  
sky130_fd_sc_hd__a211o_2        1                                                                    
sky130_fd_sc_hd__a211oi_2       4                                                                    
sky130_fd_sc_hd__a21bo_2        4                                                                    
sky130_fd_sc_hd__a21boi_2       2                                                                    
sky130_fd_sc_hd__a21o_2        18                                                                    
sky130_fd_sc_hd__a21oi_2        7                                                                    
sky130_fd_sc_hd__a22o_2         1                                                                    
sky130_fd_sc_hd__a22oi_2        1                                                                    
sky130_fd_sc_hd__a31o_2         9                                                                    
sky130_fd_sc_hd__a31oi_2        1                                                                    
sky130_fd_sc_hd__a32o_2         4                                                                    
sky130_fd_sc_hd__a41o_2         3                                                                    
sky130_fd_sc_hd__and2_2        10                                                                    
sky130_fd_sc_hd__and2b_2        9                                                                    
sky130_fd_sc_hd__and3_2        27                                                                    
sky130_fd_sc_hd__and3b_2        8                                                                    
sky130_fd_sc_hd__and4_2        10                                                                    
sky130_fd_sc_hd__and4b_2        1                                                                    
sky130_fd_sc_hd__and4bb_2       1                                                                    
sky130_fd_sc_hd__inv_2         13                                                                    
sky130_fd_sc_hd__nand2_2       30                                                                    
sky130_fd_sc_hd__nand2b_2       7                                                                    
sky130_fd_sc_hd__nand3_2        5                                                                    
sky130_fd_sc_hd__nand4_2       15                                                                    
sky130_fd_sc_hd__nor2_2        18                                                                    
sky130_fd_sc_hd__nor3_2         1                                                                    
sky130_fd_sc_hd__nor3b_2        2                                                                    
sky130_fd_sc_hd__o2111a_2       4                                                                    
sky130_fd_sc_hd__o211a_2        3                                                                    
sky130_fd_sc_hd__o211ai_2       1                                                                    
sky130_fd_sc_hd__o21a_2         3                                                                    
sky130_fd_sc_hd__o21ai_2        3                                                                    
sky130_fd_sc_hd__o21ba_2        2                                                                    
sky130_fd_sc_hd__o21bai_2       2                                                                    
sky130_fd_sc_hd__o31a_2         2                                                                    
sky130_fd_sc_hd__o31ai_2        3                                                                    
sky130_fd_sc_hd__o41ai_2        1                                                                    
sky130_fd_sc_hd__or2_2          9                                                                    
sky130_fd_sc_hd__or3_2          5                                                                    
sky130_fd_sc_hd__or3b_2         7                                                                    
sky130_fd_sc_hd__or4_2          4                                                                    
sky130_fd_sc_hd__or4b_2         3                                                                    
sky130_fd_sc_hd__xnor2_2       27                                                                    
sky130_fd_sc_hd__xor2_2        10                                                                    
                                                                                                     
Chip area for module '\mult8_2bits_1op_e17161': 2861.494400                                          
of which used for sequential elements: 0.000000 (0.00%)                                              
                                                                                                     
145. Executing Verilog backend.                                                                      
Dumping module `\mult8_2bits_1op_e17161'.                                                            
                                                                                                     
146. Executing JSON backend.                                                                         
[19:13:59] VERBOSE  Parsing synthesis checks…                                            pyosys.py:54
────────────────────────────────────── Unmapped Cells Checker ───────────────────────────────────────
[19:13:59] VERBOSE  Running 'Checker.YosysUnmappedCells' at                              step.py:1122
                    'runs/mult8_2bits_1op_e17161/07-checker-yosysunmappedcells'…                     
[19:13:59] INFO     Check for Unmapped Yosys instances clear.                          checker.py:132
──────────────────────────────────────── Yosys Synth Checks ─────────────────────────────────────────
[19:13:59] VERBOSE  Running 'Checker.YosysSynthChecks' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17161/08-checker-yosyssynthchecks'…                       
[19:13:59] INFO     Check for Yosys check errors clear.                                checker.py:132
───────────────────────────────── Netlist Assign Statement Checker ──────────────────────────────────
[19:13:59] VERBOSE  Running 'Checker.NetlistAssignStatements' at                         step.py:1122
                    'runs/mult8_2bits_1op_e17161/09-checker-netlistassignstatements'…                
────────────────────────────────────────── Check SDC Files ──────────────────────────────────────────
[19:13:59] VERBOSE  Running 'OpenROAD.CheckSDCFiles' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17161/10-openroad-checksdcfiles'…                         
[19:13:59] WARNING  'PNR_SDC_FILE' is not defined. Using generic fallback SDC for     openroad.py:166
                    OpenROAD PnR steps.                                                              
[19:13:59] WARNING  'SIGNOFF_SDC_FILE' is not defined. Using generic fallback SDC for openroad.py:170
                    OpenROAD PnR steps.                                                              
─────────────────────────────────────── Check Macro Instances ───────────────────────────────────────
[19:13:59] VERBOSE  Running 'OpenROAD.CheckMacroInstances' at                            step.py:1122
                    'runs/mult8_2bits_1op_e17161/11-openroad-checkmacroinstances'…                   
[19:13:59] INFO     No macros found, skipping instance check…                         openroad.py:506
───────────────────────────────── Static Timing Analysis (Pre-PnR) ──────────────────────────────────
[19:13:59] VERBOSE  Running 'OpenROAD.STAPrePNR' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17161/12-openroad-staprepnr'…                             
[19:13:59] INFO     Starting STA for the nom_tt_025C_1v80 timing corner…              openroad.py:561
[19:13:59] INFO     Starting STA for the nom_ss_100C_1v60 timing corner…              openroad.py:561
[19:13:59] INFO     Starting STA for the nom_ff_n40C_1v95 timing corner…              openroad.py:561
[19:13:59] INFO     Skipping corner min_tt_025C_1v80 for STA (identical to            openroad.py:599
                    nom_tt_025C_1v80 at this stage)…                                                 
[19:13:59] INFO     Skipping corner min_ss_100C_1v60 for STA (identical to            openroad.py:599
                    nom_ss_100C_1v60 at this stage)…                                                 
[19:13:59] INFO     Skipping corner min_ff_n40C_1v95 for STA (identical to            openroad.py:599
                    nom_ff_n40C_1v95 at this stage)…                                                 
[19:13:59] INFO     Skipping corner max_tt_025C_1v80 for STA (identical to            openroad.py:599
                    nom_tt_025C_1v80 at this stage)…                                                 
[19:13:59] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/12-openroad-staprepnr/nom_ss_100C_1v60/             
                    sta.log'…                                                                        
[19:13:59] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/12-openroad-staprepnr/nom_tt_025C_1v80/             
                    sta.log'…                                                                        
[19:13:59] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/12-openroad-staprepnr/nom_ff_n40C_1v95/             
                    sta.log'…                                                                        
[19:13:59] INFO     Skipping corner max_ss_100C_1v60 for STA (identical to            openroad.py:599
                    nom_ss_100C_1v60 at this stage)…                                                 
[19:13:59] INFO     Skipping corner max_ff_n40C_1v95 for STA (identical to            openroad.py:599
                    nom_ff_n40C_1v95 at this stage)…                                                 
[19:14:00] INFO     Finished STA for the nom_tt_025C_1v80 timing corner.              openroad.py:576
[19:14:00] INFO     Finished STA for the nom_ss_100C_1v60 timing corner.              openroad.py:576
[19:14:00] INFO     Finished STA for the nom_ff_n40C_1v95 timing corner.              openroad.py:576
┏━━━━━━━━━━━━━━━━━━━━━━┳━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┳━━━━━━┳━━━━━┓
┃                      ┃     ┃     ┃      ┃     ┃ of   ┃     ┃      ┃     ┃      ┃ of  ┃      ┃     ┃
┃                      ┃     ┃ Reg ┃      ┃     ┃ whi… ┃     ┃ Reg  ┃     ┃      ┃ wh… ┃      ┃     ┃
┃                      ┃ Ho… ┃ to  ┃      ┃ Ho… ┃ reg  ┃ Se… ┃ to   ┃     ┃ Set… ┃ reg ┃ Max  ┃ Max ┃
┃                      ┃ Wo… ┃ Reg ┃ Hold ┃ Vio ┃ to   ┃ Wo… ┃ Reg  ┃ Se… ┃ Vio  ┃ to  ┃ Cap  ┃ Sl… ┃
┃ Corner/Group         ┃ Sl… ┃ Pa… ┃ TNS  ┃ Co… ┃ reg  ┃ Sl… ┃ Pat… ┃ TNS ┃ Cou… ┃ reg ┃ Vio… ┃ Vi… ┃
┡━━━━━━━━━━━━━━━━━━━━━━╇━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━╇━━━━━━╇━━━━━┩
│ Overall              │ 3.… │ N/A │ 0.0… │ 0   │ 0    │ -4… │ N/A  │ -3… │ 11   │ 0   │ 0    │ 0   │
│ nom_tt_025C_1v80     │ 3.… │ N/A │ 0.0… │ 0   │ 0    │ 1.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
│ nom_ss_100C_1v60     │ 4.… │ N/A │ 0.0… │ 0   │ 0    │ -4… │ N/A  │ -3… │ 11   │ 0   │ 0    │ 0   │
│ nom_ff_n40C_1v95     │ 3.… │ N/A │ 0.0… │ 0   │ 0    │ 2.… │ N/A  │ 0.… │ 0    │ 0   │ 0    │ 0   │
└──────────────────────┴─────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┴──────┴─────┘
───────────────────────────────────── Floorplan Initialization ──────────────────────────────────────
[19:14:00] VERBOSE  Running 'OpenROAD.Floorplan' at                                      step.py:1122
                    'runs/mult8_2bits_1op_e17161/13-openroad-floorplan'…                             
[19:14:00] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/13-openroad-floorplan/openroad-floorpla             
                    n.log'…                                                                          
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading technology LEF file at                                                                       
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef'…                                                  
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 14 layers, 25 vias                         
Reading cell LEF file at                                                                             
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef'…                                                            
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.                                                    
                                                                                                     
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells                                    
Reading cell LEF file at                                                                             
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef'…                                                            
The NOWIREEXTENSIONATPIN statement will be ignored. See file                                         
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef at line 2.                                                    
                                                                                                     
[INFO ODB-0227] LEF file:                                                                            
/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/s
ky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef, created 4 library cells                                      
Reading top-level netlist at                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/06-yosys-synthesis/mult8
_2bits_1op_e17161.nl.v'…                                                                             
Linking design 'mult8_2bits_1op_e17161' from netlist…                                                
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[19:14:02] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[19:14:02] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[19:14:02] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[19:14:02] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
Using site height: 2.72 and site width: 0.46…                                                        
[INFO] Using absolute sizing for the floorplan.                                                      
[INFO IFP-0001] Added 10 rows of 84 site unithd.                                                     
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.                                
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.                                
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan                                          
[INFO] Floorplanned on a die area of 0.0 0.0 50.0 50.0 (µm).                                         
[INFO] Floorplanned on a core area of 5.52 10.88 44.16 38.08 (µm).                                   
Writing metric design__die__bbox: 0.0 0.0 50.0 50.0                                                  
Writing metric design__core__bbox: 5.52 10.88 44.16 38.08                                            
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Inverter                                 13      48.80                                               
Multi-Input combinational cell          288    2812.70                                               
Total                                   301    2861.49                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/13-openroad-floorplan/mu
lt8_2bits_1op_e17161.odb'…                                                                           
Writing netlist to                                                                                   
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/13-openroad-floorplan/mu
lt8_2bits_1op_e17161.nl.v'…                                                                          
Writing powered netlist to                                                                           
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/13-openroad-floorplan/mu
lt8_2bits_1op_e17161.pnl.v'…                                                                         
Writing layout to                                                                                    
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/13-openroad-floorplan/mu
lt8_2bits_1op_e17161.def'…                                                                           
Writing timing constraints to                                                                        
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/13-openroad-floorplan/mu
lt8_2bits_1op_e17161.sdc'…                                                                           
──────────────────── Check Antenna Properties of Macros Pins in Their LEF Views ─────────────────────
[19:14:02] VERBOSE  Running 'Odb.CheckMacroAntennaProperties' at                         step.py:1122
                    'runs/mult8_2bits_1op_e17161/14-odb-checkmacroantennaproperties'…                
[19:14:02] INFO     No cells provided, skipping…                                           odb.py:185
─────────────────────────────────────── Set Power Connections ───────────────────────────────────────
[19:14:02] VERBOSE  Running 'Odb.SetPowerConnections' at                                 step.py:1122
                    'runs/mult8_2bits_1op_e17161/15-odb-setpowerconnections'…                        
[19:14:02] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/15-odb-setpowerconnections/odb-setpower             
                    connections.log'…                                                                
────────────────────────────────────── Manual Macro Placement ───────────────────────────────────────
[19:14:03] VERBOSE  Running 'Odb.ManualMacroPlacement' at                                step.py:1122
                    'runs/mult8_2bits_1op_e17161/16-odb-manualmacroplacement'…                       
[19:14:03] INFO     No instances found, skipping 'Odb.ManualMacroPlacement'…               odb.py:417
───────────────────────────────────────────── Cut Rows ──────────────────────────────────────────────
[19:14:03] VERBOSE  Running 'OpenROAD.CutRows' at                                        step.py:1122
                    'runs/mult8_2bits_1op_e17161/17-openroad-cutrows'…                               
[19:14:03] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/17-openroad-cutrows/openroad-cutrows.lo             
                    g'…                                                                              
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/15-odb-setpowerconnectio
ns/mult8_2bits_1op_e17161.odb'…                                                                      
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[19:14:04] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[19:14:04] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[19:14:04] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[19:14:04] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Inverter                                 13      48.80                                               
Multi-Input combinational cell          288    2812.70                                               
Total                                   301    2861.49                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/17-openroad-cutrows/mult
8_2bits_1op_e17161.odb'…                                                                             
Writing layout to                                                                                    
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/17-openroad-cutrows/mult
8_2bits_1op_e17161.def'…                                                                             
──────────────────────────────────────── Tap/Decap Insertion ────────────────────────────────────────
[19:14:04] VERBOSE  Running 'OpenROAD.TapEndcapInsertion' at                             step.py:1122
                    'runs/mult8_2bits_1op_e17161/18-openroad-tapendcapinsertion'…                    
[19:14:04] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/18-openroad-tapendcapinsertion/openroad             
                    -tapendcapinsertion.log'…                                                        
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/17-openroad-cutrows/mult
8_2bits_1op_e17161.odb'…                                                                             
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[19:14:06] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[19:14:06] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[19:14:06] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[19:14:06] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO TAP-0004] Inserted 20 endcaps.                                                                 
[INFO TAP-0005] Inserted 12 tapcells.                                                                
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                                20      75.07                                               
Tap cell                                 12      15.01                                               
Inverter                                 13      48.80                                               
Multi-Input combinational cell          288    2812.70                                               
Total                                   333    2951.58                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/18-openroad-tapendcapins
ertion/mult8_2bits_1op_e17161.odb'…                                                                  
Writing netlist to                                                                                   
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/18-openroad-tapendcapins
ertion/mult8_2bits_1op_e17161.nl.v'…                                                                 
Writing powered netlist to                                                                           
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/18-openroad-tapendcapins
ertion/mult8_2bits_1op_e17161.pnl.v'…                                                                
Writing layout to                                                                                    
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/18-openroad-tapendcapins
ertion/mult8_2bits_1op_e17161.def'…                                                                  
Writing timing constraints to                                                                        
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/18-openroad-tapendcapins
ertion/mult8_2bits_1op_e17161.sdc'…                                                                  
─────────────────────────────────────── Add PDN obstructions ────────────────────────────────────────
[19:14:06] VERBOSE  Running 'Odb.AddPDNObstructions' at                                  step.py:1122
                    'runs/mult8_2bits_1op_e17161/19-odb-addpdnobstructions'…                         
[19:14:06] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping 'Odb.AddPDNObstructions'…  odb.py:533
─────────────────────────────── Power Distribution Network Generation ───────────────────────────────
[19:14:06] VERBOSE  Running 'OpenROAD.GeneratePDN' at                                    step.py:1122
                    'runs/mult8_2bits_1op_e17161/20-openroad-generatepdn'…                           
[19:14:06] INFO     'FP_PDN_CFG' not explicitly set, setting it to                   openroad.py:1174
                    /nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/l                 
                    ib/python3.11/site-packages/openlane/scripts/openroad/common/pdn                 
                    _cfg.tcl…                                                                        
[19:14:06] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/20-openroad-generatepdn/openroad-genera             
                    tepdn.log'…                                                                      
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/18-openroad-tapendcapins
ertion/mult8_2bits_1op_e17161.odb'…                                                                  
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[19:14:07] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[19:14:07] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[19:14:07] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[19:14:07] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
[INFO] Setting global connections...                                                                 
[INFO PDN-0001] Inserting grid: stdcell_grid                                                         
Setting global connections for newly added cells…                                                    
[INFO] Setting global connections...                                                                 
Updating metrics…                                                                                    
Cell type report:                       Count       Area                                             
Fill cell                                20      75.07                                               
Tap cell                                 12      15.01                                               
Inverter                                 13      48.80                                               
Multi-Input combinational cell          288    2812.70                                               
Total                                   333    2951.58                                               
Writing OpenROAD database to                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/20-openroad-generatepdn/
mult8_2bits_1op_e17161.odb'…                                                                         
Writing netlist to                                                                                   
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/20-openroad-generatepdn/
mult8_2bits_1op_e17161.nl.v'…                                                                        
Writing powered netlist to                                                                           
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/20-openroad-generatepdn/
mult8_2bits_1op_e17161.pnl.v'…                                                                       
Writing layout to                                                                                    
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/20-openroad-generatepdn/
mult8_2bits_1op_e17161.def'…                                                                         
Writing timing constraints to                                                                        
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/20-openroad-generatepdn/
mult8_2bits_1op_e17161.sdc'…                                                                         
[INFO PSM-0040] All shapes on net VPWR are connected.                                                
[INFO PSM-0040] All shapes on net VGND are connected.                                                
────────────────────────────────────── Remove PDN obstructions ──────────────────────────────────────
[19:14:07] VERBOSE  Running 'Odb.RemovePDNObstructions' at                               step.py:1122
                    'runs/mult8_2bits_1op_e17161/21-odb-removepdnobstructions'…                      
[19:14:07] INFO     'PDN_OBSTRUCTIONS' is not defined. Skipping                            odb.py:533
                    'Odb.RemovePDNObstructions'…                                                     
───────────────────────────────────────── Add Obstructions ──────────────────────────────────────────
[19:14:07] VERBOSE  Running 'Odb.AddRoutingObstructions' at                              step.py:1122
                    'runs/mult8_2bits_1op_e17161/22-odb-addroutingobstructions'…                     
[19:14:07] INFO     'ROUTING_OBSTRUCTIONS' is not defined. Skipping                        odb.py:533
                    'Odb.AddRoutingObstructions'…                                                    
───────────────────────────────────── Global Placement Skip IO ──────────────────────────────────────
[19:14:07] VERBOSE  Running 'OpenROAD.GlobalPlacementSkipIO' at                          step.py:1122
                    'runs/mult8_2bits_1op_e17161/23-openroad-globalplacementskipio'…                 
[19:14:07] INFO     'PL_TARGET_DENSITY_PCT' not explicitly set, using dynamically    openroad.py:1260
                    calculated target density: 100…                                                  
[19:14:07] VERBOSE  Logging subprocess to                                                step.py:1318
                    'runs/mult8_2bits_1op_e17161/23-openroad-globalplacementskipio/openr             
                    oad-globalplacementskipio.log'…                                                  
Reading OpenROAD database at                                                                         
'/home/gmun/Downloads/8Bits_corrigiendo1op_2Bits/runs/mult8_2bits_1op_e17161/20-openroad-generatepdn/
mult8_2bits_1op_e17161.odb'…                                                                         
Reading library file at                                                                              
'/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/
sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…                                              
Reading design constraints file at                                                                   
'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane
/scripts/base.sdc'…                                                                                  
[19:14:08] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Using clock __VIRTUAL_CLK__…                                                                  
[INFO] Setting output delay to: 2                                                                    
[INFO] Setting input delay to: 2                                                                     
[19:14:08] WARNING  [STA-0366] port '__VIRTUAL_CLK__' not found.                      openroad.py:235
[INFO] Setting load to: 0.033442                                                                     
[INFO] Setting clock uncertainty to: 0.25                                                            
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375        
[19:14:08] WARNING  [STA-0419] transition time can not be specified for virtual       openroad.py:235
                    clocks.                                                                          
[INFO] Setting timing derate to: 5%                                                                  
[19:14:08] WARNING  [STA-0450] virtual clock __VIRTUAL_CLK__ can not be propagated.   openroad.py:235
+ global_placement -density 1.0 -skip_io -pad_right 0 -pad_left 0 -init_wirelength_coef 0.25         
[INFO GPL-0002] DBU: 1000                                                                            
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um                                                       
[INFO GPL-0004] CoreBBox: (  5.520 10.880 ) ( 44.160 38.080 ) um                                     
[INFO GPL-0006] NumInstances:               333                                                      
[INFO GPL-0007] NumPlaceInstances:          301                                                      
[INFO GPL-0008] NumFixedInstances:           32                                                      
[INFO GPL-0009] NumDummyInstances:            0                                                      
[INFO GPL-0010] NumNets:                    317                                                      
[INFO GPL-0011] NumPins:                   1142                                                      
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 50.000 50.000 ) um                                     
[INFO GPL-0013] CoreBBox: (  5.520 10.880 ) ( 44.160 38.080 ) um                                     
[INFO GPL-0016] CoreArea:              1051.008 um^2                                                 
[INFO GPL-0017] NonPlaceInstsArea:       90.086 um^2                                                 
[INFO GPL-0018] PlaceInstsArea:        2861.494 um^2                                                 
[INFO GPL-0019] Util:                   297.786 %                                                    
[INFO GPL-0020] StdInstsArea:          2861.494 um^2                                                 
[INFO GPL-0021] MacroInstsArea:           0.000 um^2                                                 
[19:14:08] ERROR    [GPL-0301] Utilization 297.786 % exceeds 100%.                    openroad.py:233
Error: gpl.tcl, 79 GPL-0301                                                                          
Classic - Stage 23 - Global Placement Skip IO ━━━━━━━━━━━                              22/78 0:00:20
[19:14:09] WARNING  The following warnings were generated by the flow:                    flow.py:673
[19:14:09] WARNING  [Checker.LintWarnings] 465 Lint warnings found.                       flow.py:675
[19:14:09] WARNING  [OpenROAD.CheckSDCFiles] 'PNR_SDC_FILE' is not defined. Using generic flow.py:675
                    fallback SDC for OpenROAD PnR steps.                                             
[19:14:09] WARNING  [OpenROAD.CheckSDCFiles] 'SIGNOFF_SDC_FILE' is not defined. Using     flow.py:675
                    generic fallback SDC for OpenROAD PnR steps.                                     
[19:14:09] WARNING  [OpenROAD.Floorplan] [STA-0366] port '__VIRTUAL_CLK__' not found.     flow.py:675
                    (and 9 similar warnings)                                                         
[19:14:09] WARNING  [OpenROAD.Floorplan] [STA-0419] transition time can not be specified  flow.py:675
                    for virtual clocks. (and 4 similar warnings)                                     
[19:14:09] WARNING  [OpenROAD.Floorplan] [STA-0450] virtual clock __VIRTUAL_CLK__ can not flow.py:675
                    be propagated. (and 4 similar warnings)                                          
[19:14:09] ERROR    The following error was encountered while running the flow:       __main__.py:187
                    OpenROAD.GlobalPlacementSkipIO failed with the following errors:                 
                    [GPL-0301] Utilization 297.786 % exceeds 100%.                                   
[19:14:09] ERROR    OpenLane will now quit.                                           __main__.py:188
