LRUbackwardsrow

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004475                       # Number of seconds simulated
sim_ticks                                  4474651000                       # Number of ticks simulated
host_seconds                                     7.51                       # Real time elapsed on the host
sim_insts                                     3791524                       # Number of instructions simulated
sim_ops                                       7531373                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements            205109                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      1390975                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data       205125                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      1596100                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.128516                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements            463917                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst      4745521                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst       463933                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst      5209454                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.089056                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                    935295                       # number of replacements
system.l2.overall_hits::total                   56867                       # number of overall hits
system.l2.overall_misses::total                612191                       # number of overall misses
system.l2.overall_accesses::total              669058                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.915004                       # miss rate for overall accesses
