<stg><name>ludcmp</name>


<trans_list>

<trans id="254" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="2" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="3" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="31" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="32" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="36" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="37" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="40" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="68" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:1 %w_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_8_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %w_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_3_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64">
<![CDATA[
entry:3 %w_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_10_loc"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %w_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="w_6_loc"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:14 %store_ln12 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln12 = br void %VITIS_LOOP_13_2

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_2:0 %j_4 = load i6 %i

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2:1 %icmp_ln12 = icmp_eq  i6 %j_4, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_13_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_13_2:3 %add_ln12 = add i6 %j_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_13_2:4 %br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_2.split, void %VITIS_LOOP_31_7.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_13_2.split:0 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %j_4, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_13_2.split:1 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %j_4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_13_2.split:2 %zext_ln14 = zext i9 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_13_2.split:3 %add_ln14 = add i11 %tmp, i11 %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="6">
<![CDATA[
VITIS_LOOP_13_2.split:4 %zext_ln8 = zext i6 %j_4

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:5 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_13_2.split:6 %br_ln13 = br void %VITIS_LOOP_15_3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="32">
<![CDATA[
VITIS_LOOP_31_7.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_31_7.preheader:1 %store_ln29 = store i6 0, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_7.preheader:2 %br_ln29 = br void %VITIS_LOOP_31_7

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_3:0 %j = phi i6 %add_ln13, void %VITIS_LOOP_15_3.split, i6 0, void %VITIS_LOOP_13_2.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_3:1 %phi_mul = phi i12 %add_ln13_1, void %VITIS_LOOP_15_3.split, i12 0, void %VITIS_LOOP_13_2.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_15_3:2 %zext_ln13 = zext i12 %phi_mul

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_15_3:3 %add_ln13_1 = add i12 %phi_mul, i12 41

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_15_3:4 %icmp_ln13 = icmp_eq  i6 %j, i6 %j_4

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_3:5 %empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_15_3:6 %add_ln13 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_3:7 %br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_15_3.split, void %VITIS_LOOP_22_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="6">
<![CDATA[
VITIS_LOOP_15_3.split:0 %zext_ln14_1 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_15_3.split:1 %add_ln14_1 = add i11 %add_ln14, i11 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_15_3.split:2 %zext_ln14_2 = zext i11 %add_ln14_1

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:3 %A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_15_3.split:6 %A_load = load i11 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_5.preheader:0 %br_ln20 = br void %VITIS_LOOP_22_5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_15_3.split:6 %A_load = load i11 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:7 %w_6 = bitcast i64 %A_load

]]></Node>
<StgValue><ssdm name="w_6"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="11" op_4_bw="64" op_5_bw="6" op_6_bw="64" op_7_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:8 %call_ln14 = call void @ludcmp_Pipeline_VITIS_LOOP_15_3, i64 %w_6, i6 %j, i11 %add_ln14, i64 %A, i6 %j, i64 %w_6_loc

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="11" op_4_bw="64" op_5_bw="6" op_6_bw="64" op_7_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:8 %call_ln14 = call void @ludcmp_Pipeline_VITIS_LOOP_15_3, i64 %w_6, i6 %j, i11 %add_ln14, i64 %A, i6 %j, i64 %w_6_loc

]]></Node>
<StgValue><ssdm name="call_ln14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:4 %A_addr_3 = getelementptr i64 %A, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:10 %A_load_3 = load i11 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:10 %A_load_3 = load i11 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:9 %w_6_loc_load = load i64 %w_6_loc

]]></Node>
<StgValue><ssdm name="w_6_loc_load"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:11 %bitcast_ln18 = bitcast i64 %A_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="124" st_id="10" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="126" st_id="12" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="132" st_id="18" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="134" st_id="20" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="135" st_id="21" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="136" st_id="22" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="137" st_id="23" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="138" st_id="24" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="139" st_id="25" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="140" st_id="26" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="141" st_id="27" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="142" st_id="28" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="143" st_id="29" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="144" st_id="30" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:12 %div = ddiv i64 %w_6_loc_load, i64 %bitcast_ln18

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="145" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:5 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="146" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_3.split:13 %bitcast_ln18_1 = bitcast i64 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1"/></StgValue>
</operation>

<operation id="147" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:14 %store_ln18 = store i64 %bitcast_ln18_1, i11 %A_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="148" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_3.split:15 %br_ln13 = br void %VITIS_LOOP_15_3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="149" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
VITIS_LOOP_22_5:0 %j_2 = phi i11 %add_ln20, void %VITIS_LOOP_22_5.split, i11 %zext_ln8, void %VITIS_LOOP_22_5.preheader

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="150" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_22_5:1 %icmp_ln20 = icmp_eq  i11 %j_2, i11 40

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="151" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_22_5:2 %empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 40, i64 0

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="152" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5:3 %br_ln20 = br i1 %icmp_ln20, void %VITIS_LOOP_22_5.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="153" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_22_5.split:0 %add_ln21 = add i11 %add_ln14, i11 %j_2

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="154" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_22_5.split:1 %zext_ln21 = zext i11 %add_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:2 %A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="156" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_22_5.split:4 %A_load_2 = load i11 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="157" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_22_5.split:10 %add_ln20 = add i11 %j_2, i11 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="158" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc58:0 %store_ln12 = store i6 %add_ln12, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="159" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:1 %br_ln12 = br void %VITIS_LOOP_13_2

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="160" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_22_5.split:4 %A_load_2 = load i11 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="161" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:5 %w_8 = bitcast i64 %A_load_2

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="162" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="11" op_4_bw="64" op_5_bw="11" op_6_bw="64" op_7_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:6 %call_ln21 = call void @ludcmp_Pipeline_VITIS_LOOP_22_5, i64 %w_8, i6 %j_4, i11 %add_ln14, i64 %A, i11 %j_2, i64 %w_10_loc

]]></Node>
<StgValue><ssdm name="call_ln21"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="163" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="11" op_4_bw="64" op_5_bw="11" op_6_bw="64" op_7_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:6 %call_ln21 = call void @ludcmp_Pipeline_VITIS_LOOP_22_5, i64 %w_8, i6 %j_4, i11 %add_ln14, i64 %A, i11 %j_2, i64 %w_10_loc

]]></Node>
<StgValue><ssdm name="call_ln21"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="164" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:3 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="165" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:7 %w_10_loc_load = load i64 %w_10_loc

]]></Node>
<StgValue><ssdm name="w_10_loc_load"/></StgValue>
</operation>

<operation id="166" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_22_5.split:8 %bitcast_ln25 = bitcast i64 %w_10_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln25"/></StgValue>
</operation>

<operation id="167" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="64" op_1_bw="11" op_2_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:9 %store_ln25 = store i64 %bitcast_ln25, i11 %A_addr_2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="168" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_22_5.split:11 %br_ln20 = br void %VITIS_LOOP_22_5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="169" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_7:0 %i_4 = load i6 %i_1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="170" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_31_7:1 %icmp_ln29 = icmp_eq  i6 %i_4, i6 40

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="171" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_31_7:2 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="172" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_31_7:3 %add_ln29 = add i6 %i_4, i6 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="173" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_7:4 %br_ln29 = br i1 %icmp_ln29, void %VITIS_LOOP_31_7.split, void %VITIS_LOOP_38_9.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_7.split:0 %zext_ln29 = zext i6 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_7.split:6 %b_addr = getelementptr i64 %b, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="176" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_7.split:7 %b_load = load i6 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_31_7.split:14 %store_ln29 = store i6 %add_ln29, i6 %i_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
VITIS_LOOP_38_9.preheader:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="179" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32">
<![CDATA[
VITIS_LOOP_38_9.preheader:1 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="180" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_38_9.preheader:2 %store_ln36 = store i7 39, i7 %i_2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="181" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_38_9.preheader:3 %store_ln36 = store i6 40, i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_38_9.preheader:4 %br_ln36 = br void %VITIS_LOOP_38_9

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="183" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_31_7.split:1 %tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_4, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
VITIS_LOOP_31_7.split:2 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %i_4, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="185" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_31_7.split:3 %zext_ln32 = zext i9 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="186" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_31_7.split:4 %add_ln32 = add i11 %tmp_2, i11 %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="187" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_31_7.split:7 %b_load = load i6 %b_addr

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="188" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_31_7.split:8 %w = bitcast i64 %b_load

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="189" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="11" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
VITIS_LOOP_31_7.split:9 %call_ln30 = call void @ludcmp_Pipeline_VITIS_LOOP_31_7, i64 %w, i6 %i_4, i11 %add_ln32, i64 %A, i64 %y, i64 %w_3_loc

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="190" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="11" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
VITIS_LOOP_31_7.split:9 %call_ln30 = call void @ludcmp_Pipeline_VITIS_LOOP_31_7, i64 %w, i6 %i_4, i11 %add_ln32, i64 %A, i64 %y, i64 %w_3_loc

]]></Node>
<StgValue><ssdm name="call_ln30"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="191" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_7.split:5 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="192" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_31_7.split:10 %w_3_loc_load = load i64 %w_3_loc

]]></Node>
<StgValue><ssdm name="w_3_loc_load"/></StgValue>
</operation>

<operation id="193" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_31_7.split:11 %bitcast_ln33 = bitcast i64 %w_3_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln33"/></StgValue>
</operation>

<operation id="194" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_31_7.split:12 %y_addr_1 = getelementptr i64 %y, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="y_addr_1"/></StgValue>
</operation>

<operation id="195" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
VITIS_LOOP_31_7.split:13 %store_ln33 = store i64 %bitcast_ln33, i6 %y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="196" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_31_7.split:15 %br_ln29 = br void %VITIS_LOOP_31_7

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="197" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_9:0 %i_5 = load i7 %i_2

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="198" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_38_9:1 %trunc_ln36 = trunc i7 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="199" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_38_9:2 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="200" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_38_9:3 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="201" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_38_9:4 %br_ln36 = br i1 %tmp_6, void %VITIS_LOOP_38_9.split, void %for.end112

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="202" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_38_9.split:1 %zext_ln36 = zext i7 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="203" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:11 %y_addr = getelementptr i64 %y, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="204" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_38_9.split:12 %y_load = load i6 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="205" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_38_9.split:22 %add_ln36 = add i7 %i_5, i7 127

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="206" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:24 %store_ln36 = store i7 %add_ln36, i7 %i_2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="207" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
for.end112:0 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:0 %indvars_iv_load = load i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="7">
<![CDATA[
VITIS_LOOP_38_9.split:2 %zext_ln39 = zext i7 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="210" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
VITIS_LOOP_38_9.split:3 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln36, i5 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_38_9.split:4 %tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %i_5, i3 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="212" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_38_9.split:5 %zext_ln39_1 = zext i10 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="213" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_38_9.split:6 %add_ln39 = add i11 %tmp_4, i11 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="214" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_38_9.split:7 %add_ln40 = add i11 %add_ln39, i11 %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="215" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_38_9.split:12 %y_load = load i6 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="216" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:13 %w_7 = bitcast i64 %y_load

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="11" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:14 %call_ln36 = call void @ludcmp_Pipeline_VITIS_LOOP_38_9, i6 %indvars_iv_load, i64 %w_7, i11 %add_ln39, i64 %A, i64 %x, i64 %w_8_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>

<operation id="218" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_38_9.split:23 %add_ln36_1 = add i6 %indvars_iv_load, i6 63

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="219" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:25 %store_ln36 = store i6 %add_ln36_1, i6 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="220" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="11" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:14 %call_ln36 = call void @ludcmp_Pipeline_VITIS_LOOP_38_9, i6 %indvars_iv_load, i64 %w_7, i11 %add_ln39, i64 %A, i64 %x, i64 %w_8_loc

]]></Node>
<StgValue><ssdm name="call_ln36"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="221" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_38_9.split:8 %zext_ln40 = zext i11 %add_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="222" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:9 %A_addr_4 = getelementptr i64 %A, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="223" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:16 %A_load_4 = load i11 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="224" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="11" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:16 %A_load_4 = load i11 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="225" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:15 %w_8_loc_load = load i64 %w_8_loc

]]></Node>
<StgValue><ssdm name="w_8_loc_load"/></StgValue>
</operation>

<operation id="226" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:17 %bitcast_ln40 = bitcast i64 %A_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="227" st_id="46" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="228" st_id="47" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="229" st_id="48" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="230" st_id="49" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="231" st_id="50" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="232" st_id="51" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="233" st_id="52" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="234" st_id="53" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="235" st_id="54" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="236" st_id="55" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="237" st_id="56" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="238" st_id="57" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="239" st_id="58" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="240" st_id="59" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="241" st_id="60" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="242" st_id="61" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="243" st_id="62" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="244" st_id="63" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="245" st_id="64" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="246" st_id="65" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="247" st_id="66" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="248" st_id="67" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:18 %div1 = ddiv i64 %w_8_loc_load, i64 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="249" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:10 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="250" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:19 %bitcast_ln40_1 = bitcast i64 %div1

]]></Node>
<StgValue><ssdm name="bitcast_ln40_1"/></StgValue>
</operation>

<operation id="251" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_38_9.split:20 %x_addr = getelementptr i64 %x, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="252" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="6" op_2_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:21 %store_ln40 = store i64 %bitcast_ln40_1, i6 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="253" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_38_9.split:26 %br_ln36 = br void %VITIS_LOOP_38_9

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="330" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="331" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="332" name="x" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="333" name="y" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="335" from="StgValue_334" to="i" fromId="334" toId="69">
</dataflow>
<dataflow id="337" from="StgValue_336" to="w_8_loc" fromId="336" toId="70">
</dataflow>
<dataflow id="338" from="StgValue_336" to="w_3_loc" fromId="336" toId="71">
</dataflow>
<dataflow id="339" from="StgValue_336" to="w_10_loc" fromId="336" toId="72">
</dataflow>
<dataflow id="340" from="StgValue_336" to="w_6_loc" fromId="336" toId="73">
</dataflow>
<dataflow id="342" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="341" toId="74">
</dataflow>
<dataflow id="344" from="empty_1" to="spectopmodule_ln3" fromId="343" toId="74">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="345" toId="75">
</dataflow>
<dataflow id="347" from="A" to="specinterface_ln0" fromId="330" toId="75">
</dataflow>
<dataflow id="349" from="empty" to="specinterface_ln0" fromId="348" toId="75">
</dataflow>
<dataflow id="351" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="352" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="354" from="empty_0" to="specinterface_ln0" fromId="353" toId="75">
</dataflow>
<dataflow id="356" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="75">
</dataflow>
<dataflow id="357" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="358" from="empty_0" to="specinterface_ln0" fromId="353" toId="75">
</dataflow>
<dataflow id="359" from="empty_0" to="specinterface_ln0" fromId="353" toId="75">
</dataflow>
<dataflow id="360" from="empty_0" to="specinterface_ln0" fromId="353" toId="75">
</dataflow>
<dataflow id="361" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="362" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="363" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="364" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="365" from="empty_0" to="specinterface_ln0" fromId="353" toId="75">
</dataflow>
<dataflow id="366" from="empty_0" to="specinterface_ln0" fromId="353" toId="75">
</dataflow>
<dataflow id="367" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="75">
</dataflow>
<dataflow id="368" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="75">
</dataflow>
<dataflow id="370" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="369" toId="76">
</dataflow>
<dataflow id="371" from="A" to="specbitsmap_ln0" fromId="330" toId="76">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="345" toId="77">
</dataflow>
<dataflow id="373" from="b" to="specinterface_ln0" fromId="331" toId="77">
</dataflow>
<dataflow id="374" from="empty" to="specinterface_ln0" fromId="348" toId="77">
</dataflow>
<dataflow id="375" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="376" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="377" from="empty_0" to="specinterface_ln0" fromId="353" toId="77">
</dataflow>
<dataflow id="378" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="77">
</dataflow>
<dataflow id="379" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="380" from="empty_0" to="specinterface_ln0" fromId="353" toId="77">
</dataflow>
<dataflow id="381" from="empty_0" to="specinterface_ln0" fromId="353" toId="77">
</dataflow>
<dataflow id="382" from="empty_0" to="specinterface_ln0" fromId="353" toId="77">
</dataflow>
<dataflow id="383" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="384" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="385" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="386" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="387" from="empty_0" to="specinterface_ln0" fromId="353" toId="77">
</dataflow>
<dataflow id="388" from="empty_0" to="specinterface_ln0" fromId="353" toId="77">
</dataflow>
<dataflow id="389" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="77">
</dataflow>
<dataflow id="390" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="77">
</dataflow>
<dataflow id="391" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="369" toId="78">
</dataflow>
<dataflow id="392" from="b" to="specbitsmap_ln0" fromId="331" toId="78">
</dataflow>
<dataflow id="393" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="345" toId="79">
</dataflow>
<dataflow id="394" from="x" to="specinterface_ln0" fromId="332" toId="79">
</dataflow>
<dataflow id="395" from="empty" to="specinterface_ln0" fromId="348" toId="79">
</dataflow>
<dataflow id="396" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="397" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="398" from="empty_0" to="specinterface_ln0" fromId="353" toId="79">
</dataflow>
<dataflow id="399" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="79">
</dataflow>
<dataflow id="400" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="401" from="empty_0" to="specinterface_ln0" fromId="353" toId="79">
</dataflow>
<dataflow id="402" from="empty_0" to="specinterface_ln0" fromId="353" toId="79">
</dataflow>
<dataflow id="403" from="empty_0" to="specinterface_ln0" fromId="353" toId="79">
</dataflow>
<dataflow id="404" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="405" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="406" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="407" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="408" from="empty_0" to="specinterface_ln0" fromId="353" toId="79">
</dataflow>
<dataflow id="409" from="empty_0" to="specinterface_ln0" fromId="353" toId="79">
</dataflow>
<dataflow id="410" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="79">
</dataflow>
<dataflow id="411" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="79">
</dataflow>
<dataflow id="412" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="369" toId="80">
</dataflow>
<dataflow id="413" from="x" to="specbitsmap_ln0" fromId="332" toId="80">
</dataflow>
<dataflow id="414" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="345" toId="81">
</dataflow>
<dataflow id="415" from="y" to="specinterface_ln0" fromId="333" toId="81">
</dataflow>
<dataflow id="416" from="empty" to="specinterface_ln0" fromId="348" toId="81">
</dataflow>
<dataflow id="417" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="418" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="419" from="empty_0" to="specinterface_ln0" fromId="353" toId="81">
</dataflow>
<dataflow id="420" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="81">
</dataflow>
<dataflow id="421" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="422" from="empty_0" to="specinterface_ln0" fromId="353" toId="81">
</dataflow>
<dataflow id="423" from="empty_0" to="specinterface_ln0" fromId="353" toId="81">
</dataflow>
<dataflow id="424" from="empty_0" to="specinterface_ln0" fromId="353" toId="81">
</dataflow>
<dataflow id="425" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="426" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="427" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="428" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="429" from="empty_0" to="specinterface_ln0" fromId="353" toId="81">
</dataflow>
<dataflow id="430" from="empty_0" to="specinterface_ln0" fromId="353" toId="81">
</dataflow>
<dataflow id="431" from="StgValue_355" to="specinterface_ln0" fromId="355" toId="81">
</dataflow>
<dataflow id="432" from="StgValue_350" to="specinterface_ln0" fromId="350" toId="81">
</dataflow>
<dataflow id="433" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="369" toId="82">
</dataflow>
<dataflow id="434" from="y" to="specbitsmap_ln0" fromId="333" toId="82">
</dataflow>
<dataflow id="436" from="StgValue_435" to="store_ln12" fromId="435" toId="83">
</dataflow>
<dataflow id="437" from="i" to="store_ln12" fromId="69" toId="83">
</dataflow>
<dataflow id="438" from="i" to="j_4" fromId="69" toId="85">
</dataflow>
<dataflow id="439" from="j_4" to="icmp_ln12" fromId="85" toId="86">
</dataflow>
<dataflow id="441" from="StgValue_440" to="icmp_ln12" fromId="440" toId="86">
</dataflow>
<dataflow id="443" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="442" toId="87">
</dataflow>
<dataflow id="445" from="StgValue_444" to="empty" fromId="444" toId="87">
</dataflow>
<dataflow id="446" from="StgValue_444" to="empty" fromId="444" toId="87">
</dataflow>
<dataflow id="447" from="StgValue_444" to="empty" fromId="444" toId="87">
</dataflow>
<dataflow id="448" from="j_4" to="add_ln12" fromId="85" toId="88">
</dataflow>
<dataflow id="450" from="StgValue_449" to="add_ln12" fromId="449" toId="88">
</dataflow>
<dataflow id="451" from="icmp_ln12" to="br_ln12" fromId="86" toId="89">
</dataflow>
<dataflow id="453" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp" fromId="452" toId="90">
</dataflow>
<dataflow id="454" from="j_4" to="tmp" fromId="85" toId="90">
</dataflow>
<dataflow id="456" from="StgValue_455" to="tmp" fromId="455" toId="90">
</dataflow>
<dataflow id="458" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_1" fromId="457" toId="91">
</dataflow>
<dataflow id="459" from="j_4" to="tmp_1" fromId="85" toId="91">
</dataflow>
<dataflow id="461" from="StgValue_460" to="tmp_1" fromId="460" toId="91">
</dataflow>
<dataflow id="462" from="tmp_1" to="zext_ln14" fromId="91" toId="92">
</dataflow>
<dataflow id="463" from="tmp" to="add_ln14" fromId="90" toId="93">
</dataflow>
<dataflow id="464" from="zext_ln14" to="add_ln14" fromId="92" toId="93">
</dataflow>
<dataflow id="465" from="j_4" to="zext_ln8" fromId="85" toId="94">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="466" toId="95">
</dataflow>
<dataflow id="469" from="empty_10" to="specloopname_ln8" fromId="468" toId="95">
</dataflow>
<dataflow id="470" from="StgValue_334" to="i_1" fromId="334" toId="97">
</dataflow>
<dataflow id="471" from="StgValue_435" to="store_ln29" fromId="435" toId="98">
</dataflow>
<dataflow id="472" from="i_1" to="store_ln29" fromId="97" toId="98">
</dataflow>
<dataflow id="473" from="add_ln13" to="j" fromId="106" toId="100">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="474" from="br_ln13" to="j" fromId="148" toId="100">
<BackEdge/>
</dataflow>
<dataflow id="475" from="StgValue_435" to="j" fromId="435" toId="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="476" from="br_ln13" to="j" fromId="96" toId="100">
</dataflow>
<dataflow id="477" from="add_ln13_1" to="phi_mul" fromId="103" toId="101">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="478" from="br_ln13" to="phi_mul" fromId="148" toId="101">
<BackEdge/>
</dataflow>
<dataflow id="480" from="StgValue_479" to="phi_mul" fromId="479" toId="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="481" from="br_ln13" to="phi_mul" fromId="96" toId="101">
</dataflow>
<dataflow id="482" from="phi_mul" to="zext_ln13" fromId="101" toId="102">
</dataflow>
<dataflow id="483" from="phi_mul" to="add_ln13_1" fromId="101" toId="103">
</dataflow>
<dataflow id="485" from="StgValue_484" to="add_ln13_1" fromId="484" toId="103">
</dataflow>
<dataflow id="486" from="j" to="icmp_ln13" fromId="100" toId="104">
</dataflow>
<dataflow id="487" from="j_4" to="icmp_ln13" fromId="85" toId="104">
</dataflow>
<dataflow id="488" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="442" toId="105">
</dataflow>
<dataflow id="490" from="StgValue_489" to="empty_14" fromId="489" toId="105">
</dataflow>
<dataflow id="492" from="StgValue_491" to="empty_14" fromId="491" toId="105">
</dataflow>
<dataflow id="493" from="StgValue_489" to="empty_14" fromId="489" toId="105">
</dataflow>
<dataflow id="494" from="j" to="add_ln13" fromId="100" toId="106">
</dataflow>
<dataflow id="495" from="StgValue_449" to="add_ln13" fromId="449" toId="106">
</dataflow>
<dataflow id="496" from="icmp_ln13" to="br_ln13" fromId="104" toId="107">
</dataflow>
<dataflow id="497" from="j" to="zext_ln14_1" fromId="100" toId="108">
</dataflow>
<dataflow id="498" from="add_ln14" to="add_ln14_1" fromId="93" toId="109">
</dataflow>
<dataflow id="499" from="zext_ln14_1" to="add_ln14_1" fromId="108" toId="109">
</dataflow>
<dataflow id="500" from="add_ln14_1" to="zext_ln14_2" fromId="109" toId="110">
</dataflow>
<dataflow id="501" from="A" to="A_addr" fromId="330" toId="111">
</dataflow>
<dataflow id="502" from="StgValue_489" to="A_addr" fromId="489" toId="111">
</dataflow>
<dataflow id="503" from="zext_ln14_2" to="A_addr" fromId="110" toId="111">
</dataflow>
<dataflow id="504" from="A_addr" to="A_load" fromId="111" toId="112">
</dataflow>
<dataflow id="505" from="A_addr" to="A_load" fromId="111" toId="114">
</dataflow>
<dataflow id="506" from="A_load" to="w_6" fromId="114" toId="115">
</dataflow>
<dataflow id="508" from="ludcmp_Pipeline_VITIS_LOOP_15_3" to="call_ln14" fromId="507" toId="116">
</dataflow>
<dataflow id="509" from="w_6" to="call_ln14" fromId="115" toId="116">
</dataflow>
<dataflow id="510" from="j" to="call_ln14" fromId="100" toId="116">
</dataflow>
<dataflow id="511" from="add_ln14" to="call_ln14" fromId="93" toId="116">
</dataflow>
<dataflow id="512" from="A" to="call_ln14" fromId="330" toId="116">
</dataflow>
<dataflow id="513" from="j" to="call_ln14" fromId="100" toId="116">
</dataflow>
<dataflow id="514" from="w_6_loc" to="call_ln14" fromId="73" toId="116">
</dataflow>
<dataflow id="515" from="ludcmp_Pipeline_VITIS_LOOP_15_3" to="call_ln14" fromId="507" toId="117">
</dataflow>
<dataflow id="516" from="w_6" to="call_ln14" fromId="115" toId="117">
</dataflow>
<dataflow id="517" from="j" to="call_ln14" fromId="100" toId="117">
</dataflow>
<dataflow id="518" from="add_ln14" to="call_ln14" fromId="93" toId="117">
</dataflow>
<dataflow id="519" from="A" to="call_ln14" fromId="330" toId="117">
</dataflow>
<dataflow id="520" from="j" to="call_ln14" fromId="100" toId="117">
</dataflow>
<dataflow id="521" from="w_6_loc" to="call_ln14" fromId="73" toId="117">
</dataflow>
<dataflow id="522" from="A" to="A_addr_3" fromId="330" toId="118">
</dataflow>
<dataflow id="523" from="StgValue_489" to="A_addr_3" fromId="489" toId="118">
</dataflow>
<dataflow id="524" from="zext_ln13" to="A_addr_3" fromId="102" toId="118">
</dataflow>
<dataflow id="525" from="A_addr_3" to="A_load_3" fromId="118" toId="119">
</dataflow>
<dataflow id="526" from="A_addr_3" to="A_load_3" fromId="118" toId="120">
</dataflow>
<dataflow id="527" from="w_6_loc" to="w_6_loc_load" fromId="73" toId="121">
</dataflow>
<dataflow id="528" from="A_load_3" to="bitcast_ln18" fromId="120" toId="122">
</dataflow>
<dataflow id="529" from="w_6_loc_load" to="div" fromId="121" toId="123">
</dataflow>
<dataflow id="530" from="bitcast_ln18" to="div" fromId="122" toId="123">
</dataflow>
<dataflow id="531" from="w_6_loc_load" to="div" fromId="121" toId="124">
</dataflow>
<dataflow id="532" from="bitcast_ln18" to="div" fromId="122" toId="124">
</dataflow>
<dataflow id="533" from="w_6_loc_load" to="div" fromId="121" toId="125">
</dataflow>
<dataflow id="534" from="bitcast_ln18" to="div" fromId="122" toId="125">
</dataflow>
<dataflow id="535" from="w_6_loc_load" to="div" fromId="121" toId="126">
</dataflow>
<dataflow id="536" from="bitcast_ln18" to="div" fromId="122" toId="126">
</dataflow>
<dataflow id="537" from="w_6_loc_load" to="div" fromId="121" toId="127">
</dataflow>
<dataflow id="538" from="bitcast_ln18" to="div" fromId="122" toId="127">
</dataflow>
<dataflow id="539" from="w_6_loc_load" to="div" fromId="121" toId="128">
</dataflow>
<dataflow id="540" from="bitcast_ln18" to="div" fromId="122" toId="128">
</dataflow>
<dataflow id="541" from="w_6_loc_load" to="div" fromId="121" toId="129">
</dataflow>
<dataflow id="542" from="bitcast_ln18" to="div" fromId="122" toId="129">
</dataflow>
<dataflow id="543" from="w_6_loc_load" to="div" fromId="121" toId="130">
</dataflow>
<dataflow id="544" from="bitcast_ln18" to="div" fromId="122" toId="130">
</dataflow>
<dataflow id="545" from="w_6_loc_load" to="div" fromId="121" toId="131">
</dataflow>
<dataflow id="546" from="bitcast_ln18" to="div" fromId="122" toId="131">
</dataflow>
<dataflow id="547" from="w_6_loc_load" to="div" fromId="121" toId="132">
</dataflow>
<dataflow id="548" from="bitcast_ln18" to="div" fromId="122" toId="132">
</dataflow>
<dataflow id="549" from="w_6_loc_load" to="div" fromId="121" toId="133">
</dataflow>
<dataflow id="550" from="bitcast_ln18" to="div" fromId="122" toId="133">
</dataflow>
<dataflow id="551" from="w_6_loc_load" to="div" fromId="121" toId="134">
</dataflow>
<dataflow id="552" from="bitcast_ln18" to="div" fromId="122" toId="134">
</dataflow>
<dataflow id="553" from="w_6_loc_load" to="div" fromId="121" toId="135">
</dataflow>
<dataflow id="554" from="bitcast_ln18" to="div" fromId="122" toId="135">
</dataflow>
<dataflow id="555" from="w_6_loc_load" to="div" fromId="121" toId="136">
</dataflow>
<dataflow id="556" from="bitcast_ln18" to="div" fromId="122" toId="136">
</dataflow>
<dataflow id="557" from="w_6_loc_load" to="div" fromId="121" toId="137">
</dataflow>
<dataflow id="558" from="bitcast_ln18" to="div" fromId="122" toId="137">
</dataflow>
<dataflow id="559" from="w_6_loc_load" to="div" fromId="121" toId="138">
</dataflow>
<dataflow id="560" from="bitcast_ln18" to="div" fromId="122" toId="138">
</dataflow>
<dataflow id="561" from="w_6_loc_load" to="div" fromId="121" toId="139">
</dataflow>
<dataflow id="562" from="bitcast_ln18" to="div" fromId="122" toId="139">
</dataflow>
<dataflow id="563" from="w_6_loc_load" to="div" fromId="121" toId="140">
</dataflow>
<dataflow id="564" from="bitcast_ln18" to="div" fromId="122" toId="140">
</dataflow>
<dataflow id="565" from="w_6_loc_load" to="div" fromId="121" toId="141">
</dataflow>
<dataflow id="566" from="bitcast_ln18" to="div" fromId="122" toId="141">
</dataflow>
<dataflow id="567" from="w_6_loc_load" to="div" fromId="121" toId="142">
</dataflow>
<dataflow id="568" from="bitcast_ln18" to="div" fromId="122" toId="142">
</dataflow>
<dataflow id="569" from="w_6_loc_load" to="div" fromId="121" toId="143">
</dataflow>
<dataflow id="570" from="bitcast_ln18" to="div" fromId="122" toId="143">
</dataflow>
<dataflow id="571" from="w_6_loc_load" to="div" fromId="121" toId="144">
</dataflow>
<dataflow id="572" from="bitcast_ln18" to="div" fromId="122" toId="144">
</dataflow>
<dataflow id="573" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="466" toId="145">
</dataflow>
<dataflow id="575" from="empty_7" to="specloopname_ln8" fromId="574" toId="145">
</dataflow>
<dataflow id="576" from="div" to="bitcast_ln18_1" fromId="144" toId="146">
</dataflow>
<dataflow id="577" from="bitcast_ln18_1" to="store_ln18" fromId="146" toId="147">
</dataflow>
<dataflow id="578" from="A_addr" to="store_ln18" fromId="111" toId="147">
</dataflow>
<dataflow id="579" from="add_ln20" to="j_2" fromId="157" toId="149">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="580" from="br_ln20" to="j_2" fromId="168" toId="149">
<BackEdge/>
</dataflow>
<dataflow id="581" from="zext_ln8" to="j_2" fromId="94" toId="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="582" from="br_ln20" to="j_2" fromId="113" toId="149">
</dataflow>
<dataflow id="583" from="j_2" to="icmp_ln20" fromId="149" toId="150">
</dataflow>
<dataflow id="585" from="StgValue_584" to="icmp_ln20" fromId="584" toId="150">
</dataflow>
<dataflow id="586" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="442" toId="151">
</dataflow>
<dataflow id="587" from="StgValue_336" to="empty_15" fromId="336" toId="151">
</dataflow>
<dataflow id="588" from="StgValue_444" to="empty_15" fromId="444" toId="151">
</dataflow>
<dataflow id="589" from="StgValue_489" to="empty_15" fromId="489" toId="151">
</dataflow>
<dataflow id="590" from="icmp_ln20" to="br_ln20" fromId="150" toId="152">
</dataflow>
<dataflow id="591" from="add_ln14" to="add_ln21" fromId="93" toId="153">
</dataflow>
<dataflow id="592" from="j_2" to="add_ln21" fromId="149" toId="153">
</dataflow>
<dataflow id="593" from="add_ln21" to="zext_ln21" fromId="153" toId="154">
</dataflow>
<dataflow id="594" from="A" to="A_addr_2" fromId="330" toId="155">
</dataflow>
<dataflow id="595" from="StgValue_489" to="A_addr_2" fromId="489" toId="155">
</dataflow>
<dataflow id="596" from="zext_ln21" to="A_addr_2" fromId="154" toId="155">
</dataflow>
<dataflow id="597" from="A_addr_2" to="A_load_2" fromId="155" toId="156">
</dataflow>
<dataflow id="598" from="j_2" to="add_ln20" fromId="149" toId="157">
</dataflow>
<dataflow id="600" from="StgValue_599" to="add_ln20" fromId="599" toId="157">
</dataflow>
<dataflow id="601" from="add_ln12" to="store_ln12" fromId="88" toId="158">
</dataflow>
<dataflow id="602" from="i" to="store_ln12" fromId="69" toId="158">
</dataflow>
<dataflow id="603" from="A_addr_2" to="A_load_2" fromId="155" toId="160">
</dataflow>
<dataflow id="604" from="A_load_2" to="w_8" fromId="160" toId="161">
</dataflow>
<dataflow id="606" from="ludcmp_Pipeline_VITIS_LOOP_22_5" to="call_ln21" fromId="605" toId="162">
</dataflow>
<dataflow id="607" from="w_8" to="call_ln21" fromId="161" toId="162">
</dataflow>
<dataflow id="608" from="j_4" to="call_ln21" fromId="85" toId="162">
</dataflow>
<dataflow id="609" from="add_ln14" to="call_ln21" fromId="93" toId="162">
</dataflow>
<dataflow id="610" from="A" to="call_ln21" fromId="330" toId="162">
</dataflow>
<dataflow id="611" from="j_2" to="call_ln21" fromId="149" toId="162">
</dataflow>
<dataflow id="612" from="w_10_loc" to="call_ln21" fromId="72" toId="162">
</dataflow>
<dataflow id="613" from="ludcmp_Pipeline_VITIS_LOOP_22_5" to="call_ln21" fromId="605" toId="163">
</dataflow>
<dataflow id="614" from="w_8" to="call_ln21" fromId="161" toId="163">
</dataflow>
<dataflow id="615" from="j_4" to="call_ln21" fromId="85" toId="163">
</dataflow>
<dataflow id="616" from="add_ln14" to="call_ln21" fromId="93" toId="163">
</dataflow>
<dataflow id="617" from="A" to="call_ln21" fromId="330" toId="163">
</dataflow>
<dataflow id="618" from="j_2" to="call_ln21" fromId="149" toId="163">
</dataflow>
<dataflow id="619" from="w_10_loc" to="call_ln21" fromId="72" toId="163">
</dataflow>
<dataflow id="620" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="466" toId="164">
</dataflow>
<dataflow id="622" from="empty_9" to="specloopname_ln8" fromId="621" toId="164">
</dataflow>
<dataflow id="623" from="w_10_loc" to="w_10_loc_load" fromId="72" toId="165">
</dataflow>
<dataflow id="624" from="w_10_loc_load" to="bitcast_ln25" fromId="165" toId="166">
</dataflow>
<dataflow id="625" from="bitcast_ln25" to="store_ln25" fromId="166" toId="167">
</dataflow>
<dataflow id="626" from="A_addr_2" to="store_ln25" fromId="155" toId="167">
</dataflow>
<dataflow id="627" from="i_1" to="i_4" fromId="97" toId="169">
</dataflow>
<dataflow id="628" from="i_4" to="icmp_ln29" fromId="169" toId="170">
</dataflow>
<dataflow id="629" from="StgValue_440" to="icmp_ln29" fromId="440" toId="170">
</dataflow>
<dataflow id="630" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="442" toId="171">
</dataflow>
<dataflow id="631" from="StgValue_444" to="empty_16" fromId="444" toId="171">
</dataflow>
<dataflow id="632" from="StgValue_444" to="empty_16" fromId="444" toId="171">
</dataflow>
<dataflow id="633" from="StgValue_444" to="empty_16" fromId="444" toId="171">
</dataflow>
<dataflow id="634" from="i_4" to="add_ln29" fromId="169" toId="172">
</dataflow>
<dataflow id="635" from="StgValue_449" to="add_ln29" fromId="449" toId="172">
</dataflow>
<dataflow id="636" from="icmp_ln29" to="br_ln29" fromId="170" toId="173">
</dataflow>
<dataflow id="637" from="i_4" to="zext_ln29" fromId="169" toId="174">
</dataflow>
<dataflow id="638" from="b" to="b_addr" fromId="331" toId="175">
</dataflow>
<dataflow id="639" from="StgValue_489" to="b_addr" fromId="489" toId="175">
</dataflow>
<dataflow id="640" from="zext_ln29" to="b_addr" fromId="174" toId="175">
</dataflow>
<dataflow id="641" from="b_addr" to="b_load" fromId="175" toId="176">
</dataflow>
<dataflow id="642" from="add_ln29" to="store_ln29" fromId="172" toId="177">
</dataflow>
<dataflow id="643" from="i_1" to="store_ln29" fromId="97" toId="177">
</dataflow>
<dataflow id="644" from="StgValue_334" to="indvars_iv" fromId="334" toId="178">
</dataflow>
<dataflow id="645" from="StgValue_334" to="i_2" fromId="334" toId="179">
</dataflow>
<dataflow id="647" from="StgValue_646" to="store_ln36" fromId="646" toId="180">
</dataflow>
<dataflow id="648" from="i_2" to="store_ln36" fromId="179" toId="180">
</dataflow>
<dataflow id="649" from="StgValue_440" to="store_ln36" fromId="440" toId="181">
</dataflow>
<dataflow id="650" from="indvars_iv" to="store_ln36" fromId="178" toId="181">
</dataflow>
<dataflow id="651" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_2" fromId="452" toId="183">
</dataflow>
<dataflow id="652" from="i_4" to="tmp_2" fromId="169" toId="183">
</dataflow>
<dataflow id="653" from="StgValue_455" to="tmp_2" fromId="455" toId="183">
</dataflow>
<dataflow id="654" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_3" fromId="457" toId="184">
</dataflow>
<dataflow id="655" from="i_4" to="tmp_3" fromId="169" toId="184">
</dataflow>
<dataflow id="656" from="StgValue_460" to="tmp_3" fromId="460" toId="184">
</dataflow>
<dataflow id="657" from="tmp_3" to="zext_ln32" fromId="184" toId="185">
</dataflow>
<dataflow id="658" from="tmp_2" to="add_ln32" fromId="183" toId="186">
</dataflow>
<dataflow id="659" from="zext_ln32" to="add_ln32" fromId="185" toId="186">
</dataflow>
<dataflow id="660" from="b_addr" to="b_load" fromId="175" toId="187">
</dataflow>
<dataflow id="661" from="b_load" to="w" fromId="187" toId="188">
</dataflow>
<dataflow id="663" from="ludcmp_Pipeline_VITIS_LOOP_31_7" to="call_ln30" fromId="662" toId="189">
</dataflow>
<dataflow id="664" from="w" to="call_ln30" fromId="188" toId="189">
</dataflow>
<dataflow id="665" from="i_4" to="call_ln30" fromId="169" toId="189">
</dataflow>
<dataflow id="666" from="add_ln32" to="call_ln30" fromId="186" toId="189">
</dataflow>
<dataflow id="667" from="A" to="call_ln30" fromId="330" toId="189">
</dataflow>
<dataflow id="668" from="y" to="call_ln30" fromId="333" toId="189">
</dataflow>
<dataflow id="669" from="w_3_loc" to="call_ln30" fromId="71" toId="189">
</dataflow>
<dataflow id="670" from="ludcmp_Pipeline_VITIS_LOOP_31_7" to="call_ln30" fromId="662" toId="190">
</dataflow>
<dataflow id="671" from="w" to="call_ln30" fromId="188" toId="190">
</dataflow>
<dataflow id="672" from="i_4" to="call_ln30" fromId="169" toId="190">
</dataflow>
<dataflow id="673" from="add_ln32" to="call_ln30" fromId="186" toId="190">
</dataflow>
<dataflow id="674" from="A" to="call_ln30" fromId="330" toId="190">
</dataflow>
<dataflow id="675" from="y" to="call_ln30" fromId="333" toId="190">
</dataflow>
<dataflow id="676" from="w_3_loc" to="call_ln30" fromId="71" toId="190">
</dataflow>
<dataflow id="677" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="466" toId="191">
</dataflow>
<dataflow id="679" from="empty_5" to="specloopname_ln8" fromId="678" toId="191">
</dataflow>
<dataflow id="680" from="w_3_loc" to="w_3_loc_load" fromId="71" toId="192">
</dataflow>
<dataflow id="681" from="w_3_loc_load" to="bitcast_ln33" fromId="192" toId="193">
</dataflow>
<dataflow id="682" from="y" to="y_addr_1" fromId="333" toId="194">
</dataflow>
<dataflow id="683" from="StgValue_489" to="y_addr_1" fromId="489" toId="194">
</dataflow>
<dataflow id="684" from="zext_ln29" to="y_addr_1" fromId="174" toId="194">
</dataflow>
<dataflow id="685" from="bitcast_ln33" to="store_ln33" fromId="193" toId="195">
</dataflow>
<dataflow id="686" from="y_addr_1" to="store_ln33" fromId="194" toId="195">
</dataflow>
<dataflow id="687" from="i_2" to="i_5" fromId="179" toId="197">
</dataflow>
<dataflow id="688" from="i_5" to="trunc_ln36" fromId="197" toId="198">
</dataflow>
<dataflow id="690" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp_6" fromId="689" toId="199">
</dataflow>
<dataflow id="691" from="i_5" to="tmp_6" fromId="197" toId="199">
</dataflow>
<dataflow id="693" from="StgValue_692" to="tmp_6" fromId="692" toId="199">
</dataflow>
<dataflow id="694" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="442" toId="200">
</dataflow>
<dataflow id="695" from="StgValue_444" to="empty_17" fromId="444" toId="200">
</dataflow>
<dataflow id="696" from="StgValue_444" to="empty_17" fromId="444" toId="200">
</dataflow>
<dataflow id="697" from="StgValue_444" to="empty_17" fromId="444" toId="200">
</dataflow>
<dataflow id="698" from="tmp_6" to="br_ln36" fromId="199" toId="201">
</dataflow>
<dataflow id="699" from="i_5" to="zext_ln36" fromId="197" toId="202">
</dataflow>
<dataflow id="700" from="y" to="y_addr" fromId="333" toId="203">
</dataflow>
<dataflow id="701" from="StgValue_489" to="y_addr" fromId="489" toId="203">
</dataflow>
<dataflow id="702" from="zext_ln36" to="y_addr" fromId="202" toId="203">
</dataflow>
<dataflow id="703" from="y_addr" to="y_load" fromId="203" toId="204">
</dataflow>
<dataflow id="704" from="i_5" to="add_ln36" fromId="197" toId="205">
</dataflow>
<dataflow id="706" from="StgValue_705" to="add_ln36" fromId="705" toId="205">
</dataflow>
<dataflow id="707" from="add_ln36" to="store_ln36" fromId="205" toId="206">
</dataflow>
<dataflow id="708" from="i_2" to="store_ln36" fromId="179" toId="206">
</dataflow>
<dataflow id="709" from="indvars_iv" to="indvars_iv_load" fromId="178" toId="208">
</dataflow>
<dataflow id="710" from="i_5" to="zext_ln39" fromId="197" toId="209">
</dataflow>
<dataflow id="711" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_4" fromId="452" toId="210">
</dataflow>
<dataflow id="712" from="trunc_ln36" to="tmp_4" fromId="198" toId="210">
</dataflow>
<dataflow id="713" from="StgValue_455" to="tmp_4" fromId="455" toId="210">
</dataflow>
<dataflow id="715" from="_ssdm_op_BitConcatenate.i10.i7.i3" to="tmp_5" fromId="714" toId="211">
</dataflow>
<dataflow id="716" from="i_5" to="tmp_5" fromId="197" toId="211">
</dataflow>
<dataflow id="717" from="StgValue_460" to="tmp_5" fromId="460" toId="211">
</dataflow>
<dataflow id="718" from="tmp_5" to="zext_ln39_1" fromId="211" toId="212">
</dataflow>
<dataflow id="719" from="tmp_4" to="add_ln39" fromId="210" toId="213">
</dataflow>
<dataflow id="720" from="zext_ln39_1" to="add_ln39" fromId="212" toId="213">
</dataflow>
<dataflow id="721" from="add_ln39" to="add_ln40" fromId="213" toId="214">
</dataflow>
<dataflow id="722" from="zext_ln39" to="add_ln40" fromId="209" toId="214">
</dataflow>
<dataflow id="723" from="y_addr" to="y_load" fromId="203" toId="215">
</dataflow>
<dataflow id="724" from="y_load" to="w_7" fromId="215" toId="216">
</dataflow>
<dataflow id="726" from="ludcmp_Pipeline_VITIS_LOOP_38_9" to="call_ln36" fromId="725" toId="217">
</dataflow>
<dataflow id="727" from="indvars_iv_load" to="call_ln36" fromId="208" toId="217">
</dataflow>
<dataflow id="728" from="w_7" to="call_ln36" fromId="216" toId="217">
</dataflow>
<dataflow id="729" from="add_ln39" to="call_ln36" fromId="213" toId="217">
</dataflow>
<dataflow id="730" from="A" to="call_ln36" fromId="330" toId="217">
</dataflow>
<dataflow id="731" from="x" to="call_ln36" fromId="332" toId="217">
</dataflow>
<dataflow id="732" from="w_8_loc" to="call_ln36" fromId="70" toId="217">
</dataflow>
<dataflow id="733" from="indvars_iv_load" to="add_ln36_1" fromId="208" toId="218">
</dataflow>
<dataflow id="735" from="StgValue_734" to="add_ln36_1" fromId="734" toId="218">
</dataflow>
<dataflow id="736" from="add_ln36_1" to="store_ln36" fromId="218" toId="219">
</dataflow>
<dataflow id="737" from="indvars_iv" to="store_ln36" fromId="178" toId="219">
</dataflow>
<dataflow id="738" from="ludcmp_Pipeline_VITIS_LOOP_38_9" to="call_ln36" fromId="725" toId="220">
</dataflow>
<dataflow id="739" from="indvars_iv_load" to="call_ln36" fromId="208" toId="220">
</dataflow>
<dataflow id="740" from="w_7" to="call_ln36" fromId="216" toId="220">
</dataflow>
<dataflow id="741" from="add_ln39" to="call_ln36" fromId="213" toId="220">
</dataflow>
<dataflow id="742" from="A" to="call_ln36" fromId="330" toId="220">
</dataflow>
<dataflow id="743" from="x" to="call_ln36" fromId="332" toId="220">
</dataflow>
<dataflow id="744" from="w_8_loc" to="call_ln36" fromId="70" toId="220">
</dataflow>
<dataflow id="745" from="add_ln40" to="zext_ln40" fromId="214" toId="221">
</dataflow>
<dataflow id="746" from="A" to="A_addr_4" fromId="330" toId="222">
</dataflow>
<dataflow id="747" from="StgValue_489" to="A_addr_4" fromId="489" toId="222">
</dataflow>
<dataflow id="748" from="zext_ln40" to="A_addr_4" fromId="221" toId="222">
</dataflow>
<dataflow id="749" from="A_addr_4" to="A_load_4" fromId="222" toId="223">
</dataflow>
<dataflow id="750" from="A_addr_4" to="A_load_4" fromId="222" toId="224">
</dataflow>
<dataflow id="751" from="w_8_loc" to="w_8_loc_load" fromId="70" toId="225">
</dataflow>
<dataflow id="752" from="A_load_4" to="bitcast_ln40" fromId="224" toId="226">
</dataflow>
<dataflow id="753" from="w_8_loc_load" to="div1" fromId="225" toId="227">
</dataflow>
<dataflow id="754" from="bitcast_ln40" to="div1" fromId="226" toId="227">
</dataflow>
<dataflow id="755" from="w_8_loc_load" to="div1" fromId="225" toId="228">
</dataflow>
<dataflow id="756" from="bitcast_ln40" to="div1" fromId="226" toId="228">
</dataflow>
<dataflow id="757" from="w_8_loc_load" to="div1" fromId="225" toId="229">
</dataflow>
<dataflow id="758" from="bitcast_ln40" to="div1" fromId="226" toId="229">
</dataflow>
<dataflow id="759" from="w_8_loc_load" to="div1" fromId="225" toId="230">
</dataflow>
<dataflow id="760" from="bitcast_ln40" to="div1" fromId="226" toId="230">
</dataflow>
<dataflow id="761" from="w_8_loc_load" to="div1" fromId="225" toId="231">
</dataflow>
<dataflow id="762" from="bitcast_ln40" to="div1" fromId="226" toId="231">
</dataflow>
<dataflow id="763" from="w_8_loc_load" to="div1" fromId="225" toId="232">
</dataflow>
<dataflow id="764" from="bitcast_ln40" to="div1" fromId="226" toId="232">
</dataflow>
<dataflow id="765" from="w_8_loc_load" to="div1" fromId="225" toId="233">
</dataflow>
<dataflow id="766" from="bitcast_ln40" to="div1" fromId="226" toId="233">
</dataflow>
<dataflow id="767" from="w_8_loc_load" to="div1" fromId="225" toId="234">
</dataflow>
<dataflow id="768" from="bitcast_ln40" to="div1" fromId="226" toId="234">
</dataflow>
<dataflow id="769" from="w_8_loc_load" to="div1" fromId="225" toId="235">
</dataflow>
<dataflow id="770" from="bitcast_ln40" to="div1" fromId="226" toId="235">
</dataflow>
<dataflow id="771" from="w_8_loc_load" to="div1" fromId="225" toId="236">
</dataflow>
<dataflow id="772" from="bitcast_ln40" to="div1" fromId="226" toId="236">
</dataflow>
<dataflow id="773" from="w_8_loc_load" to="div1" fromId="225" toId="237">
</dataflow>
<dataflow id="774" from="bitcast_ln40" to="div1" fromId="226" toId="237">
</dataflow>
<dataflow id="775" from="w_8_loc_load" to="div1" fromId="225" toId="238">
</dataflow>
<dataflow id="776" from="bitcast_ln40" to="div1" fromId="226" toId="238">
</dataflow>
<dataflow id="777" from="w_8_loc_load" to="div1" fromId="225" toId="239">
</dataflow>
<dataflow id="778" from="bitcast_ln40" to="div1" fromId="226" toId="239">
</dataflow>
<dataflow id="779" from="w_8_loc_load" to="div1" fromId="225" toId="240">
</dataflow>
<dataflow id="780" from="bitcast_ln40" to="div1" fromId="226" toId="240">
</dataflow>
<dataflow id="781" from="w_8_loc_load" to="div1" fromId="225" toId="241">
</dataflow>
<dataflow id="782" from="bitcast_ln40" to="div1" fromId="226" toId="241">
</dataflow>
<dataflow id="783" from="w_8_loc_load" to="div1" fromId="225" toId="242">
</dataflow>
<dataflow id="784" from="bitcast_ln40" to="div1" fromId="226" toId="242">
</dataflow>
<dataflow id="785" from="w_8_loc_load" to="div1" fromId="225" toId="243">
</dataflow>
<dataflow id="786" from="bitcast_ln40" to="div1" fromId="226" toId="243">
</dataflow>
<dataflow id="787" from="w_8_loc_load" to="div1" fromId="225" toId="244">
</dataflow>
<dataflow id="788" from="bitcast_ln40" to="div1" fromId="226" toId="244">
</dataflow>
<dataflow id="789" from="w_8_loc_load" to="div1" fromId="225" toId="245">
</dataflow>
<dataflow id="790" from="bitcast_ln40" to="div1" fromId="226" toId="245">
</dataflow>
<dataflow id="791" from="w_8_loc_load" to="div1" fromId="225" toId="246">
</dataflow>
<dataflow id="792" from="bitcast_ln40" to="div1" fromId="226" toId="246">
</dataflow>
<dataflow id="793" from="w_8_loc_load" to="div1" fromId="225" toId="247">
</dataflow>
<dataflow id="794" from="bitcast_ln40" to="div1" fromId="226" toId="247">
</dataflow>
<dataflow id="795" from="w_8_loc_load" to="div1" fromId="225" toId="248">
</dataflow>
<dataflow id="796" from="bitcast_ln40" to="div1" fromId="226" toId="248">
</dataflow>
<dataflow id="797" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="466" toId="249">
</dataflow>
<dataflow id="799" from="empty_3" to="specloopname_ln8" fromId="798" toId="249">
</dataflow>
<dataflow id="800" from="div1" to="bitcast_ln40_1" fromId="248" toId="250">
</dataflow>
<dataflow id="801" from="x" to="x_addr" fromId="332" toId="251">
</dataflow>
<dataflow id="802" from="StgValue_489" to="x_addr" fromId="489" toId="251">
</dataflow>
<dataflow id="803" from="zext_ln36" to="x_addr" fromId="202" toId="251">
</dataflow>
<dataflow id="804" from="bitcast_ln40_1" to="store_ln40" fromId="250" toId="252">
</dataflow>
<dataflow id="805" from="x_addr" to="store_ln40" fromId="251" toId="252">
</dataflow>
<dataflow id="806" from="icmp_ln12" to="StgValue_2" fromId="86" toId="2">
</dataflow>
<dataflow id="807" from="icmp_ln13" to="StgValue_3" fromId="104" toId="3">
</dataflow>
<dataflow id="808" from="icmp_ln20" to="StgValue_32" fromId="150" toId="32">
</dataflow>
<dataflow id="809" from="icmp_ln29" to="StgValue_37" fromId="170" toId="37">
</dataflow>
<dataflow id="810" from="tmp_6" to="StgValue_41" fromId="199" toId="41">
</dataflow>
</dataflows>


</stg>
