{"vcs1":{"timestamp_begin":1740052854.795506421, "rt":3.76, "ut":3.55, "st":0.18}}
{"vcselab":{"timestamp_begin":1740052858.638307632, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740052858.956188563, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740052854.497162367}
{"VCS_COMP_START_TIME": 1740052854.497162367}
{"VCS_COMP_END_TIME": 1740052859.266028317}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287976}}
{"vcselab": {"peak_mem": 150360}}
