
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-road-321.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2622611 heartbeat IPC: 3.813 cumulative IPC: 3.813 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5217289 heartbeat IPC: 3.85404 cumulative IPC: 3.83341 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 7783294 heartbeat IPC: 3.89711 cumulative IPC: 3.85441 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10354783 heartbeat IPC: 3.8888 cumulative IPC: 3.86295 (Simulation time: 0 hr 1 min 19 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 10354784 (Simulation time: 0 hr 1 min 19 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 32453227 heartbeat IPC: 0.452521 cumulative IPC: 0.45252 (Simulation time: 0 hr 1 min 56 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 54565426 heartbeat IPC: 0.452239 cumulative IPC: 0.45238 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 76748104 heartbeat IPC: 0.450802 cumulative IPC: 0.451853 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 98850124 heartbeat IPC: 0.452447 cumulative IPC: 0.452001 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 120921365 heartbeat IPC: 0.453078 cumulative IPC: 0.452216 (Simulation time: 0 hr 4 min 25 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 144926762 heartbeat IPC: 0.416573 cumulative IPC: 0.445858 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 167868859 heartbeat IPC: 0.43588 cumulative IPC: 0.444405 (Simulation time: 0 hr 5 min 54 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 190355774 heartbeat IPC: 0.444703 cumulative IPC: 0.444442 (Simulation time: 0 hr 6 min 36 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 212987504 heartbeat IPC: 0.441858 cumulative IPC: 0.444153 (Simulation time: 0 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 235309083 heartbeat IPC: 0.447997 cumulative IPC: 0.444535 (Simulation time: 0 hr 7 min 56 sec) 
Finished CPU 0 instructions: 100000002 cycles: 224954300 cumulative IPC: 0.444535 (Simulation time: 0 hr 7 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.444535 instructions: 100000002 cycles: 224954300
cpu0_DTLB TOTAL     ACCESS:   26270900  HIT:   26216797  MISS:      54103
cpu0_DTLB LOAD      ACCESS:   21694100  HIT:   21640140  MISS:      53960
cpu0_DTLB RFO       ACCESS:    4576800  HIT:    4576657  MISS:        143
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 97.1358 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 50432
cpu0_ITLB TOTAL     ACCESS:   10466706  HIT:   10466706  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10466706  HIT:   10466706  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      54103  HIT:      22869  MISS:      31234
cpu0_STLB LOAD      ACCESS:      53960  HIT:      22748  MISS:      31212
cpu0_STLB RFO       ACCESS:        143  HIT:        121  MISS:         22
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 153.66 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   23958453  HIT:   21960424  MISS:    1998029
cpu0_L1D LOAD      ACCESS:   18566890  HIT:   16588344  MISS:    1978546
cpu0_L1D RFO       ACCESS:    5360464  HIT:    5344739  MISS:      15725
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      31099  HIT:      27341  MISS:       3758
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 211.63 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2548283
cpu0_L2C TOTAL     ACCESS:    2334671  HIT:     494975  MISS:    1839696
cpu0_L2C LOAD      ACCESS:    1978537  HIT:     151801  MISS:    1826736
cpu0_L2C RFO       ACCESS:      15725  HIT:       2964  MISS:      12761
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     336651  HIT:     336651  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       3758  HIT:       3559  MISS:        199
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 218.882 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    1992555  HIT:      36136  MISS:    1803560
LLC LOAD      ACCESS:    1826736  HIT:      34197  MISS:    1792539
LLC RFO       ACCESS:      12761  HIT:       1760  MISS:      11001
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     152859  HIT:          0  MISS:     152859
LLC TRANSLATION ACCESS:        199  HIT:        179  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 202.847 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 2418249
blocks filled to llc = 206968
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      11713  ROW_BUFFER_MISS:    1791805
 DBUS AVG_CONGESTED_CYCLE:    3.81605
 WQ ROW_BUFFER_HIT:      84669  ROW_BUFFER_MISS:     239454  FULL:          0

Summary: DRAM events
Added_to_RQ : 1803518
Added_to_WQ : 324167
Merged_WQ_READ : 42
 DBUS congested total cycle: 13131331
 DBUS delay total cycle: 7345224345

CPU 0 Branch Prediction Accuracy: 63.2255% MPKI: 43.8759 Average ROB Occupancy at Mispredict: 106.811
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.8759
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

