/** ###################################################################
**     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename    : Vectors.c
**     Project     : ProcessorExpert
**     Processor   : MK20DN512VMC10
**     Version     : Component 01.000, Driver 01.04, CPU db: 3.00.000
**     Compiler    : CodeWarrior ARM C Compiler
**     Date/Time   : 2013-02-11, 11:38, # CodeGen: 59
**     Abstract    :
**
**     Settings    :
**
**
**     Copyright : 1997 - 2012 Freescale, Inc. All Rights Reserved.
**     
**     http      : www.freescale.com
**     mail      : support@freescale.com
** ###################################################################*/

  #include "Cpu.h"
  #include "PORTD_GPIO.h"
  #include "PORTC_GPIO.h"
  #include "PORTE_GPIO.h"
  #include "PORTA_GPIO.h"
  #include "SPI1_Accel.h"
  #include "UART5_DBG.h"
  #include "SPI0_WIFI.h"
  #include "I2C_Display.h"
  #include "Sleep_Timer_LDD.h"
  #include "TU1.h"
  #include "UART2_BT_UART.h"
  #include "BT_PWDN_B.h"
  #include "WIFI_PD_B.h"
  #include "ADC0_Vsense.h"
  #include "SPI2_Flash.h"
  #include "PORTB_GPIO.h"
  #include "Events.h"


  /* ISR prototype */
  extern uint32_t __SP_INIT[];
  extern void __thumb_startup( void );
  
  /* Pragma to place the interrupt vector table on correct location defined in linker file. */
  #pragma define_section vectortable ".vectortable" ".vectortable" ".vectortable" far_abs R
  
  /*lint -save  -e926 -e927 -e928 -e929 Disable MISRA rule (11.4) checking. Need to explicitly cast pointers to the general ISR for Interrupt vector table */
  
  __declspec(vectortable) const tVectorTable __vect_table = { /* Interrupt vector table */
    /* ISR name                             No. Address      Pri Name                           Description */
    __SP_INIT,                         /* 0x00  0x00000000   -   ivINT_Initial_Stack_Pointer    used by PE */
    {
    (tIsrFunc)&__thumb_startup,        /* 0x01  0x00000004   -   ivINT_Initial_Program_Counter  used by PE */
    (tIsrFunc)&Cpu_INT_NMIInterrupt,   /* 0x02  0x00000008   -2   ivINT_NMI                      used by PE */
    (tIsrFunc)&Cpu_ivINT_Hard_Fault,   /* 0x03  0x0000000C   -1   ivINT_Hard_Fault               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Mem_Manage_Fault, /* 0x04  0x00000010   -   ivINT_Mem_Manage_Fault         unused by PE */
    (tIsrFunc)&Cpu_ivINT_Bus_Fault,    /* 0x05  0x00000014   -   ivINT_Bus_Fault                unused by PE */
    (tIsrFunc)&Cpu_ivINT_Usage_Fault,  /* 0x06  0x00000018   -   ivINT_Usage_Fault              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved7,    /* 0x07  0x0000001C   -   ivINT_Reserved7                unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved8,    /* 0x08  0x00000020   -   ivINT_Reserved8                unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved9,    /* 0x09  0x00000024   -   ivINT_Reserved9                unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved10,   /* 0x0A  0x00000028   -   ivINT_Reserved10               unused by PE */
    (tIsrFunc)&Cpu_ivINT_SVCall,       /* 0x0B  0x0000002C   -   ivINT_SVCall                   unused by PE */
    (tIsrFunc)&Cpu_ivINT_DebugMonitor, /* 0x0C  0x00000030   -   ivINT_DebugMonitor             unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved13,   /* 0x0D  0x00000034   -   ivINT_Reserved13               unused by PE */
    (tIsrFunc)&Cpu_ivINT_PendableSrvReq, /* 0x0E  0x00000038   -   ivINT_PendableSrvReq           unused by PE */
    (tIsrFunc)&Cpu_ivINT_SysTick,      /* 0x0F  0x0000003C   -   ivINT_SysTick                  unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA0,         /* 0x10  0x00000040   -   ivINT_DMA0                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA1,         /* 0x11  0x00000044   -   ivINT_DMA1                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA2,         /* 0x12  0x00000048   -   ivINT_DMA2                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA3,         /* 0x13  0x0000004C   -   ivINT_DMA3                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA4,         /* 0x14  0x00000050   -   ivINT_DMA4                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA5,         /* 0x15  0x00000054   -   ivINT_DMA5                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA6,         /* 0x16  0x00000058   -   ivINT_DMA6                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA7,         /* 0x17  0x0000005C   -   ivINT_DMA7                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA8,         /* 0x18  0x00000060   -   ivINT_DMA8                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA9,         /* 0x19  0x00000064   -   ivINT_DMA9                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA10,        /* 0x1A  0x00000068   -   ivINT_DMA10                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA11,        /* 0x1B  0x0000006C   -   ivINT_DMA11                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA12,        /* 0x1C  0x00000070   -   ivINT_DMA12                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA13,        /* 0x1D  0x00000074   -   ivINT_DMA13                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA14,        /* 0x1E  0x00000078   -   ivINT_DMA14                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA15,        /* 0x1F  0x0000007C   -   ivINT_DMA15                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA_Error,    /* 0x20  0x00000080   -   ivINT_DMA_Error                unused by PE */
    (tIsrFunc)&Cpu_ivINT_MCM,          /* 0x21  0x00000084   -   ivINT_MCM                      unused by PE */
    (tIsrFunc)&Cpu_ivINT_FTFL,         /* 0x22  0x00000088   -   ivINT_FTFL                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_Read_Collision, /* 0x23  0x0000008C   -   ivINT_Read_Collision           unused by PE */
    (tIsrFunc)&Cpu_ivINT_LVD_LVW,      /* 0x24  0x00000090   -   ivINT_LVD_LVW                  unused by PE */
    (tIsrFunc)&Cpu_ivINT_LLW,          /* 0x25  0x00000094   -   ivINT_LLW                      unused by PE */
    (tIsrFunc)&Cpu_ivINT_Watchdog,     /* 0x26  0x00000098   -   ivINT_Watchdog                 unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved39,   /* 0x27  0x0000009C   -   ivINT_Reserved39               unused by PE */
    (tIsrFunc)&Cpu_ivINT_I2C0,         /* 0x28  0x000000A0   -   ivINT_I2C0                     unused by PE */
    (tIsrFunc)&I2C_Display_Interrupt,  /* 0x29  0x000000A4   8   ivINT_I2C1                     used by PE */
    (tIsrFunc)&SPI0_WIFI_Interrupt,    /* 0x2A  0x000000A8   8   ivINT_SPI0                     used by PE */
    (tIsrFunc)&SPI1_Accel_Interrupt,   /* 0x2B  0x000000AC   8   ivINT_SPI1                     used by PE */
    (tIsrFunc)&SPI2_Flash_Interrupt,   /* 0x2C  0x000000B0   8   ivINT_SPI2                     used by PE */
    (tIsrFunc)&Cpu_ivINT_CAN0_ORed_Message_buffer, /* 0x2D  0x000000B4   -   ivINT_CAN0_ORed_Message_buffer unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN0_Bus_Off, /* 0x2E  0x000000B8   -   ivINT_CAN0_Bus_Off             unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN0_Error,   /* 0x2F  0x000000BC   -   ivINT_CAN0_Error               unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN0_Tx_Warning, /* 0x30  0x000000C0   -   ivINT_CAN0_Tx_Warning          unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN0_Rx_Warning, /* 0x31  0x000000C4   -   ivINT_CAN0_Rx_Warning          unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN0_Wake_Up, /* 0x32  0x000000C8   -   ivINT_CAN0_Wake_Up             unused by PE */
    (tIsrFunc)&Cpu_ivINT_I2S0_Tx,      /* 0x33  0x000000CC   -   ivINT_I2S0_Tx                  unused by PE */
    (tIsrFunc)&Cpu_ivINT_I2S0_Rx,      /* 0x34  0x000000D0   -   ivINT_I2S0_Rx                  unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN1_ORed_Message_buffer, /* 0x35  0x000000D4   -   ivINT_CAN1_ORed_Message_buffer unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN1_Bus_Off, /* 0x36  0x000000D8   -   ivINT_CAN1_Bus_Off             unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN1_Error,   /* 0x37  0x000000DC   -   ivINT_CAN1_Error               unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN1_Tx_Warning, /* 0x38  0x000000E0   -   ivINT_CAN1_Tx_Warning          unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN1_Rx_Warning, /* 0x39  0x000000E4   -   ivINT_CAN1_Rx_Warning          unused by PE */
    (tIsrFunc)&Cpu_ivINT_CAN1_Wake_Up, /* 0x3A  0x000000E8   -   ivINT_CAN1_Wake_Up             unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved59,   /* 0x3B  0x000000EC   -   ivINT_Reserved59               unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART0_LON,    /* 0x3C  0x000000F0   -   ivINT_UART0_LON                unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART0_RX_TX,  /* 0x3D  0x000000F4   -   ivINT_UART0_RX_TX              unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART0_ERR,    /* 0x3E  0x000000F8   -   ivINT_UART0_ERR                unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART1_RX_TX,  /* 0x3F  0x000000FC   -   ivINT_UART1_RX_TX              unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART1_ERR,    /* 0x40  0x00000100   -   ivINT_UART1_ERR                unused by PE */
    (tIsrFunc)&UART2_BT_UART_Interrupt, /* 0x41  0x00000104   8   ivINT_UART2_RX_TX              used by PE */
    (tIsrFunc)&UART2_BT_UART_Interrupt, /* 0x42  0x00000108   8   ivINT_UART2_ERR                used by PE */
    (tIsrFunc)&Cpu_ivINT_UART3_RX_TX,  /* 0x43  0x0000010C   -   ivINT_UART3_RX_TX              unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART3_ERR,    /* 0x44  0x00000110   -   ivINT_UART3_ERR                unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART4_RX_TX,  /* 0x45  0x00000114   -   ivINT_UART4_RX_TX              unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART4_ERR,    /* 0x46  0x00000118   -   ivINT_UART4_ERR                unused by PE */
    (tIsrFunc)&UART5_DBG_Interrupt,    /* 0x47  0x0000011C   8   ivINT_UART5_RX_TX              used by PE */
    (tIsrFunc)&UART5_DBG_Interrupt,    /* 0x48  0x00000120   8   ivINT_UART5_ERR                used by PE */
    (tIsrFunc)&Cpu_ivINT_ADC0,         /* 0x49  0x00000124   -   ivINT_ADC0                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_ADC1,         /* 0x4A  0x00000128   -   ivINT_ADC1                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_CMP0,         /* 0x4B  0x0000012C   -   ivINT_CMP0                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_CMP1,         /* 0x4C  0x00000130   -   ivINT_CMP1                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_CMP2,         /* 0x4D  0x00000134   -   ivINT_CMP2                     unused by PE */
    (tIsrFunc)&TU1_Interrupt,          /* 0x4E  0x00000138   8   ivINT_FTM0                     used by PE */
    (tIsrFunc)&Cpu_ivINT_FTM1,         /* 0x4F  0x0000013C   -   ivINT_FTM1                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_FTM2,         /* 0x50  0x00000140   -   ivINT_FTM2                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_CMT,          /* 0x51  0x00000144   -   ivINT_CMT                      unused by PE */
    (tIsrFunc)&Cpu_ivINT_RTC,          /* 0x52  0x00000148   -   ivINT_RTC                      unused by PE */
    (tIsrFunc)&Cpu_ivINT_RTC_Seconds,  /* 0x53  0x0000014C   -   ivINT_RTC_Seconds              unused by PE */
    (tIsrFunc)&UART5_DBG_Interrupt,         /* 0x54  0x00000150   -   ivINT_PIT0                     unused by PE */
    (tIsrFunc)&UART5_DBG_Interrupt,         /* 0x55  0x00000154   -   ivINT_PIT1                   unused by PE */
    (tIsrFunc)&Cpu_ivINT_PIT2,         /* 0x56  0x00000158   -   ivINT_PIT2                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_PIT3,         /* 0x57  0x0000015C   -   ivINT_PIT3                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_PDB0,         /* 0x58  0x00000160   -   ivINT_PDB0                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_USB0,         /* 0x59  0x00000164   -   ivINT_USB0                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_USBDCD,       /* 0x5A  0x00000168   -   ivINT_USBDCD                   unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved91,   /* 0x5B  0x0000016C   -   ivINT_Reserved91               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved92,   /* 0x5C  0x00000170   -   ivINT_Reserved92               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved93,   /* 0x5D  0x00000174   -   ivINT_Reserved93               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved94,   /* 0x5E  0x00000178   -   ivINT_Reserved94               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved95,   /* 0x5F  0x0000017C   -   ivINT_Reserved95               unused by PE */
    (tIsrFunc)&Cpu_ivINT_SDHC,         /* 0x60  0x00000180   -   ivINT_SDHC                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DAC0,         /* 0x61  0x00000184   -   ivINT_DAC0                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_DAC1,         /* 0x62  0x00000188   -   ivINT_DAC1                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_TSI0,         /* 0x63  0x0000018C   -   ivINT_TSI0                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_MCG,          /* 0x64  0x00000190   -   ivINT_MCG                      unused by PE */
    (tIsrFunc)&Cpu_ivINT_LPTimer,      /* 0x65  0x00000194   -   ivINT_LPTimer                  unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved102,  /* 0x66  0x00000198   -   ivINT_Reserved102              unused by PE */
    (tIsrFunc)&isr_Button,             /* 0x67  0x0000019C   0   ivINT_PORTA                    used by PE */
    (tIsrFunc)&Cpu_ivINT_PORTB,        /* 0x68  0x000001A0   -   ivINT_PORTB                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_PORTB,        /* 0x69  0x000001A4   -   ivINT_PORTC                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_PORTD,        /* 0x6A  0x000001A8   8   ivINT_PORTD                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_PORTE,        /* 0x6B  0x000001AC   -   ivINT_PORTE                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved108,  /* 0x6C  0x000001B0   -   ivINT_Reserved108              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved109,  /* 0x6D  0x000001B4   -   ivINT_Reserved109              unused by PE */
    (tIsrFunc)&Cpu_ivINT_SWI,          /* 0x6E  0x000001B8   -   ivINT_SWI                      unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved111,  /* 0x6F  0x000001BC   -   ivINT_Reserved111              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved112,  /* 0x70  0x000001C0   -   ivINT_Reserved112              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved113,  /* 0x71  0x000001C4   -   ivINT_Reserved113              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved114,  /* 0x72  0x000001C8   -   ivINT_Reserved114              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved115,  /* 0x73  0x000001CC   -   ivINT_Reserved115              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved116,  /* 0x74  0x000001D0   -   ivINT_Reserved116              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved117,  /* 0x75  0x000001D4   -   ivINT_Reserved117              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved118,  /* 0x76  0x000001D8   -   ivINT_Reserved118              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved119   /* 0x77  0x000001DC   -   ivINT_Reserved119              unused by PE */
    }
  };
  /*lint -restore Enable MISRA rule (11.4) checking. */
  

/*
** ###################################################################
**
**     This file was created by Processor Expert 10.0 [05.03]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
