!SESSION 2020-10-21 19:11:04.314 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\.metadata\.bak_0.log
Created Time: 2020-10-22 09:08:20.756

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:20.756
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:20.764
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:20.765
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:20.772
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-22 09:08:20.773
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:20.781
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:20.785
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:22.021
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:22.024
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:22.048
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:22.533
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: Worker-246: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:24.814
!MESSAGE XSCT Command: [disconnect tcfchan#17], Thread: Thread-825

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:24.832
!MESSAGE XSCT command with result: [disconnect tcfchan#17], Result: [null, ]. Thread: Thread-825

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.822
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.828
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.829
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.923
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.926
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.933
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.935
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.938
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.939
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.942
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.954
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.957
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.958
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.961
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.962
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.977
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.978
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.981
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.982
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.987
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.987
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.991
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.992
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.996
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.996
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:25.999
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.012
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.017
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.018
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.031
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.032
!MESSAGE XSCT Command: [version -server], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.034
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.035
!MESSAGE XSCT Command: [version], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.036
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.037
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.042
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.043
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.080
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.081
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.087
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.088
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.121
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.122
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.128
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.129
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.146
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.153
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.159
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.160
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.177
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.178
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.184
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.186
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.202
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.203
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.242
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.243
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.245
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.245
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.249
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.264
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.270
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.271
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.287
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.288
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.324
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:26.325
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.571
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.594
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.619
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.643
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.743
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_29]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.753
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.757
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.758
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.774
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.775
!MESSAGE XSCT Command: [rst -system], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.780
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:28.780
!MESSAGE XSCT Command: [after 3000], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:31.782
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:31.783
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:31.800
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:31.819
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:32.230
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:32.277
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:32.311
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:32.317
!MESSAGE XSCT Command: [con], Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:08:32.333
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-248: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-22 09:15:58.920
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: dump_restore_files_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-22 09:15:58.969
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-22 09:15:58.982
!MESSAGE Workspace path used is: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:30.503
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-256: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:34.192
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-256: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:35.341
!MESSAGE XSCT Command: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Thread: Worker-259: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:35.342
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-260: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:36.992
!MESSAGE XSCT command with result: [platform read {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\platform.spr}], Result: [null, ]. Thread: Worker-259: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:36.998
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-260: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:37.010
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-260: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:31:38.434
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-260: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:11.199
!MESSAGE XSCT Command: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:11.208
!MESSAGE XSCT command with result: [::hsi::utils::closehw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:11.210
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:12.723
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:12.724
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:12.728
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Wed Oct 21 22:10:30 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:12.729
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:12.741
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_apc": {"hier_name": "system_ila_0/system_ila_0_slot_1_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_apc": {"hier_name": "system_ila_0/system_ila_0_slot_2_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_2_ar": {"hier_name": "system_ila_0/system_ila_0_slot_2_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_aw": {"hier_name": "system_ila_0/system_ila_0_slot_2_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_b": {"hier_name": "system_ila_0/system_ila_0_slot_2_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_r": {"hier_name": "system_ila_0/system_ila_0_slot_2_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_2_w": {"hier_name": "system_ila_0/system_ila_0_slot_2_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:14.396
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:14.403
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:14.404
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:14.410
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-10-22 09:32:14.412
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:14.439
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:14.461
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:15.035
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:15.038
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:15.040
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:15.119
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_New\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: Worker-256: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:17.986
!MESSAGE XSCT Command: [disconnect tcfchan#19], Thread: Thread-914

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:17.990
!MESSAGE XSCT command with result: [disconnect tcfchan#19], Result: [null, ]. Thread: Thread-914

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:18.988
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:18.994
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:18.996
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.069
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.072
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.080
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.081
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.084
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.085
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.088
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.089
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.093
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.093
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.096
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.097
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.100
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.101
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.105
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.105
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.129
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.130
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.133
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.134
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.138
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.139
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.142
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.143
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.182
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#21]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.183
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.194
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.195
!MESSAGE XSCT Command: [version -server], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.196
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.198
!MESSAGE XSCT Command: [version], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.199
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.200
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.205
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.205
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.222
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.223
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.229
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.230
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.247
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.248
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.254
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.254
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.271
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.273
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.293
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.294
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.311
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.317
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.323
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.324
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.341
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.341
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.359
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.361
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.363
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.364
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.368
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.380
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.386
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.400
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.417
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.418
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.453
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:19.454
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.707
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.725
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.743
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.744
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.833
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_34]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.834
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.836
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.837
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.852
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.856
!MESSAGE XSCT Command: [rst -system], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.861
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:21.862
!MESSAGE XSCT Command: [after 3000], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:24.863
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:24.864
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:24.882
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:24.883
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:25.295
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:25.336
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:25.355
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:25.356
!MESSAGE XSCT Command: [con], Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:32:25.372
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-262: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:04.970
!MESSAGE XSCT Command: [disconnect tcfchan#21], Thread: Thread-974

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:04.973
!MESSAGE XSCT command with result: [disconnect tcfchan#21], Result: [null, ]. Thread: Thread-974

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:05.972
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:05.988
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#22]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:05.989
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:05.999
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:05.999
!MESSAGE XSCT Command: [version -server], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.002
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.003
!MESSAGE XSCT Command: [version], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.005
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.006
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.022
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.023
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.041
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.047
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.048
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.065
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.080
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.097
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.098
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.104
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.105
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.122
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.123
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.129
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.140
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.156
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.157
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.175
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.176
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.178
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.205
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.211
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.212
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.229
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.231
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.280
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:06.280
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.474
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.492
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.513
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.515
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.529
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_34]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.534
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.539
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.539
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.555
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.556
!MESSAGE XSCT Command: [rst -system], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.560
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:08.561
!MESSAGE XSCT Command: [after 3000], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:11.564
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:11.565
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:11.588
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:11.589
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:11.987
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:12.022
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:12.041
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:12.042
!MESSAGE XSCT Command: [con], Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:33:12.056
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-258: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:34:05.601
!MESSAGE XSCT Command: [disconnect tcfchan#22], Thread: Thread-1015

!ENTRY com.xilinx.sdk.utils 0 0 2020-10-22 09:34:05.611
!MESSAGE XSCT command with result: [disconnect tcfchan#22], Result: [null, ]. Thread: Thread-1015
!SESSION 2020-11-02 12:13:09.717 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=ko_KR
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-02 12:14:23.573
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-02 12:14:23.597
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2020-11-02 12:14:23.598
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.ui 4 4 2020-11-02 12:14:23.895
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:27.483
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:27.484
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:27.489
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:27.490
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:27.492
!MESSAGE XSCT Command: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:27.495
!MESSAGE XSCT command with result: [setws E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:30.794
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:31.546
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:31.547
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:31.548
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, D:/tool_windows/xilinx/Vitis/2020.1/data]. Thread: Worker-1: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:40.412
!MESSAGE XSCT Command: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Thread: Worker-4: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:44.790
!MESSAGE XSCT command with result: [platform read {E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/platform.spr}], Result: [null, ]. Thread: Worker-4: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:44.814
!MESSAGE XSCT Command: [platform active {FMC_FSK}], Thread: Worker-4: Reading platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:44.821
!MESSAGE XSCT command with result: [platform active {FMC_FSK}], Result: [null, ]. Thread: Worker-4: Reading platform

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-02 12:14:48.633
!MESSAGE Opening file dialog using preferences. Current path: null, Local preference: scw_hwspec_file_selection, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-02 12:14:48.634
!MESSAGE Preference loaded using local preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-02 12:14:48.635
!MESSAGE Workspace path used is: E:\PROJ_Archive\release\FMC_LCD_FSK_1_2_B\Firmware\vitis_2020_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:57.412
!MESSAGE XSCT Command: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:14:58.235
!MESSAGE XSCT command with result: [platform config -updatehw {E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa}], Result: [null, ]. Thread: Worker-4: Updating hardware platform

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.178
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.436
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.442
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.449
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.450
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.456
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2020-11-02 12:15:07.467
!MESSAGE Generating MD5 hash for file: E:\PROJ_Archive\release\FMC_LCD_FSK_1_2_B\Firmware\vitis_2020_1\FMC_FSK\export\FMC_FSK\sw\FMC_FSK\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.474
!MESSAGE XSCT Command: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:07.478
!MESSAGE XSCT command with result: [::hsi::utils::closesw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/sw/FMC_FSK/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.354
!MESSAGE XSCT Command: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.357
!MESSAGE XSCT command with result: [::hsi::utils::openhw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.396
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_1_2_B\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.487
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {E:\PROJ_Archive\release\FMC_LCD_FSK_1_2_B\Firmware\vitis_2020_1\FSK\_ide\bitstream}], Result: [null, ]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.490
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.495
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"device": "7a75t",
"family": "artix7",
"timestamp": "Mon Nov  2 12:06:41 2020",
"vivado_version": "2020.1",
"part": "xc7a75tfgg484-1",
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.496
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:09.505
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"CAM_IIC": {"hier_name": "CAM_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"FLC_ctrl_0": {"hier_name": "FLC_ctrl_0",
"type": "FLC_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"MIG_clk_rst": {"hier_name": "MIG_clk_rst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PL_clk_tst": {"hier_name": "PL_clk_tst",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"PMOD_A": {"hier_name": "PMOD_A",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"PMOD_B": {"hier_name": "PMOD_B",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_IIC": {"hier_name": "Touch_IIC",
"type": "axi_iic",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"Touch_Intr_ctrl_0": {"hier_name": "Touch_Intr_ctrl_0",
"type": "Touch_Intr_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"UART": {"hier_name": "UART",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_interconnect_1": {"hier_name": "axi_interconnect_1",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.2",
"ip_type": "MEMORY_CNTLR",
},
"proc_sys_reset_0": {"hier_name": "proc_sys_reset_0",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"xlslice_0": {"hier_name": "xlslice_0",
"type": "xlslice",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-6: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.118
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.123
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {}]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.124
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.199
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"CAM_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130460,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130464,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130472,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130496,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130688,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130692,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130696,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130700,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130704,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130708,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130712,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130716,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130720,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130724,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130728,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130732,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130736,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130740,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130744,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130748,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130752,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082130756,
},
},
"FLC_ctrl_0": {},
"PMOD_A": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741824,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741828,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741832,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073741836,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742108,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742120,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073742112,
},
},
"PMOD_B": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807360,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807364,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807368,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807372,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807644,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807656,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1073807648,
},
},
"Touch_IIC": {"GIE": {"description": "Global Interrupt Enable Register",
"address_offset": "0x1c",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable
0 - All Interrupts disabled; no interrupt (even if unmasked in IER) possible from AXI IIC core
1 - Unmasked AXI IIC core interrupts are passed to processor
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082195996,
},
"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x020",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196000,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x028",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"int0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt0 - Arbitration Lost
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt1 - Transmit Error/Slave Transmit Complete
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int2": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt2 - Transmit FIFO Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int3": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt3 - Recieve FIFO FULL
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int4": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt4 - IIC Bus is Not Busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int5": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt5 - Addressed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int6": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt6 - Not Addessed As Slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"int7": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt7 - Transmit FIFO Half Empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196008,
},
"SOFTR": {"description": "Soft Reset Register",
"address_offset": "0x040",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RKEY": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Reset Key - Firmware must write a value of 0xA to this field to
            cause a soft reset of the Interrupt registers of AXI IIC controller.
            Writing any other value results in an AXI transaction
            acknowledgement with SLVERR and no reset occurs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196032,
},
"CR": {"description": "Control Register",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set before any other CR bits have any effect
0 - resets and disables the AXI IIC controller but not the registers or FIFOs
1 - enables the AXI IIC controller
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "This bit must be set to flush the FIFO if either (a) arbitration is lost or (b) if a transmit error occurs
0 - transmit FIFO normal operation
1 - resets the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSMS": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "When this bit is changed from 0 to 1, the
AXI IIC bus interface generates a START condition in master mode. When
this bit is cleared, a STOP condition is generated and the AXI IIC bus
interface switches to slave mode. When this bit is cleared by the
hardware, because arbitration for the bus has been lost, a STOP
condition is not generated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "This bit selects the direction of master/slave transfers.
0 - selects an AXI IIC receive
1 - selects an AXI IIC transmit
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXAK": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit specifies the value driven onto
the sda line during acknowledge cycles for both master and slave recievers.
0 - acknowledge
1 - not-acknowledge
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RSTA": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Writing a 1 to this bit generates a repeated START 
condition on the bus if the AXI IIC bus interface is the current bus
master. Attempting a repeated START at the wrong time, if the bus is
owned by another master, results in a loss of arbitration. This bit is reset
when the repeated start occurs. This bit must be set prior to writing the
new address to the TX_FIFO or DTR
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GC_EN": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Setting this bit High allows the AXI IIC to respond to a general call address.
0 - General Call Disabled
1 - General Call Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196224,
},
"SR": {"description": "Status Register",
"address_offset": "0x104",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"ABGC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set to 1 when another master has issued a general call and
the general call enable bit is set to 1, CR(6) = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AAS": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "When the address on the IIC bus matches the slave address in the Address register (ADR), the IIC bus interface
is being addressed as a slave and switches to slave mode. If 10-bit addressing is selected this device only responds to a 10-bit
address or general call if enabled. This bit is cleared when a stop
condition is detected or a repeated start occurs.
0 - indicates not being addressed as a slave
1 - indicates being addressed as a slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BB": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the status of the IIC bus. This bit is set
when a START condition is detected and cleared when a STOP
condition is detected.
0 - indicates the bus is idle
1 - indicates the bus is busy
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARW": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "When the IIC bus interface has been addressed as a slave (AAS is set), 
this bit indicates the value of the read/write bit sent by the master.
This bit is only valid when a complete transfer has occurred and
no other transfers have been initiated.
0 - indicates master writing to slave
1 - indicates master reading from slave
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the transmit FIFO is full.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "This bit is set High when the receive FIFO is full.
This bit is set only when all 16 locations in the FIFO are full,
regardless of the compare value field of the RX_FIFO_PIRQ register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Empty": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the receive FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "This is set High when the transmit FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196228,
},
"TX_FIFO": {"description": "Transmit FIFO Register",
"address_offset": "0x108",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "If the dynamic stop bit is used and the AXI IIC is a master receiver,
the value is the number of bytes to receive.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Start": {"access": "write-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic start bit can be used to send a start or repeated start sequence on the
IIC bus. A start sequence is generated if the MSMS = 0, a
repeated start sequence is generated if the MSMS = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stop": {"access": "write-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "The dynamic stop bit can be used to send an IIC stop
sequence on the IIC bus after the last byte has been transmitted or received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196232,
},
"RX_FIFO": {"description": "Recieve FIFO Register",
"address_offset": "0x10C",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"D7_D0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "IIC Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196236,
},
"ADR": {"description": "Slave Address Register",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Slave_Address": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "7",
"desc": "Address used by the IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196240,
},
"TX_FIFO_OCY": {"description": "Transmit FIFO Occupency Register",
"address_offset": "0x114",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196244,
},
"RX_FIFO_OCY": {"description": "Recieve FIFO Occupency Register",
"address_offset": "0x118",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 indicates that
10 locations are full in the FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196248,
},
"TEN_ADR": {"description": "Slave Ten Bit Address Register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MSB_of_Slave_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "3",
"desc": "Three MSBs of the 10-bit address used by the AXI IIC bus interface when in slave mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196252,
},
"RX_FIFO_PIRQ": {"description": "Recieve FIFO Programmable Depth Interrupt Register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Compare_Value": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Bit[3] is the MSB. A binary value of 1001 implies that when
10 locations in the receive FIFO are filled, the receive FIFO
interrupt is set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196256,
},
"GPO": {"description": "General Purpose Output Register",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"General_Purpose_Outputs": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "The LSB (Bit[0]) is the first bit populated
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196260,
},
"TSUSTA": {"description": "Timing Parameter TSUSTA Register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196264,
},
"TSUSTO": {"description": "Timing Parameter TSUSTO Register",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUSTO": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Setup time for a repeated STOP condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196268,
},
"THDSTA": {"description": "Timing Parameter THDSTA Register",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDSTA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Hold time for a repeated START condition.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196272,
},
"TSUDAT": {"description": "Timing Parameter TSUDAT Register",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TSUDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Setup time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196276,
},
"TBUF": {"description": "Timing Parameter TBUF Register",
"address_offset": "0x138",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TBUF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Bus free time between a STOP and START condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196280,
},
"THIGH": {"description": "Timing Parameter THIGH Register",
"address_offset": "0x13C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THIGH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "High Period of the scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196284,
},
"TLOW": {"description": "Timing Parameter TLOW Register",
"address_offset": "0x140",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TLOW": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Low Period of scl clock.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196288,
},
"THDDAT": {"description": "Timing Parameter THDDAT Register",
"address_offset": "0x144",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"THDDAT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Data Hold time
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1082196292,
},
},
"Touch_Intr_ctrl_0": {},
"UART": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
}]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.206
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.214
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"PMOD_A_S_AXI": {"name": "PMOD_A",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"PMOD_B_S_AXI": {"name": "PMOD_B",
"base": "0x40010000",
"high": "0x4001FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"UART_S_AXI": {"name": "UART",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"CAM_IIC_S_AXI": {"name": "CAM_IIC",
"base": "0x40800000",
"high": "0x4080FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_IIC_S_AXI": {"name": "Touch_IIC",
"base": "0x40810000",
"high": "0x4081FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"FLC_ctrl_0_S00_AXI": {"name": "FLC_ctrl_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Touch_Intr_ctrl_0_S00_AXI": {"name": "Touch_Intr_ctrl_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x0001FFFF",
"size": "131072",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x8FFFFFFF",
"size": "268435456",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "3",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.216
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.220
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.221
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.224
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.225
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.228
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.229
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.233
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.234
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.244
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.245
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.248
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.249
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.254
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.266
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.271
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {}]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.272
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.276
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.277
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.280
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:18.282
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY org.eclipse.tcf 4 0 2020-11-02 12:15:20.436
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.451
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.457
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.890
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.891
!MESSAGE XSCT Command: [version -server], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.893
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.894
!MESSAGE XSCT Command: [version], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.896
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.901
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.906
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.907
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.924
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.927
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.932
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.935
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.952
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.957
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.963
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.964
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.980
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.982
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.987
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:20.988
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.004
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.013
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.019
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.020
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.036
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.038
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.060
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level == 0}], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.069
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.071
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.073
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.077
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.096
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.101
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-SMT2NC 210308AC4EBB]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.103
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.119
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==1}], Result: [null,      2  xc7a75t (idcode 13632093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.127
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.169
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308AC4EBB" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308AC4EBB-13632093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:21.170
!MESSAGE XSCT Command: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.379
!MESSAGE XSCT command with result: [fpga -file E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FSK/_ide/bitstream/FMC_LCD_test_top.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.402
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.421
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.423
!MESSAGE XSCT Command: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.511
!MESSAGE XSCT command with result: [loadhw -hw E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/export/FMC_FSK/hw/FMC_LCD_test_top.xsa -regs], Result: [null, FMC_LCD_test_top_2]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.513
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.515
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.516
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.532
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.533
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.537
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:23.538
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:26.540
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:26.541
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:26.557
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:26.559
!MESSAGE XSCT Command: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:26.970
!MESSAGE XSCT command with result: [dow E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FSK/Debug/FSK.elf], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:27.044
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:27.062
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:27.064
!MESSAGE XSCT Command: [con], Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:15:27.079
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6: Launching Debugger_FSK-Default_1

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:16:50.023
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-116

!ENTRY com.xilinx.sdk.utils 0 0 2020-11-02 12:16:50.026
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-116
