// Seed: 1142541785
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  tri1 id_4
);
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_4 = 32'd49
) (
    input supply1 id_0,
    input tri0 _id_1,
    output wire id_2,
    input wor id_3,
    input uwire _id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7
);
  assign id_2 = -1;
  wire id_9;
  wire [id_4 : id_1] id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
