{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 14:36:36 2021 " "Info: Processing started: Wed Dec 22 14:36:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Full -c Lab1Full " "Info: Command: quartus_sta Lab1Full -c Lab1Full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab1Full.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Lab1Full.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz " "Info: create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25mhz clk_25mhz" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{inst5\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UA:inst2\|S1 UA:inst2\|S1 " "Info: create_clock -period 1.000 -name UA:inst2\|S1 UA:inst2\|S1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USBBridge:isntx\|USBRDn USBBridge:isntx\|USBRDn " "Info: create_clock -period 1.000 -name USBBridge:isntx\|USBRDn USBBridge:isntx\|USBRDn" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USBBridge:isntx\|Z_ALTERA_SYNTHESIZED USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " "Info: create_clock -period 1.000 -name USBBridge:isntx\|Z_ALTERA_SYNTHESIZED USBBridge:isntx\|Z_ALTERA_SYNTHESIZED" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|S2_1  from: dataa  to: combout " "Info: Cell: inst2\|S2_1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.330 " "Info: Worst-case setup slack is -10.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.330      -103.300 UA:inst2\|S1  " "Info:   -10.330      -103.300 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.777      -426.513 USBBridge:isntx\|USBRDn  " "Info:    -4.777      -426.513 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.299      -152.288 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -4.299      -152.288 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464        -1.075 clk_25mhz  " "Info:    -0.464        -1.075 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:     0.029         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.394 " "Info: Worst-case hold slack is -2.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394       -10.801 clk_25mhz  " "Info:    -2.394       -10.801 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769       -15.175 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -0.769       -15.175 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670        -9.243 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.670        -9.243 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142        -1.178 USBBridge:isntx\|USBRDn  " "Info:    -0.142        -1.178 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 UA:inst2\|S1  " "Info:     0.409         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.058 " "Info: Worst-case recovery slack is -2.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.058        -4.084 USBBridge:isntx\|USBRDn  " "Info:    -2.058        -4.084 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014         0.000 UA:inst2\|S1  " "Info:     0.014         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.105         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.461 " "Info: Worst-case removal slack is -0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461        -1.764 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.461        -1.764 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428         0.000 UA:inst2\|S1  " "Info:     0.428         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493         0.000 USBBridge:isntx\|USBRDn  " "Info:     0.493         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:isntx\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -14.870 UA:inst2\|S1  " "Info:    -1.487       -14.870 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700         0.000 clk_25mhz  " "Info:    19.700         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.606         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.606         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|S2_1  from: dataa  to: combout " "Info: Cell: inst2\|S2_1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.548 " "Info: Worst-case setup slack is -9.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.548       -95.480 UA:inst2\|S1  " "Info:    -9.548       -95.480 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.457      -398.176 USBBridge:isntx\|USBRDn  " "Info:    -4.457      -398.176 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.794      -132.455 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -3.794      -132.455 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.465        -1.362 clk_25mhz  " "Info:    -0.465        -1.362 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251        -1.712 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -0.251        -1.712 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.063 " "Info: Worst-case hold slack is -2.063" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.063        -9.581 clk_25mhz  " "Info:    -2.063        -9.581 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512        -7.064 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.512        -7.064 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.503        -6.486 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -0.503        -6.486 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.272 USBBridge:isntx\|USBRDn  " "Info:    -0.034        -0.272 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 UA:inst2\|S1  " "Info:     0.449         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.764 " "Info: Worst-case recovery slack is -1.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764        -3.500 USBBridge:isntx\|USBRDn  " "Info:    -1.764        -3.500 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050         0.000 UA:inst2\|S1  " "Info:     0.050         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.123         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.467 " "Info: Worst-case removal slack is -0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467        -1.796 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.467        -1.796 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371         0.000 UA:inst2\|S1  " "Info:     0.371         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 USBBridge:isntx\|USBRDn  " "Info:     0.391         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Info: Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -172.492 USBBridge:isntx\|USBRDn  " "Info:    -1.487      -172.492 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.487       -47.584 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -14.870 UA:inst2\|S1  " "Info:    -1.487       -14.870 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.590         0.000 clk_25mhz  " "Info:    19.590         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.409         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.409         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|S2_1  from: dataa  to: combout " "Info: Cell: inst2\|S2_1  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{UA:inst2\|S1\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|Z_ALTERA_SYNTHESIZED\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{USBBridge:isntx\|USBRDn\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{UA:inst2\|S1\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -rise_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz\}\] -fall_to \[get_clocks \{clk_25mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.742 " "Info: Worst-case setup slack is -3.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.742       -37.420 UA:inst2\|S1  " "Info:    -3.742       -37.420 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.474       -49.819 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.474       -49.819 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413      -119.554 USBBridge:isntx\|USBRDn  " "Info:    -1.413      -119.554 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:     0.335         0.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 clk_25mhz  " "Info:     0.342         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.284 " "Info: Worst-case hold slack is -1.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284        -6.001 clk_25mhz  " "Info:    -1.284        -6.001 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629        -6.887 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.629        -6.887 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431        -8.544 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -0.431        -8.544 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263       -14.659 USBBridge:isntx\|USBRDn  " "Info:    -0.263       -14.659 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021         0.000 UA:inst2\|S1  " "Info:     0.021         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.505 " "Info: Worst-case recovery slack is -0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505        -0.991 USBBridge:isntx\|USBRDn  " "Info:    -0.505        -0.991 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543         0.000 UA:inst2\|S1  " "Info:     0.543         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.662         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.441 " "Info: Worst-case removal slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441        -1.734 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.441        -1.734 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126         0.000 UA:inst2\|S1  " "Info:     0.126         0.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128         0.000 USBBridge:isntx\|USBRDn  " "Info:     0.128         0.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Info: Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -116.000 USBBridge:isntx\|USBRDn  " "Info:    -1.000      -116.000 USBBridge:isntx\|USBRDn " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED  " "Info:    -1.000       -32.000 USBBridge:isntx\|Z_ALTERA_SYNTHESIZED " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -10.000 UA:inst2\|S1  " "Info:    -1.000       -10.000 UA:inst2\|S1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.397         0.000 clk_25mhz  " "Info:    19.397         0.000 clk_25mhz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.575         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:   499.575         0.000 inst5\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 14:36:41 2021 " "Info: Processing ended: Wed Dec 22 14:36:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
