INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/imports/new/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/feed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module feed
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/new/licz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module licz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lsriw/sr/RomanMichal/SR/lab4/zad72/zad72.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
