
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401210 <.init>:
  401210:	stp	x29, x30, [sp, #-16]!
  401214:	mov	x29, sp
  401218:	bl	401600 <ferror@plt+0x60>
  40121c:	ldp	x29, x30, [sp], #16
  401220:	ret

Disassembly of section .plt:

0000000000401230 <memcpy@plt-0x20>:
  401230:	stp	x16, x30, [sp, #-16]!
  401234:	adrp	x16, 426000 <ferror@plt+0x24a60>
  401238:	ldr	x17, [x16, #4088]
  40123c:	add	x16, x16, #0xff8
  401240:	br	x17
  401244:	nop
  401248:	nop
  40124c:	nop

0000000000401250 <memcpy@plt>:
  401250:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401254:	ldr	x17, [x16]
  401258:	add	x16, x16, #0x0
  40125c:	br	x17

0000000000401260 <memmove@plt>:
  401260:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401264:	ldr	x17, [x16, #8]
  401268:	add	x16, x16, #0x8
  40126c:	br	x17

0000000000401270 <strlen@plt>:
  401270:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401274:	ldr	x17, [x16, #16]
  401278:	add	x16, x16, #0x10
  40127c:	br	x17

0000000000401280 <fputs@plt>:
  401280:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401284:	ldr	x17, [x16, #24]
  401288:	add	x16, x16, #0x18
  40128c:	br	x17

0000000000401290 <exit@plt>:
  401290:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401294:	ldr	x17, [x16, #32]
  401298:	add	x16, x16, #0x20
  40129c:	br	x17

00000000004012a0 <ftell@plt>:
  4012a0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4012a4:	ldr	x17, [x16, #40]
  4012a8:	add	x16, x16, #0x28
  4012ac:	br	x17

00000000004012b0 <fputc@plt>:
  4012b0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4012b4:	ldr	x17, [x16, #48]
  4012b8:	add	x16, x16, #0x30
  4012bc:	br	x17

00000000004012c0 <snprintf@plt>:
  4012c0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4012c4:	ldr	x17, [x16, #56]
  4012c8:	add	x16, x16, #0x38
  4012cc:	br	x17

00000000004012d0 <tcgetattr@plt>:
  4012d0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4012d4:	ldr	x17, [x16, #64]
  4012d8:	add	x16, x16, #0x40
  4012dc:	br	x17

00000000004012e0 <fileno@plt>:
  4012e0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4012e4:	ldr	x17, [x16, #72]
  4012e8:	add	x16, x16, #0x48
  4012ec:	br	x17

00000000004012f0 <fclose@plt>:
  4012f0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4012f4:	ldr	x17, [x16, #80]
  4012f8:	add	x16, x16, #0x50
  4012fc:	br	x17

0000000000401300 <atoi@plt>:
  401300:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401304:	ldr	x17, [x16, #88]
  401308:	add	x16, x16, #0x58
  40130c:	br	x17

0000000000401310 <fopen@plt>:
  401310:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401314:	ldr	x17, [x16, #96]
  401318:	add	x16, x16, #0x60
  40131c:	br	x17

0000000000401320 <malloc@plt>:
  401320:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401324:	ldr	x17, [x16, #104]
  401328:	add	x16, x16, #0x68
  40132c:	br	x17

0000000000401330 <sigemptyset@plt>:
  401330:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401334:	ldr	x17, [x16, #112]
  401338:	add	x16, x16, #0x70
  40133c:	br	x17

0000000000401340 <strncmp@plt>:
  401340:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401344:	ldr	x17, [x16, #120]
  401348:	add	x16, x16, #0x78
  40134c:	br	x17

0000000000401350 <__libc_start_main@plt>:
  401350:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401354:	ldr	x17, [x16, #128]
  401358:	add	x16, x16, #0x80
  40135c:	br	x17

0000000000401360 <fgetc@plt>:
  401360:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401364:	ldr	x17, [x16, #136]
  401368:	add	x16, x16, #0x88
  40136c:	br	x17

0000000000401370 <memset@plt>:
  401370:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401374:	ldr	x17, [x16, #144]
  401378:	add	x16, x16, #0x90
  40137c:	br	x17

0000000000401380 <catclose@plt>:
  401380:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401384:	ldr	x17, [x16, #152]
  401388:	add	x16, x16, #0x98
  40138c:	br	x17

0000000000401390 <pselect@plt>:
  401390:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401394:	ldr	x17, [x16, #160]
  401398:	add	x16, x16, #0xa0
  40139c:	br	x17

00000000004013a0 <calloc@plt>:
  4013a0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4013a4:	ldr	x17, [x16, #168]
  4013a8:	add	x16, x16, #0xa8
  4013ac:	br	x17

00000000004013b0 <strcasecmp@plt>:
  4013b0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4013b4:	ldr	x17, [x16, #176]
  4013b8:	add	x16, x16, #0xb0
  4013bc:	br	x17

00000000004013c0 <realloc@plt>:
  4013c0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4013c4:	ldr	x17, [x16, #184]
  4013c8:	add	x16, x16, #0xb8
  4013cc:	br	x17

00000000004013d0 <strdup@plt>:
  4013d0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4013d4:	ldr	x17, [x16, #192]
  4013d8:	add	x16, x16, #0xc0
  4013dc:	br	x17

00000000004013e0 <sigaction@plt>:
  4013e0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4013e4:	ldr	x17, [x16, #200]
  4013e8:	add	x16, x16, #0xc8
  4013ec:	br	x17

00000000004013f0 <strrchr@plt>:
  4013f0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4013f4:	ldr	x17, [x16, #208]
  4013f8:	add	x16, x16, #0xd0
  4013fc:	br	x17

0000000000401400 <__gmon_start__@plt>:
  401400:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401404:	ldr	x17, [x16, #216]
  401408:	add	x16, x16, #0xd8
  40140c:	br	x17

0000000000401410 <write@plt>:
  401410:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401414:	ldr	x17, [x16, #224]
  401418:	add	x16, x16, #0xe0
  40141c:	br	x17

0000000000401420 <fseek@plt>:
  401420:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401424:	ldr	x17, [x16, #232]
  401428:	add	x16, x16, #0xe8
  40142c:	br	x17

0000000000401430 <abort@plt>:
  401430:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401434:	ldr	x17, [x16, #240]
  401438:	add	x16, x16, #0xf0
  40143c:	br	x17

0000000000401440 <fread_unlocked@plt>:
  401440:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401444:	ldr	x17, [x16, #248]
  401448:	add	x16, x16, #0xf8
  40144c:	br	x17

0000000000401450 <getopt_long@plt>:
  401450:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401454:	ldr	x17, [x16, #256]
  401458:	add	x16, x16, #0x100
  40145c:	br	x17

0000000000401460 <strcmp@plt>:
  401460:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401464:	ldr	x17, [x16, #264]
  401468:	add	x16, x16, #0x108
  40146c:	br	x17

0000000000401470 <__ctype_b_loc@plt>:
  401470:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401474:	ldr	x17, [x16, #272]
  401478:	add	x16, x16, #0x110
  40147c:	br	x17

0000000000401480 <free@plt>:
  401480:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401484:	ldr	x17, [x16, #280]
  401488:	add	x16, x16, #0x118
  40148c:	br	x17

0000000000401490 <catgets@plt>:
  401490:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401494:	ldr	x17, [x16, #288]
  401498:	add	x16, x16, #0x120
  40149c:	br	x17

00000000004014a0 <catopen@plt>:
  4014a0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4014a4:	ldr	x17, [x16, #296]
  4014a8:	add	x16, x16, #0x128
  4014ac:	br	x17

00000000004014b0 <strchr@plt>:
  4014b0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4014b4:	ldr	x17, [x16, #304]
  4014b8:	add	x16, x16, #0x130
  4014bc:	br	x17

00000000004014c0 <fwrite@plt>:
  4014c0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4014c4:	ldr	x17, [x16, #312]
  4014c8:	add	x16, x16, #0x138
  4014cc:	br	x17

00000000004014d0 <fflush@plt>:
  4014d0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4014d4:	ldr	x17, [x16, #320]
  4014d8:	add	x16, x16, #0x140
  4014dc:	br	x17

00000000004014e0 <read@plt>:
  4014e0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4014e4:	ldr	x17, [x16, #328]
  4014e8:	add	x16, x16, #0x148
  4014ec:	br	x17

00000000004014f0 <tcsetattr@plt>:
  4014f0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4014f4:	ldr	x17, [x16, #336]
  4014f8:	add	x16, x16, #0x150
  4014fc:	br	x17

0000000000401500 <isatty@plt>:
  401500:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401504:	ldr	x17, [x16, #344]
  401508:	add	x16, x16, #0x158
  40150c:	br	x17

0000000000401510 <__fxstat@plt>:
  401510:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401514:	ldr	x17, [x16, #352]
  401518:	add	x16, x16, #0x160
  40151c:	br	x17

0000000000401520 <__isoc99_sscanf@plt>:
  401520:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401524:	ldr	x17, [x16, #360]
  401528:	add	x16, x16, #0x168
  40152c:	br	x17

0000000000401530 <sigaddset@plt>:
  401530:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401534:	ldr	x17, [x16, #368]
  401538:	add	x16, x16, #0x170
  40153c:	br	x17

0000000000401540 <vfprintf@plt>:
  401540:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401544:	ldr	x17, [x16, #376]
  401548:	add	x16, x16, #0x178
  40154c:	br	x17

0000000000401550 <__errno_location@plt>:
  401550:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401554:	ldr	x17, [x16, #384]
  401558:	add	x16, x16, #0x180
  40155c:	br	x17

0000000000401560 <getenv@plt>:
  401560:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401564:	ldr	x17, [x16, #392]
  401568:	add	x16, x16, #0x188
  40156c:	br	x17

0000000000401570 <fprintf@plt>:
  401570:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401574:	ldr	x17, [x16, #400]
  401578:	add	x16, x16, #0x190
  40157c:	br	x17

0000000000401580 <ioctl@plt>:
  401580:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401584:	ldr	x17, [x16, #408]
  401588:	add	x16, x16, #0x198
  40158c:	br	x17

0000000000401590 <setlocale@plt>:
  401590:	adrp	x16, 427000 <ferror@plt+0x25a60>
  401594:	ldr	x17, [x16, #416]
  401598:	add	x16, x16, #0x1a0
  40159c:	br	x17

00000000004015a0 <ferror@plt>:
  4015a0:	adrp	x16, 427000 <ferror@plt+0x25a60>
  4015a4:	ldr	x17, [x16, #424]
  4015a8:	add	x16, x16, #0x1a8
  4015ac:	br	x17

Disassembly of section .text:

00000000004015b0 <.text>:
  4015b0:	mov	x29, #0x0                   	// #0
  4015b4:	mov	x30, #0x0                   	// #0
  4015b8:	mov	x5, x0
  4015bc:	ldr	x1, [sp]
  4015c0:	add	x2, sp, #0x8
  4015c4:	mov	x6, sp
  4015c8:	movz	x0, #0x0, lsl #48
  4015cc:	movk	x0, #0x0, lsl #32
  4015d0:	movk	x0, #0x40, lsl #16
  4015d4:	movk	x0, #0x4024
  4015d8:	movz	x3, #0x0, lsl #48
  4015dc:	movk	x3, #0x0, lsl #32
  4015e0:	movk	x3, #0x41, lsl #16
  4015e4:	movk	x3, #0x13c8
  4015e8:	movz	x4, #0x0, lsl #48
  4015ec:	movk	x4, #0x0, lsl #32
  4015f0:	movk	x4, #0x41, lsl #16
  4015f4:	movk	x4, #0x1448
  4015f8:	bl	401350 <__libc_start_main@plt>
  4015fc:	bl	401430 <abort@plt>
  401600:	adrp	x0, 426000 <ferror@plt+0x24a60>
  401604:	ldr	x0, [x0, #4064]
  401608:	cbz	x0, 401610 <ferror@plt+0x70>
  40160c:	b	401400 <__gmon_start__@plt>
  401610:	ret
  401614:	nop
  401618:	adrp	x0, 427000 <ferror@plt+0x25a60>
  40161c:	add	x0, x0, #0x218
  401620:	adrp	x1, 427000 <ferror@plt+0x25a60>
  401624:	add	x1, x1, #0x218
  401628:	cmp	x1, x0
  40162c:	b.eq	401644 <ferror@plt+0xa4>  // b.none
  401630:	adrp	x1, 411000 <ferror@plt+0xfa60>
  401634:	ldr	x1, [x1, #1144]
  401638:	cbz	x1, 401644 <ferror@plt+0xa4>
  40163c:	mov	x16, x1
  401640:	br	x16
  401644:	ret
  401648:	adrp	x0, 427000 <ferror@plt+0x25a60>
  40164c:	add	x0, x0, #0x218
  401650:	adrp	x1, 427000 <ferror@plt+0x25a60>
  401654:	add	x1, x1, #0x218
  401658:	sub	x1, x1, x0
  40165c:	lsr	x2, x1, #63
  401660:	add	x1, x2, x1, asr #3
  401664:	cmp	xzr, x1, asr #1
  401668:	asr	x1, x1, #1
  40166c:	b.eq	401684 <ferror@plt+0xe4>  // b.none
  401670:	adrp	x2, 411000 <ferror@plt+0xfa60>
  401674:	ldr	x2, [x2, #1152]
  401678:	cbz	x2, 401684 <ferror@plt+0xe4>
  40167c:	mov	x16, x2
  401680:	br	x16
  401684:	ret
  401688:	stp	x29, x30, [sp, #-32]!
  40168c:	mov	x29, sp
  401690:	str	x19, [sp, #16]
  401694:	adrp	x19, 427000 <ferror@plt+0x25a60>
  401698:	ldrb	w0, [x19, #576]
  40169c:	cbnz	w0, 4016ac <ferror@plt+0x10c>
  4016a0:	bl	401618 <ferror@plt+0x78>
  4016a4:	mov	w0, #0x1                   	// #1
  4016a8:	strb	w0, [x19, #576]
  4016ac:	ldr	x19, [sp, #16]
  4016b0:	ldp	x29, x30, [sp], #32
  4016b4:	ret
  4016b8:	b	401648 <ferror@plt+0xa8>
  4016bc:	stp	x29, x30, [sp, #-32]!
  4016c0:	adrp	x8, 411000 <ferror@plt+0xfa60>
  4016c4:	ldr	q0, [x8, #1168]
  4016c8:	str	x19, [sp, #16]
  4016cc:	mov	x19, x0
  4016d0:	stp	x1, x2, [x0, #24]
  4016d4:	stur	q0, [x0, #8]
  4016d8:	mov	w0, #0x20                  	// #32
  4016dc:	mov	x29, sp
  4016e0:	bl	402870 <ferror@plt+0x12d0>
  4016e4:	bl	4028f4 <ferror@plt+0x1354>
  4016e8:	str	x0, [x19]
  4016ec:	ldr	x19, [sp, #16]
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	stp	x29, x30, [sp, #-48]!
  4016fc:	ldr	x8, [x0, #16]
  401700:	str	x21, [sp, #16]
  401704:	stp	x20, x19, [sp, #32]
  401708:	mov	x29, sp
  40170c:	cmp	x8, x1
  401710:	b.cs	401740 <ferror@plt+0x1a0>  // b.hs, b.nlast
  401714:	mov	x20, x1
  401718:	ldr	x1, [x0, #24]
  40171c:	ldr	x21, [x0]
  401720:	mov	x19, x0
  401724:	mov	x0, x20
  401728:	bl	402870 <ferror@plt+0x12d0>
  40172c:	mov	x1, x0
  401730:	mov	x0, x21
  401734:	bl	402914 <ferror@plt+0x1374>
  401738:	str	x0, [x19]
  40173c:	str	x20, [x19, #16]
  401740:	ldp	x20, x19, [sp, #32]
  401744:	ldr	x21, [sp, #16]
  401748:	ldp	x29, x30, [sp], #48
  40174c:	ret
  401750:	stp	x29, x30, [sp, #-64]!
  401754:	stp	x24, x23, [sp, #16]
  401758:	ldr	x23, [x0, #8]
  40175c:	stp	x22, x21, [sp, #32]
  401760:	ldr	x22, [x0, #32]
  401764:	stp	x20, x19, [sp, #48]
  401768:	mov	x19, x0
  40176c:	sub	x21, x23, x1
  401770:	mov	x29, sp
  401774:	cbz	x22, 4017b4 <ferror@plt+0x214>
  401778:	cmp	x23, x21
  40177c:	b.ls	4017b8 <ferror@plt+0x218>  // b.plast
  401780:	ldr	x8, [x19]
  401784:	ldr	x9, [x19, #24]
  401788:	sub	x10, x23, #0x1
  40178c:	madd	x20, x9, x10, x8
  401790:	neg	x24, x9
  401794:	sub	x23, x23, #0x1
  401798:	mov	x0, x20
  40179c:	str	x23, [x19, #8]
  4017a0:	blr	x22
  4017a4:	cmp	x23, x21
  4017a8:	add	x20, x20, x24
  4017ac:	b.hi	401794 <ferror@plt+0x1f4>  // b.pmore
  4017b0:	b	4017b8 <ferror@plt+0x218>
  4017b4:	str	x21, [x19, #8]
  4017b8:	ldp	x20, x19, [sp, #48]
  4017bc:	ldp	x22, x21, [sp, #32]
  4017c0:	ldp	x24, x23, [sp, #16]
  4017c4:	ldp	x29, x30, [sp], #64
  4017c8:	ret
  4017cc:	stp	x29, x30, [sp, #-48]!
  4017d0:	ldp	x8, x9, [x0, #8]
  4017d4:	stp	x22, x21, [sp, #16]
  4017d8:	stp	x20, x19, [sp, #32]
  4017dc:	mov	x19, x0
  4017e0:	add	x22, x8, x1
  4017e4:	mov	x21, x1
  4017e8:	cmp	x22, x9
  4017ec:	mov	x20, x2
  4017f0:	mov	x29, sp
  4017f4:	b.ls	40180c <ferror@plt+0x26c>  // b.plast
  4017f8:	mov	x0, x19
  4017fc:	mov	x1, x21
  401800:	bl	401838 <ferror@plt+0x298>
  401804:	ldr	x8, [x19, #8]
  401808:	add	x22, x8, x21
  40180c:	ldr	x9, [x19]
  401810:	ldr	x10, [x19, #24]
  401814:	mov	x1, x20
  401818:	madd	x0, x8, x10, x9
  40181c:	mul	x2, x10, x21
  401820:	bl	401250 <memcpy@plt>
  401824:	str	x22, [x19, #8]
  401828:	ldp	x20, x19, [sp, #32]
  40182c:	ldp	x22, x21, [sp, #16]
  401830:	ldp	x29, x30, [sp], #48
  401834:	ret
  401838:	stp	x29, x30, [sp, #-48]!
  40183c:	stp	x20, x19, [sp, #32]
  401840:	mov	x19, x0
  401844:	ldp	x0, x20, [x0, #8]
  401848:	str	x21, [sp, #16]
  40184c:	mov	x29, sp
  401850:	bl	4028c4 <ferror@plt+0x1324>
  401854:	cmp	x20, x0
  401858:	b.cs	401878 <ferror@plt+0x2d8>  // b.hs, b.nlast
  40185c:	mov	x21, x0
  401860:	mov	x0, x20
  401864:	mov	x1, x20
  401868:	bl	4028c4 <ferror@plt+0x1324>
  40186c:	mov	x20, x0
  401870:	cmp	x0, x21
  401874:	b.cc	401860 <ferror@plt+0x2c0>  // b.lo, b.ul, b.last
  401878:	ldr	x1, [x19, #24]
  40187c:	ldr	x21, [x19]
  401880:	mov	x0, x20
  401884:	bl	402870 <ferror@plt+0x12d0>
  401888:	mov	x1, x0
  40188c:	mov	x0, x21
  401890:	bl	402914 <ferror@plt+0x1374>
  401894:	str	x0, [x19]
  401898:	str	x20, [x19, #16]
  40189c:	ldp	x20, x19, [sp, #32]
  4018a0:	ldr	x21, [sp, #16]
  4018a4:	ldp	x29, x30, [sp], #48
  4018a8:	ret
  4018ac:	mov	x2, x1
  4018b0:	mov	w1, #0x1                   	// #1
  4018b4:	b	4017cc <ferror@plt+0x22c>
  4018b8:	sub	sp, sp, #0x20
  4018bc:	stp	x29, x30, [sp, #16]
  4018c0:	add	x29, sp, #0x10
  4018c4:	sturb	w1, [x29, #-4]
  4018c8:	sub	x2, x29, #0x4
  4018cc:	mov	w1, #0x1                   	// #1
  4018d0:	bl	4017cc <ferror@plt+0x22c>
  4018d4:	ldp	x29, x30, [sp, #16]
  4018d8:	add	sp, sp, #0x20
  4018dc:	ret
  4018e0:	sub	sp, sp, #0x30
  4018e4:	stp	x29, x30, [sp, #16]
  4018e8:	stp	x20, x19, [sp, #32]
  4018ec:	add	x29, sp, #0x10
  4018f0:	mov	x19, x0
  4018f4:	mov	x20, xzr
  4018f8:	sturb	wzr, [x29, #-4]
  4018fc:	cbz	x1, 401918 <ferror@plt+0x378>
  401900:	add	x8, sp, #0x4
  401904:	strb	w1, [x8, x20]
  401908:	lsr	x1, x1, #8
  40190c:	add	x20, x20, #0x1
  401910:	cbnz	x1, 401904 <ferror@plt+0x364>
  401914:	sturb	w20, [x29, #-4]
  401918:	sub	x2, x29, #0x4
  40191c:	mov	w1, #0x1                   	// #1
  401920:	mov	x0, x19
  401924:	bl	4017cc <ferror@plt+0x22c>
  401928:	add	x2, sp, #0x4
  40192c:	mov	x0, x19
  401930:	mov	x1, x20
  401934:	bl	4017cc <ferror@plt+0x22c>
  401938:	ldp	x20, x19, [sp, #32]
  40193c:	ldp	x29, x30, [sp, #16]
  401940:	add	sp, sp, #0x30
  401944:	ret
  401948:	stp	x29, x30, [sp, #-80]!
  40194c:	stp	x24, x23, [sp, #32]
  401950:	ldr	x23, [x0, #32]
  401954:	stp	x22, x21, [sp, #48]
  401958:	stp	x20, x19, [sp, #64]
  40195c:	mov	x21, x2
  401960:	mov	x19, x0
  401964:	mov	x20, x1
  401968:	str	x25, [sp, #16]
  40196c:	mov	x29, sp
  401970:	cbz	x23, 4019b0 <ferror@plt+0x410>
  401974:	ldr	x8, [x19, #8]
  401978:	cbz	x8, 4019b4 <ferror@plt+0x414>
  40197c:	ldr	x9, [x19]
  401980:	ldr	x10, [x19, #24]
  401984:	sub	x24, x8, #0x1
  401988:	madd	x22, x10, x24, x9
  40198c:	neg	x25, x10
  401990:	mov	x0, x22
  401994:	str	x24, [x19, #8]
  401998:	blr	x23
  40199c:	sub	x24, x24, #0x1
  4019a0:	cmn	x24, #0x1
  4019a4:	add	x22, x22, x25
  4019a8:	b.ne	401990 <ferror@plt+0x3f0>  // b.any
  4019ac:	b	4019b4 <ferror@plt+0x414>
  4019b0:	str	xzr, [x19, #8]
  4019b4:	mov	w1, #0x1                   	// #1
  4019b8:	mov	x0, x20
  4019bc:	bl	4028c4 <ferror@plt+0x1324>
  4019c0:	mov	x1, x0
  4019c4:	mov	x0, x19
  4019c8:	bl	4016f8 <ferror@plt+0x158>
  4019cc:	ldr	x0, [x19]
  4019d0:	mov	x1, x21
  4019d4:	mov	x2, x20
  4019d8:	bl	401250 <memcpy@plt>
  4019dc:	add	x2, x29, #0x1c
  4019e0:	mov	w1, #0x1                   	// #1
  4019e4:	mov	x0, x19
  4019e8:	str	x20, [x19, #8]
  4019ec:	strb	wzr, [x29, #28]
  4019f0:	bl	4017cc <ferror@plt+0x22c>
  4019f4:	ldp	x20, x19, [sp, #64]
  4019f8:	ldp	x22, x21, [sp, #48]
  4019fc:	ldp	x24, x23, [sp, #32]
  401a00:	ldr	x25, [sp, #16]
  401a04:	ldp	x29, x30, [sp], #80
  401a08:	ret
  401a0c:	stp	x29, x30, [sp, #-32]!
  401a10:	stp	x20, x19, [sp, #16]
  401a14:	ldr	x9, [x0, #8]
  401a18:	mov	x20, x0
  401a1c:	mov	x19, x1
  401a20:	mov	x29, sp
  401a24:	cbz	x9, 401a50 <ferror@plt+0x4b0>
  401a28:	ldr	x8, [x20, #32]
  401a2c:	sub	x9, x9, #0x1
  401a30:	cbz	x8, 401a4c <ferror@plt+0x4ac>
  401a34:	ldr	x10, [x20]
  401a38:	ldr	x11, [x20, #24]
  401a3c:	str	x9, [x20, #8]
  401a40:	madd	x0, x9, x11, x10
  401a44:	blr	x8
  401a48:	b	401a50 <ferror@plt+0x4b0>
  401a4c:	str	x9, [x20, #8]
  401a50:	mov	x0, x19
  401a54:	bl	401270 <strlen@plt>
  401a58:	add	x1, x0, #0x1
  401a5c:	mov	x0, x20
  401a60:	mov	x2, x19
  401a64:	ldp	x20, x19, [sp, #16]
  401a68:	ldp	x29, x30, [sp], #32
  401a6c:	b	4017cc <ferror@plt+0x22c>
  401a70:	stp	x29, x30, [sp, #-64]!
  401a74:	stp	x22, x21, [sp, #32]
  401a78:	ldr	x21, [x0, #32]
  401a7c:	stp	x20, x19, [sp, #48]
  401a80:	mov	x19, x0
  401a84:	str	x23, [sp, #16]
  401a88:	mov	x29, sp
  401a8c:	cbz	x21, 401acc <ferror@plt+0x52c>
  401a90:	ldr	x8, [x19, #8]
  401a94:	cbz	x8, 401ad0 <ferror@plt+0x530>
  401a98:	ldr	x9, [x19]
  401a9c:	ldr	x10, [x19, #24]
  401aa0:	sub	x22, x8, #0x1
  401aa4:	madd	x20, x10, x22, x9
  401aa8:	neg	x23, x10
  401aac:	mov	x0, x20
  401ab0:	str	x22, [x19, #8]
  401ab4:	blr	x21
  401ab8:	sub	x22, x22, #0x1
  401abc:	cmn	x22, #0x1
  401ac0:	add	x20, x20, x23
  401ac4:	b.ne	401aac <ferror@plt+0x50c>  // b.any
  401ac8:	b	401ad0 <ferror@plt+0x530>
  401acc:	str	xzr, [x19, #8]
  401ad0:	add	x2, x29, #0x1c
  401ad4:	mov	w1, #0x1                   	// #1
  401ad8:	mov	x0, x19
  401adc:	strb	wzr, [x29, #28]
  401ae0:	bl	4017cc <ferror@plt+0x22c>
  401ae4:	ldp	x20, x19, [sp, #48]
  401ae8:	ldp	x22, x21, [sp, #32]
  401aec:	ldr	x23, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #64
  401af4:	ret
  401af8:	stp	x29, x30, [sp, #-48]!
  401afc:	stp	x22, x21, [sp, #16]
  401b00:	stp	x20, x19, [sp, #32]
  401b04:	ldr	x9, [x0]
  401b08:	ldp	x22, x8, [x0, #24]
  401b0c:	add	x10, x1, #0x1
  401b10:	mov	x19, x0
  401b14:	mov	x29, sp
  401b18:	madd	x21, x22, x1, x9
  401b1c:	madd	x20, x22, x10, x9
  401b20:	cbz	x8, 401b2c <ferror@plt+0x58c>
  401b24:	mov	x0, x21
  401b28:	blr	x8
  401b2c:	ldr	x8, [x19, #8]
  401b30:	mov	x0, x21
  401b34:	mov	x1, x20
  401b38:	sub	x8, x8, #0x1
  401b3c:	str	x8, [x19, #8]
  401b40:	mul	x2, x8, x22
  401b44:	ldp	x20, x19, [sp, #32]
  401b48:	ldp	x22, x21, [sp, #16]
  401b4c:	ldp	x29, x30, [sp], #48
  401b50:	b	401260 <memmove@plt>
  401b54:	ldr	x8, [x0]
  401b58:	ldr	x9, [x0, #24]
  401b5c:	madd	x0, x9, x1, x8
  401b60:	ret
  401b64:	stp	x29, x30, [sp, #-48]!
  401b68:	str	x21, [sp, #16]
  401b6c:	stp	x20, x19, [sp, #32]
  401b70:	ldr	x9, [x0]
  401b74:	ldp	x20, x8, [x0, #24]
  401b78:	mov	x19, x2
  401b7c:	mov	x29, sp
  401b80:	madd	x21, x20, x1, x9
  401b84:	cbz	x8, 401b90 <ferror@plt+0x5f0>
  401b88:	mov	x0, x21
  401b8c:	blr	x8
  401b90:	mov	x0, x21
  401b94:	mov	x1, x19
  401b98:	mov	x2, x20
  401b9c:	ldp	x20, x19, [sp, #32]
  401ba0:	ldr	x21, [sp, #16]
  401ba4:	ldp	x29, x30, [sp], #48
  401ba8:	b	401250 <memcpy@plt>
  401bac:	ldp	x8, x9, [x0]
  401bb0:	ldr	x10, [x0, #24]
  401bb4:	mvn	x11, x1
  401bb8:	add	x9, x9, x11
  401bbc:	madd	x0, x9, x10, x8
  401bc0:	ret
  401bc4:	stp	x29, x30, [sp, #-64]!
  401bc8:	stp	x22, x21, [sp, #32]
  401bcc:	stp	x20, x19, [sp, #48]
  401bd0:	ldr	x21, [x0, #32]
  401bd4:	mov	x19, x0
  401bd8:	str	x23, [sp, #16]
  401bdc:	mov	x29, sp
  401be0:	cbz	x21, 401c20 <ferror@plt+0x680>
  401be4:	ldr	x8, [x19, #8]
  401be8:	cbz	x8, 401c24 <ferror@plt+0x684>
  401bec:	ldr	x9, [x19]
  401bf0:	ldr	x10, [x19, #24]
  401bf4:	sub	x22, x8, #0x1
  401bf8:	madd	x20, x10, x22, x9
  401bfc:	neg	x23, x10
  401c00:	mov	x0, x20
  401c04:	str	x22, [x19, #8]
  401c08:	blr	x21
  401c0c:	sub	x22, x22, #0x1
  401c10:	cmn	x22, #0x1
  401c14:	add	x20, x20, x23
  401c18:	b.ne	401c00 <ferror@plt+0x660>  // b.any
  401c1c:	b	401c24 <ferror@plt+0x684>
  401c20:	str	xzr, [x19, #8]
  401c24:	ldr	x0, [x19]
  401c28:	ldp	x20, x19, [sp, #48]
  401c2c:	ldp	x22, x21, [sp, #32]
  401c30:	ldr	x23, [sp, #16]
  401c34:	ldp	x29, x30, [sp], #64
  401c38:	b	401480 <free@plt>
  401c3c:	stp	x29, x30, [sp, #-80]!
  401c40:	str	x25, [sp, #16]
  401c44:	stp	x24, x23, [sp, #32]
  401c48:	stp	x22, x21, [sp, #48]
  401c4c:	stp	x20, x19, [sp, #64]
  401c50:	mov	x29, sp
  401c54:	mov	x22, x2
  401c58:	mov	x19, x1
  401c5c:	mov	x20, x0
  401c60:	bl	401d28 <ferror@plt+0x788>
  401c64:	ldr	x24, [x20, #8]
  401c68:	str	x0, [x22]
  401c6c:	cmp	x0, x24
  401c70:	b.ne	401c8c <ferror@plt+0x6ec>  // b.any
  401c74:	mov	w1, #0x1                   	// #1
  401c78:	mov	x0, x20
  401c7c:	mov	x2, x19
  401c80:	mov	w21, #0x1                   	// #1
  401c84:	bl	4017cc <ferror@plt+0x22c>
  401c88:	b	401d0c <ferror@plt+0x76c>
  401c8c:	ldr	x22, [x20, #24]
  401c90:	ldr	x23, [x20]
  401c94:	mov	x21, x0
  401c98:	mul	x25, x22, x0
  401c9c:	add	x1, x23, x25
  401ca0:	mov	x0, x19
  401ca4:	bl	40c00c <ferror@plt+0xaa6c>
  401ca8:	cbz	w0, 401d08 <ferror@plt+0x768>
  401cac:	ldr	x8, [x20, #16]
  401cb0:	cmp	x24, x8
  401cb4:	b.ne	401cd0 <ferror@plt+0x730>  // b.any
  401cb8:	mov	w1, #0x1                   	// #1
  401cbc:	mov	x0, x20
  401cc0:	bl	401838 <ferror@plt+0x298>
  401cc4:	ldr	x22, [x20, #24]
  401cc8:	ldp	x23, x24, [x20]
  401ccc:	mul	x25, x22, x21
  401cd0:	add	x23, x23, x25
  401cd4:	sub	x9, x24, x21
  401cd8:	add	x8, x24, #0x1
  401cdc:	add	x0, x23, x22
  401ce0:	mul	x2, x22, x9
  401ce4:	mov	x1, x23
  401ce8:	str	x8, [x20, #8]
  401cec:	bl	401260 <memmove@plt>
  401cf0:	mov	x0, x23
  401cf4:	mov	x1, x19
  401cf8:	mov	x2, x22
  401cfc:	bl	401260 <memmove@plt>
  401d00:	mov	w21, #0x1                   	// #1
  401d04:	b	401d0c <ferror@plt+0x76c>
  401d08:	mov	w21, wzr
  401d0c:	mov	w0, w21
  401d10:	ldp	x20, x19, [sp, #64]
  401d14:	ldp	x22, x21, [sp, #48]
  401d18:	ldp	x24, x23, [sp, #32]
  401d1c:	ldr	x25, [sp, #16]
  401d20:	ldp	x29, x30, [sp], #80
  401d24:	ret
  401d28:	stp	x29, x30, [sp, #-64]!
  401d2c:	stp	x22, x21, [sp, #32]
  401d30:	ldr	x21, [x0, #8]
  401d34:	stp	x24, x23, [sp, #16]
  401d38:	stp	x20, x19, [sp, #48]
  401d3c:	mov	x29, sp
  401d40:	cbz	x21, 401d84 <ferror@plt+0x7e4>
  401d44:	ldr	x22, [x0]
  401d48:	ldr	x23, [x0, #24]
  401d4c:	mov	x19, x1
  401d50:	mov	x20, xzr
  401d54:	add	x8, x20, x21
  401d58:	lsr	x24, x8, #1
  401d5c:	madd	x1, x23, x24, x22
  401d60:	mov	x0, x19
  401d64:	bl	40c00c <ferror@plt+0xaa6c>
  401d68:	cbz	w0, 401d8c <ferror@plt+0x7ec>
  401d6c:	cmp	w0, #0x0
  401d70:	csel	x21, x24, x21, lt  // lt = tstop
  401d74:	csinc	x20, x20, x24, lt  // lt = tstop
  401d78:	cmp	x20, x21
  401d7c:	b.cc	401d54 <ferror@plt+0x7b4>  // b.lo, b.ul, b.last
  401d80:	b	401d90 <ferror@plt+0x7f0>
  401d84:	mov	x20, xzr
  401d88:	b	401d90 <ferror@plt+0x7f0>
  401d8c:	mov	x20, x24
  401d90:	mov	x0, x20
  401d94:	ldp	x20, x19, [sp, #48]
  401d98:	ldp	x22, x21, [sp, #32]
  401d9c:	ldp	x24, x23, [sp, #16]
  401da0:	ldp	x29, x30, [sp], #64
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-48]!
  401dac:	str	x21, [sp, #16]
  401db0:	stp	x20, x19, [sp, #32]
  401db4:	mov	x29, sp
  401db8:	mov	x19, x1
  401dbc:	mov	x21, x0
  401dc0:	bl	401d28 <ferror@plt+0x788>
  401dc4:	ldr	x8, [x21, #8]
  401dc8:	cmp	x0, x8
  401dcc:	b.cs	401df4 <ferror@plt+0x854>  // b.hs, b.nlast
  401dd0:	ldr	x8, [x21]
  401dd4:	ldr	x9, [x21, #24]
  401dd8:	mov	x20, x0
  401ddc:	madd	x1, x9, x0, x8
  401de0:	mov	x0, x19
  401de4:	bl	40c00c <ferror@plt+0xaa6c>
  401de8:	cmp	w0, #0x0
  401dec:	csinv	x0, x20, xzr, eq  // eq = none
  401df0:	b	401df8 <ferror@plt+0x858>
  401df4:	mov	x0, #0xffffffffffffffff    	// #-1
  401df8:	ldp	x20, x19, [sp, #32]
  401dfc:	ldr	x21, [sp, #16]
  401e00:	ldp	x29, x30, [sp], #48
  401e04:	ret
  401e08:	ldr	x9, [x0, #16]
  401e0c:	mov	x8, x0
  401e10:	mov	w10, #0x1                   	// #1
  401e14:	and	w2, w1, #0xff
  401e18:	mov	w0, #0x15                  	// #21
  401e1c:	mov	x1, x9
  401e20:	str	w10, [x8, #32]
  401e24:	b	40265c <ferror@plt+0x10bc>
  401e28:	ldr	x8, [x0, #8]
  401e2c:	ldr	x9, [x0, #24]
  401e30:	mov	w10, #0x23                  	// #35
  401e34:	str	w10, [x0, #32]
  401e38:	cmp	x8, x9
  401e3c:	b.cs	401e60 <ferror@plt+0x8c0>  // b.hs, b.nlast
  401e40:	ldr	x10, [x0]
  401e44:	ldrb	w11, [x10, x8]
  401e48:	cmp	w11, #0xa
  401e4c:	b.eq	401e60 <ferror@plt+0x8c0>  // b.none
  401e50:	add	x8, x8, #0x1
  401e54:	cmp	x8, x9
  401e58:	str	x8, [x0, #8]
  401e5c:	b.cc	401e44 <ferror@plt+0x8a4>  // b.lo, b.ul, b.last
  401e60:	ret
  401e64:	ldp	x11, x10, [x0]
  401e68:	mov	x8, x0
  401e6c:	mov	x9, xzr
  401e70:	mov	w12, #0x23                  	// #35
  401e74:	add	x10, x10, #0x1
  401e78:	str	x10, [x0, #8]
  401e7c:	str	w12, [x0, #32]
  401e80:	ldrb	w12, [x11, x10]
  401e84:	cmp	w12, #0x2a
  401e88:	b.ne	401ea8 <ferror@plt+0x908>  // b.any
  401e8c:	add	x12, x11, x10
  401e90:	ldrb	w12, [x12, #1]
  401e94:	cbz	w12, 401ebc <ferror@plt+0x91c>
  401e98:	cmp	w12, #0x2f
  401e9c:	add	x10, x10, #0x1
  401ea0:	b.ne	401e80 <ferror@plt+0x8e0>  // b.any
  401ea4:	b	401ecc <ferror@plt+0x92c>
  401ea8:	cbz	w12, 401ebc <ferror@plt+0x91c>
  401eac:	cmp	w12, #0xa
  401eb0:	cinc	x9, x9, eq  // eq = none
  401eb4:	add	x10, x10, #0x1
  401eb8:	b	401e80 <ferror@plt+0x8e0>
  401ebc:	ldr	x1, [x8, #16]
  401ec0:	mov	w0, #0x17                  	// #23
  401ec4:	str	x10, [x8, #8]
  401ec8:	b	40265c <ferror@plt+0x10bc>
  401ecc:	mov	w11, #0x2                   	// #2
  401ed0:	ldr	x12, [x8, #16]
  401ed4:	csinc	w11, w11, wzr, eq  // eq = none
  401ed8:	and	x11, x11, #0x1
  401edc:	add	x10, x11, x10
  401ee0:	add	x10, x10, #0x1
  401ee4:	add	x9, x12, x9
  401ee8:	mov	w0, wzr
  401eec:	stp	x10, x9, [x8, #8]
  401ef0:	ret
  401ef4:	stp	x29, x30, [sp, #-48]!
  401ef8:	stp	x22, x21, [sp, #16]
  401efc:	stp	x20, x19, [sp, #32]
  401f00:	ldp	x20, x22, [x0]
  401f04:	mov	w8, #0x23                  	// #35
  401f08:	str	w8, [x0, #32]
  401f0c:	mov	x29, sp
  401f10:	ldrb	w21, [x20, x22]
  401f14:	cmp	w21, #0xa
  401f18:	b.eq	401f4c <ferror@plt+0x9ac>  // b.none
  401f1c:	mov	x19, x0
  401f20:	bl	401470 <__ctype_b_loc@plt>
  401f24:	ldr	x8, [x0]
  401f28:	add	x9, x22, #0x1
  401f2c:	and	x10, x21, #0xff
  401f30:	ldrh	w10, [x8, x10, lsl #1]
  401f34:	tbz	w10, #13, 401f4c <ferror@plt+0x9ac>
  401f38:	str	x9, [x19, #8]
  401f3c:	ldrb	w21, [x20, x9]
  401f40:	add	x9, x9, #0x1
  401f44:	cmp	w21, #0xa
  401f48:	b.ne	401f2c <ferror@plt+0x98c>  // b.any
  401f4c:	ldp	x20, x19, [sp, #32]
  401f50:	ldp	x22, x21, [sp, #16]
  401f54:	ldp	x29, x30, [sp], #48
  401f58:	ret
  401f5c:	and	w8, w1, #0xff
  401f60:	cmp	w8, #0xa
  401f64:	b.eq	401f74 <ferror@plt+0x9d4>  // b.none
  401f68:	cbnz	w8, 401f80 <ferror@plt+0x9e0>
  401f6c:	str	wzr, [x0, #32]
  401f70:	ret
  401f74:	mov	w8, #0x22                  	// #34
  401f78:	str	w8, [x0, #32]
  401f7c:	ret
  401f80:	b	401ef4 <ferror@plt+0x954>
  401f84:	sub	sp, sp, #0x40
  401f88:	stp	x29, x30, [sp, #16]
  401f8c:	add	x29, sp, #0x10
  401f90:	stp	x22, x21, [sp, #32]
  401f94:	stp	x20, x19, [sp, #48]
  401f98:	sturb	w1, [x29, #-4]
  401f9c:	ldr	x1, [x0, #48]
  401fa0:	mov	w8, #0x2e                  	// #46
  401fa4:	add	x20, x0, #0x28
  401fa8:	mov	x19, x0
  401fac:	str	w8, [x0, #32]
  401fb0:	mov	x0, x20
  401fb4:	bl	401750 <ferror@plt+0x1b0>
  401fb8:	sub	x1, x29, #0x4
  401fbc:	mov	x0, x20
  401fc0:	bl	4018ac <ferror@plt+0x30c>
  401fc4:	ldurb	w1, [x29, #-4]
  401fc8:	mov	x0, x19
  401fcc:	mov	w2, wzr
  401fd0:	bl	402108 <ferror@plt+0xb68>
  401fd4:	ldp	x9, x8, [x19]
  401fd8:	add	x8, x8, x0
  401fdc:	str	x8, [x19, #8]
  401fe0:	ldrb	w8, [x9, x8]
  401fe4:	cmp	w8, #0x65
  401fe8:	strb	w8, [sp, #8]
  401fec:	b.ne	4020e4 <ferror@plt+0xb44>  // b.any
  401ff0:	adrp	x22, 427000 <ferror@plt+0x25a60>
  401ff4:	ldr	x8, [x22, #584]
  401ff8:	ldrb	w8, [x8, #1138]
  401ffc:	tst	w8, #0x6
  402000:	b.eq	402014 <ferror@plt+0xa74>  // b.none
  402004:	ldr	x1, [x19, #16]
  402008:	mov	w0, #0x2c                  	// #44
  40200c:	bl	40265c <ferror@plt+0x10bc>
  402010:	cbnz	w0, 4020f4 <ferror@plt+0xb54>
  402014:	add	x1, sp, #0x8
  402018:	mov	x0, x20
  40201c:	bl	4018ac <ferror@plt+0x30c>
  402020:	ldp	x9, x8, [x19]
  402024:	add	x8, x8, #0x1
  402028:	str	x8, [x19, #8]
  40202c:	ldrb	w21, [x9, x8]
  402030:	ldr	x8, [x22, #584]
  402034:	mov	w9, #0x2d                  	// #45
  402038:	strb	w21, [sp, #8]
  40203c:	ldr	x8, [x8, #1248]
  402040:	ldrb	w8, [x8]
  402044:	cmp	w8, #0x64
  402048:	mov	w8, #0x5f                  	// #95
  40204c:	csel	w8, w8, w9, eq  // eq = none
  402050:	cmp	w8, w21
  402054:	b.ne	402078 <ferror@plt+0xad8>  // b.any
  402058:	add	x1, sp, #0x8
  40205c:	mov	x0, x20
  402060:	bl	4018ac <ferror@plt+0x30c>
  402064:	ldp	x9, x8, [x19]
  402068:	add	x8, x8, #0x1
  40206c:	str	x8, [x19, #8]
  402070:	ldrb	w21, [x9, x8]
  402074:	strb	w21, [sp, #8]
  402078:	bl	401470 <__ctype_b_loc@plt>
  40207c:	ldr	x8, [x0]
  402080:	ldrh	w8, [x8, w21, uxtw #1]
  402084:	tbnz	w8, #11, 4020c8 <ferror@plt+0xb28>
  402088:	cmp	w21, #0x41
  40208c:	b.cc	4020b4 <ferror@plt+0xb14>  // b.lo, b.ul, b.last
  402090:	ldr	x8, [x22, #584]
  402094:	mov	w9, #0x5a                  	// #90
  402098:	ldr	x8, [x8, #1248]
  40209c:	ldrb	w8, [x8]
  4020a0:	cmp	w8, #0x64
  4020a4:	mov	w8, #0x46                  	// #70
  4020a8:	csel	w8, w8, w9, eq  // eq = none
  4020ac:	cmp	w8, w21
  4020b0:	b.cs	4020c8 <ferror@plt+0xb28>  // b.hs, b.nlast
  4020b4:	ldr	x1, [x19, #16]
  4020b8:	mov	w0, #0x15                  	// #21
  4020bc:	mov	w2, w21
  4020c0:	bl	40265c <ferror@plt+0x10bc>
  4020c4:	b	4020f4 <ferror@plt+0xb54>
  4020c8:	mov	w2, #0x1                   	// #1
  4020cc:	mov	x0, x19
  4020d0:	mov	w1, wzr
  4020d4:	bl	402108 <ferror@plt+0xb68>
  4020d8:	ldr	x8, [x19, #8]
  4020dc:	add	x8, x8, x0
  4020e0:	str	x8, [x19, #8]
  4020e4:	mov	x0, x20
  4020e8:	mov	w1, wzr
  4020ec:	bl	4018b8 <ferror@plt+0x318>
  4020f0:	mov	w0, wzr
  4020f4:	ldp	x20, x19, [sp, #48]
  4020f8:	ldp	x22, x21, [sp, #32]
  4020fc:	ldp	x29, x30, [sp, #16]
  402100:	add	sp, sp, #0x40
  402104:	ret
  402108:	sub	sp, sp, #0x70
  40210c:	stp	x29, x30, [sp, #16]
  402110:	stp	x28, x27, [sp, #32]
  402114:	stp	x26, x25, [sp, #48]
  402118:	stp	x24, x23, [sp, #64]
  40211c:	stp	x22, x21, [sp, #80]
  402120:	stp	x20, x19, [sp, #96]
  402124:	ldp	x24, x25, [x0]
  402128:	add	x29, sp, #0x10
  40212c:	add	x22, x24, x25
  402130:	ldrb	w28, [x22]
  402134:	sturb	w28, [x29, #-4]
  402138:	cbz	w28, 4022b0 <ferror@plt+0xd10>
  40213c:	and	w8, w1, #0xff
  402140:	cmp	w8, #0x2e
  402144:	mov	w19, w2
  402148:	mov	x21, x0
  40214c:	cset	w23, eq  // eq = none
  402150:	bl	401470 <__ctype_b_loc@plt>
  402154:	add	x8, x25, x24
  402158:	mov	x20, x0
  40215c:	mov	x0, xzr
  402160:	add	x21, x21, #0x28
  402164:	mov	w25, #0x5a                  	// #90
  402168:	add	x26, x8, #0x2
  40216c:	mov	w27, #0x46                  	// #70
  402170:	ldr	x8, [x20]
  402174:	and	x9, x28, #0xff
  402178:	ldrh	w10, [x8, x9, lsl #1]
  40217c:	and	w9, w28, #0xff
  402180:	tbnz	w10, #11, 4021bc <ferror@plt+0xc1c>
  402184:	cmp	w9, #0x41
  402188:	b.cc	40223c <ferror@plt+0xc9c>  // b.lo, b.ul, b.last
  40218c:	adrp	x10, 427000 <ferror@plt+0x25a60>
  402190:	ldr	x10, [x10, #584]
  402194:	ldr	x10, [x10, #1248]
  402198:	ldrb	w10, [x10]
  40219c:	cmp	w10, #0x64
  4021a0:	csel	w10, w27, w25, eq  // eq = none
  4021a4:	cmp	w10, w9
  4021a8:	b.cs	4021bc <ferror@plt+0xc1c>  // b.hs, b.nlast
  4021ac:	and	w9, w28, #0xff
  4021b0:	cmp	w9, #0x5c
  4021b4:	b.eq	4021c4 <ferror@plt+0xc24>  // b.none
  4021b8:	b	4022b4 <ferror@plt+0xd14>
  4021bc:	cmp	w9, #0x5c
  4021c0:	b.ne	402274 <ferror@plt+0xcd4>  // b.any
  4021c4:	add	x9, x0, x22
  4021c8:	ldrb	w9, [x9, #1]
  4021cc:	cmp	w9, #0xa
  4021d0:	b.ne	4022b4 <ferror@plt+0xd14>  // b.any
  4021d4:	add	x10, x0, #0x2
  4021d8:	ldrb	w28, [x26, x0]
  4021dc:	mov	x9, x10
  4021e0:	add	x0, x0, #0x1
  4021e4:	cmp	x28, #0xa
  4021e8:	b.eq	4021f8 <ferror@plt+0xc58>  // b.none
  4021ec:	ldrh	w11, [x8, x28, lsl #1]
  4021f0:	add	x10, x9, #0x1
  4021f4:	tbnz	w11, #13, 4021d8 <ferror@plt+0xc38>
  4021f8:	sturb	w28, [x29, #-4]
  4021fc:	ldrh	w8, [x8, x28, lsl #1]
  402200:	add	x24, x0, #0x1
  402204:	tbnz	w8, #11, 402270 <ferror@plt+0xcd0>
  402208:	cmp	w28, #0x41
  40220c:	b.cc	402258 <ferror@plt+0xcb8>  // b.lo, b.ul, b.last
  402210:	adrp	x8, 427000 <ferror@plt+0x25a60>
  402214:	ldr	x8, [x8, #584]
  402218:	mov	x0, x9
  40221c:	ldr	x8, [x8, #1248]
  402220:	ldrb	w8, [x8]
  402224:	cmp	w8, #0x64
  402228:	csel	w8, w27, w25, eq  // eq = none
  40222c:	cmp	w8, w28
  402230:	b.cc	4022b4 <ferror@plt+0xd14>  // b.lo, b.ul, b.last
  402234:	mov	w8, wzr
  402238:	b	40228c <ferror@plt+0xcec>
  40223c:	and	w8, w28, #0xff
  402240:	cmp	w8, #0x2e
  402244:	cset	w8, ne  // ne = any
  402248:	orr	w8, w23, w8
  40224c:	tbnz	w8, #0, 4022b4 <ferror@plt+0xd14>
  402250:	tbz	w19, #0, 402274 <ferror@plt+0xcd4>
  402254:	b	4022b4 <ferror@plt+0xd14>
  402258:	cmp	w28, #0x2e
  40225c:	cset	w8, ne  // ne = any
  402260:	orr	w8, w23, w8
  402264:	tbnz	w8, #0, 4022d4 <ferror@plt+0xd34>
  402268:	tbnz	w19, #0, 4022d4 <ferror@plt+0xd34>
  40226c:	mov	w28, #0x2e                  	// #46
  402270:	mov	x0, x24
  402274:	and	w8, w28, #0xff
  402278:	cmp	w8, #0x2e
  40227c:	cset	w8, eq  // eq = none
  402280:	and	w9, w23, w8
  402284:	mov	x24, x0
  402288:	tbnz	w9, #0, 4022b4 <ferror@plt+0xd14>
  40228c:	sub	x1, x29, #0x4
  402290:	mov	x0, x21
  402294:	orr	w23, w23, w8
  402298:	bl	4018ac <ferror@plt+0x30c>
  40229c:	add	x0, x24, #0x1
  4022a0:	ldrb	w28, [x22, x0]
  4022a4:	sturb	w28, [x29, #-4]
  4022a8:	cbnz	w28, 402170 <ferror@plt+0xbd0>
  4022ac:	b	4022b4 <ferror@plt+0xd14>
  4022b0:	mov	x0, xzr
  4022b4:	ldp	x20, x19, [sp, #96]
  4022b8:	ldp	x22, x21, [sp, #80]
  4022bc:	ldp	x24, x23, [sp, #64]
  4022c0:	ldp	x26, x25, [sp, #48]
  4022c4:	ldp	x28, x27, [sp, #32]
  4022c8:	ldp	x29, x30, [sp, #16]
  4022cc:	add	sp, sp, #0x70
  4022d0:	ret
  4022d4:	add	x0, x0, #0x1
  4022d8:	b	4022b4 <ferror@plt+0xd14>
  4022dc:	stp	x29, x30, [sp, #-64]!
  4022e0:	str	x23, [sp, #16]
  4022e4:	stp	x22, x21, [sp, #32]
  4022e8:	stp	x20, x19, [sp, #48]
  4022ec:	ldp	x8, x9, [x0]
  4022f0:	mov	x19, x0
  4022f4:	mov	x20, xzr
  4022f8:	mov	x29, sp
  4022fc:	add	x22, x8, x9
  402300:	mov	x21, x22
  402304:	ldrb	w23, [x21, #-1]!
  402308:	mov	w8, #0x2d                  	// #45
  40230c:	str	w8, [x0, #32]
  402310:	sub	w8, w23, #0x61
  402314:	and	w8, w8, #0xff
  402318:	cmp	w8, #0x1a
  40231c:	b.cc	402344 <ferror@plt+0xda4>  // b.lo, b.ul, b.last
  402320:	bl	401470 <__ctype_b_loc@plt>
  402324:	ldr	x8, [x0]
  402328:	and	x9, x23, #0xff
  40232c:	ldrh	w8, [x8, x9, lsl #1]
  402330:	and	w9, w23, #0xff
  402334:	cmp	w9, #0x5f
  402338:	and	w8, w8, #0x800
  40233c:	b.eq	402344 <ferror@plt+0xda4>  // b.none
  402340:	cbz	w8, 402350 <ferror@plt+0xdb0>
  402344:	ldrb	w23, [x22, x20]
  402348:	add	x20, x20, #0x1
  40234c:	b	402310 <ferror@plt+0xd70>
  402350:	add	x0, x19, #0x28
  402354:	mov	x1, x20
  402358:	mov	x2, x21
  40235c:	bl	401948 <ferror@plt+0x3a8>
  402360:	ldr	x8, [x19, #8]
  402364:	ldr	x23, [sp, #16]
  402368:	add	x8, x8, x20
  40236c:	sub	x8, x8, #0x1
  402370:	str	x8, [x19, #8]
  402374:	ldp	x20, x19, [sp, #48]
  402378:	ldp	x22, x21, [sp, #32]
  40237c:	ldp	x29, x30, [sp], #64
  402380:	ret
  402384:	add	x0, x0, #0x28
  402388:	mov	w1, #0x1                   	// #1
  40238c:	mov	x2, xzr
  402390:	b	4016bc <ferror@plt+0x11c>
  402394:	add	x0, x0, #0x28
  402398:	b	401bc4 <ferror@plt+0x624>
  40239c:	mov	w8, #0x1                   	// #1
  4023a0:	str	x8, [x0, #16]
  4023a4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4023a8:	ldr	x8, [x8, #584]
  4023ac:	str	x1, [x8, #1112]
  4023b0:	ret
  4023b4:	stp	x29, x30, [sp, #-32]!
  4023b8:	stp	x20, x19, [sp, #16]
  4023bc:	ldr	w9, [x0, #32]
  4023c0:	ldr	x8, [x0, #8]
  4023c4:	mov	x19, x0
  4023c8:	mov	x29, sp
  4023cc:	str	w9, [x0, #36]
  4023d0:	cbz	x8, 4023ec <ferror@plt+0xe4c>
  4023d4:	ldr	x10, [x19]
  4023d8:	add	x10, x8, x10
  4023dc:	ldurb	w10, [x10, #-1]
  4023e0:	cmp	w10, #0xa
  4023e4:	cset	w10, eq  // eq = none
  4023e8:	b	4023f0 <ferror@plt+0xe50>
  4023ec:	mov	x10, xzr
  4023f0:	ldr	x11, [x19, #16]
  4023f4:	add	x1, x11, x10
  4023f8:	str	x1, [x19, #16]
  4023fc:	cbz	w9, 402448 <ferror@plt+0xea8>
  402400:	ldr	x9, [x19, #24]
  402404:	mov	w0, wzr
  402408:	str	wzr, [x19, #32]
  40240c:	cmp	x8, x9
  402410:	b.eq	40243c <ferror@plt+0xe9c>  // b.none
  402414:	adrp	x20, 427000 <ferror@plt+0x25a60>
  402418:	ldr	x8, [x20, #584]
  40241c:	mov	x0, x19
  402420:	ldr	x8, [x8, #1784]
  402424:	blr	x8
  402428:	cbnz	w0, 40243c <ferror@plt+0xe9c>
  40242c:	ldr	w8, [x19, #32]
  402430:	cmp	w8, #0x23
  402434:	b.eq	402418 <ferror@plt+0xe78>  // b.none
  402438:	mov	w0, wzr
  40243c:	ldp	x20, x19, [sp, #16]
  402440:	ldp	x29, x30, [sp], #32
  402444:	ret
  402448:	ldp	x20, x19, [sp, #16]
  40244c:	mov	w0, #0x14                  	// #20
  402450:	ldp	x29, x30, [sp], #32
  402454:	b	40265c <ferror@plt+0x10bc>
  402458:	stp	x29, x30, [sp, #-32]!
  40245c:	str	x19, [sp, #16]
  402460:	mov	x19, x0
  402464:	stp	x1, xzr, [x0]
  402468:	mov	x0, x1
  40246c:	mov	x29, sp
  402470:	bl	401270 <strlen@plt>
  402474:	movi	v0.2s, #0x1
  402478:	str	x0, [x19, #24]
  40247c:	str	d0, [x19, #32]
  402480:	mov	x0, x19
  402484:	ldr	x19, [sp, #16]
  402488:	ldp	x29, x30, [sp], #32
  40248c:	b	4023b4 <ferror@plt+0xe14>
  402490:	stp	x29, x30, [sp, #-32]!
  402494:	stp	x20, x19, [sp, #16]
  402498:	adrp	x20, 427000 <ferror@plt+0x25a60>
  40249c:	ldr	x8, [x20, #584]
  4024a0:	mov	x19, x0
  4024a4:	adrp	x0, 411000 <ferror@plt+0xfa60>
  4024a8:	adrp	x2, 411000 <ferror@plt+0xfa60>
  4024ac:	ldr	x1, [x8, #1248]
  4024b0:	add	x0, x0, #0x4b0
  4024b4:	add	x2, x2, #0x4b7
  4024b8:	mov	x29, sp
  4024bc:	bl	402508 <ferror@plt+0xf68>
  4024c0:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4024c4:	ldr	x1, [x8, #560]
  4024c8:	adrp	x0, 411000 <ferror@plt+0xfa60>
  4024cc:	add	x0, x0, #0x771
  4024d0:	bl	4025c0 <ferror@plt+0x1020>
  4024d4:	cbz	x19, 4024fc <ferror@plt+0xf5c>
  4024d8:	mov	w0, #0xa                   	// #10
  4024dc:	bl	4025f8 <ferror@plt+0x1058>
  4024e0:	ldr	x8, [x20, #584]
  4024e4:	mov	x0, x19
  4024e8:	ldp	x20, x19, [sp, #16]
  4024ec:	ldr	x1, [x8, #1248]
  4024f0:	mov	x2, x1
  4024f4:	ldp	x29, x30, [sp], #32
  4024f8:	b	402508 <ferror@plt+0xf68>
  4024fc:	ldp	x20, x19, [sp, #16]
  402500:	ldp	x29, x30, [sp], #32
  402504:	ret
  402508:	sub	sp, sp, #0x130
  40250c:	stp	x29, x30, [sp, #256]
  402510:	add	x29, sp, #0x100
  402514:	mov	x9, #0xffffffffffffffc8    	// #-56
  402518:	mov	x10, sp
  40251c:	sub	x11, x29, #0x78
  402520:	movk	x9, #0xff80, lsl #32
  402524:	add	x12, x29, #0x30
  402528:	add	x10, x10, #0x80
  40252c:	add	x11, x11, #0x38
  402530:	stp	x20, x19, [sp, #288]
  402534:	adrp	x20, 427000 <ferror@plt+0x25a60>
  402538:	stp	x10, x9, [x29, #-16]
  40253c:	stp	x12, x11, [x29, #-32]
  402540:	mov	x8, x0
  402544:	stp	x1, x2, [x29, #-120]
  402548:	stp	x3, x4, [x29, #-104]
  40254c:	stp	x5, x6, [x29, #-88]
  402550:	stur	x7, [x29, #-72]
  402554:	stp	q0, q1, [sp]
  402558:	ldr	x0, [x20, #560]
  40255c:	ldp	q0, q1, [x29, #-32]
  402560:	sub	x2, x29, #0x40
  402564:	mov	x1, x8
  402568:	str	x28, [sp, #272]
  40256c:	stp	q2, q3, [sp, #32]
  402570:	stp	q4, q5, [sp, #64]
  402574:	stp	q6, q7, [sp, #96]
  402578:	stp	q0, q1, [x29, #-64]
  40257c:	bl	401540 <vfprintf@plt>
  402580:	tbnz	w0, #31, 4025b8 <ferror@plt+0x1018>
  402584:	mov	w19, w0
  402588:	ldr	x0, [x20, #560]
  40258c:	bl	4015a0 <ferror@plt>
  402590:	cbnz	w0, 4025b8 <ferror@plt+0x1018>
  402594:	adrp	x8, 427000 <ferror@plt+0x25a60>
  402598:	ldr	x8, [x8, #584]
  40259c:	mov	w0, w19
  4025a0:	ldr	x28, [sp, #272]
  4025a4:	str	xzr, [x8, #1104]
  4025a8:	ldp	x20, x19, [sp, #288]
  4025ac:	ldp	x29, x30, [sp, #256]
  4025b0:	add	sp, sp, #0x130
  4025b4:	ret
  4025b8:	mov	w0, #0x5                   	// #5
  4025bc:	bl	4028a0 <ferror@plt+0x1300>
  4025c0:	stp	x29, x30, [sp, #-32]!
  4025c4:	str	x19, [sp, #16]
  4025c8:	mov	x29, sp
  4025cc:	mov	x19, x1
  4025d0:	bl	401280 <fputs@plt>
  4025d4:	tbnz	w0, #31, 4025f0 <ferror@plt+0x1050>
  4025d8:	mov	x0, x19
  4025dc:	bl	4015a0 <ferror@plt>
  4025e0:	cbnz	w0, 4025f0 <ferror@plt+0x1050>
  4025e4:	ldr	x19, [sp, #16]
  4025e8:	ldp	x29, x30, [sp], #32
  4025ec:	ret
  4025f0:	mov	w0, #0x5                   	// #5
  4025f4:	bl	4028a0 <ferror@plt+0x1300>
  4025f8:	stp	x29, x30, [sp, #-32]!
  4025fc:	stp	x20, x19, [sp, #16]
  402600:	adrp	x20, 427000 <ferror@plt+0x25a60>
  402604:	ldr	x1, [x20, #560]
  402608:	mov	x29, sp
  40260c:	mov	w19, w0
  402610:	bl	4012b0 <fputc@plt>
  402614:	tbnz	w0, #31, 402654 <ferror@plt+0x10b4>
  402618:	ldr	x0, [x20, #560]
  40261c:	bl	4015a0 <ferror@plt>
  402620:	cbnz	w0, 402654 <ferror@plt+0x10b4>
  402624:	adrp	x8, 427000 <ferror@plt+0x25a60>
  402628:	ldr	x8, [x8, #584]
  40262c:	cmp	w19, #0xa
  402630:	b.ne	40263c <ferror@plt+0x109c>  // b.any
  402634:	mov	x9, xzr
  402638:	b	402644 <ferror@plt+0x10a4>
  40263c:	ldr	x9, [x8, #1104]
  402640:	add	x9, x9, #0x1
  402644:	str	x9, [x8, #1104]
  402648:	ldp	x20, x19, [sp, #16]
  40264c:	ldp	x29, x30, [sp], #32
  402650:	ret
  402654:	mov	w0, #0x5                   	// #5
  402658:	bl	4028a0 <ferror@plt+0x1300>
  40265c:	sub	sp, sp, #0x140
  402660:	adrp	x8, 411000 <ferror@plt+0xfa60>
  402664:	stp	x24, x23, [sp, #272]
  402668:	add	x8, x8, #0x828
  40266c:	adrp	x23, 427000 <ferror@plt+0x25a60>
  402670:	stp	x22, x21, [sp, #288]
  402674:	ldrb	w21, [x8, w0, uxtw]
  402678:	ldr	x9, [x23, #584]
  40267c:	stp	x29, x30, [sp, #240]
  402680:	stp	x20, x19, [sp, #304]
  402684:	add	x29, sp, #0xf0
  402688:	add	x8, x9, x21, lsl #3
  40268c:	mov	x19, x1
  402690:	cmp	w0, #0x23
  402694:	add	x8, x8, #0x718
  402698:	str	x28, [sp, #256]
  40269c:	stp	x2, x3, [x29, #-112]
  4026a0:	stp	x4, x5, [x29, #-96]
  4026a4:	stp	x6, x7, [x29, #-80]
  4026a8:	stp	q1, q2, [sp, #16]
  4026ac:	stp	q3, q4, [sp, #48]
  4026b0:	str	q0, [sp]
  4026b4:	stp	q5, q6, [sp, #80]
  4026b8:	str	q7, [sp, #112]
  4026bc:	b.cc	4026f4 <ferror@plt+0x1154>  // b.lo, b.ul, b.last
  4026c0:	ldrh	w10, [x9, #1138]
  4026c4:	tbnz	w10, #2, 4026f4 <ferror@plt+0x1154>
  4026c8:	tbnz	w10, #1, 4026ec <ferror@plt+0x114c>
  4026cc:	mov	w0, wzr
  4026d0:	ldp	x20, x19, [sp, #304]
  4026d4:	ldp	x22, x21, [sp, #288]
  4026d8:	ldp	x24, x23, [sp, #272]
  4026dc:	ldr	x28, [sp, #256]
  4026e0:	ldp	x29, x30, [sp, #240]
  4026e4:	add	sp, sp, #0x140
  4026e8:	ret
  4026ec:	add	x8, x9, #0x738
  4026f0:	mov	w21, #0xff                  	// #255
  4026f4:	ldr	x20, [x8]
  4026f8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4026fc:	ldr	x8, [x8, #560]
  402700:	mov	w24, w0
  402704:	mov	x0, x8
  402708:	bl	4014d0 <fflush@plt>
  40270c:	adrp	x22, 427000 <ferror@plt+0x25a60>
  402710:	sub	x9, x29, #0x70
  402714:	ldr	x0, [x22, #536]
  402718:	add	x8, x29, #0x50
  40271c:	add	x9, x9, #0x30
  402720:	mov	x10, sp
  402724:	stp	x8, x9, [x29, #-32]
  402728:	mov	x8, #0xffffffffffffffd0    	// #-48
  40272c:	adrp	x1, 411000 <ferror@plt+0xfa60>
  402730:	add	x10, x10, #0x80
  402734:	movk	x8, #0xff80, lsl #32
  402738:	add	x1, x1, #0x4bd
  40273c:	mov	x2, x20
  402740:	stp	x10, x8, [x29, #-16]
  402744:	bl	401570 <fprintf@plt>
  402748:	ldr	x8, [x23, #584]
  40274c:	ldr	x0, [x22, #536]
  402750:	ldp	q0, q1, [x29, #-32]
  402754:	sub	x2, x29, #0x40
  402758:	add	x8, x8, x24, lsl #3
  40275c:	ldr	x1, [x8, #1856]
  402760:	stp	q0, q1, [x29, #-64]
  402764:	bl	401540 <vfprintf@plt>
  402768:	ldr	x8, [x23, #584]
  40276c:	ldr	x2, [x8, #1112]
  402770:	cbz	x2, 402818 <ferror@plt+0x1278>
  402774:	cbnz	x19, 4027f4 <ferror@plt+0x1254>
  402778:	add	x0, x8, #0x1f0
  40277c:	mov	x1, xzr
  402780:	bl	401bac <ferror@plt+0x60c>
  402784:	ldr	x8, [x23, #584]
  402788:	ldr	x1, [x0]
  40278c:	mov	x19, x0
  402790:	add	x0, x8, #0x218
  402794:	bl	401b54 <ferror@plt+0x5b4>
  402798:	ldr	x9, [x23, #584]
  40279c:	ldr	x8, [x22, #536]
  4027a0:	ldr	x3, [x0, #208]
  4027a4:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4027a8:	ldr	x2, [x9, #1808]
  4027ac:	add	x1, x1, #0x4ca
  4027b0:	mov	x0, x8
  4027b4:	bl	401570 <fprintf@plt>
  4027b8:	ldr	x8, [x23, #584]
  4027bc:	ldr	x8, [x8, #1248]
  4027c0:	ldrb	w8, [x8]
  4027c4:	cmp	w8, #0x64
  4027c8:	b.eq	402818 <ferror@plt+0x1278>  // b.none
  4027cc:	ldr	x8, [x19]
  4027d0:	cmp	x8, #0x2
  4027d4:	b.cc	402818 <ferror@plt+0x1278>  // b.lo, b.ul, b.last
  4027d8:	ldr	x3, [x22, #536]
  4027dc:	adrp	x0, 413000 <ferror@plt+0x11a60>
  4027e0:	add	x0, x0, #0xd72
  4027e4:	mov	w1, #0x2                   	// #2
  4027e8:	mov	w2, #0x1                   	// #1
  4027ec:	bl	4014c0 <fwrite@plt>
  4027f0:	b	402818 <ferror@plt+0x1278>
  4027f4:	ldr	x0, [x22, #536]
  4027f8:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4027fc:	add	x1, x1, #0x4c2
  402800:	bl	401570 <fprintf@plt>
  402804:	adrp	x8, 411000 <ferror@plt+0xfa60>
  402808:	ldr	x0, [x22, #536]
  40280c:	ldr	x1, [x8, #2080]
  402810:	mov	x2, x19
  402814:	bl	401570 <fprintf@plt>
  402818:	ldr	x1, [x22, #536]
  40281c:	adrp	x0, 411000 <ferror@plt+0xfa60>
  402820:	add	x0, x0, #0x4d5
  402824:	bl	401280 <fputs@plt>
  402828:	ldr	x0, [x22, #536]
  40282c:	bl	4014d0 <fflush@plt>
  402830:	add	w0, w21, #0x1
  402834:	b	4026d0 <ferror@plt+0x1130>
  402838:	stp	x29, x30, [sp, #-32]!
  40283c:	str	x19, [sp, #16]
  402840:	adrp	x19, 427000 <ferror@plt+0x25a60>
  402844:	ldr	x8, [x19, #584]
  402848:	mov	x29, sp
  40284c:	ldr	x0, [x8, #2280]
  402850:	cmn	x0, #0x1
  402854:	b.eq	402860 <ferror@plt+0x12c0>  // b.none
  402858:	bl	401380 <catclose@plt>
  40285c:	ldr	x8, [x19, #584]
  402860:	ldr	x19, [sp, #16]
  402864:	add	x0, x8, #0x4f0
  402868:	ldp	x29, x30, [sp], #32
  40286c:	b	410568 <ferror@plt+0xefc8>
  402870:	umulh	x8, x0, x1
  402874:	mul	x0, x0, x1
  402878:	cmp	xzr, x8
  40287c:	cset	w8, ne  // ne = any
  402880:	cmn	x0, #0x1
  402884:	b.eq	402890 <ferror@plt+0x12f0>  // b.none
  402888:	cbnz	w8, 402890 <ferror@plt+0x12f0>
  40288c:	ret
  402890:	stp	x29, x30, [sp, #-16]!
  402894:	mov	w0, #0x4                   	// #4
  402898:	mov	x29, sp
  40289c:	bl	4028a0 <ferror@plt+0x1300>
  4028a0:	stp	x29, x30, [sp, #-32]!
  4028a4:	mov	x1, xzr
  4028a8:	str	x19, [sp, #16]
  4028ac:	mov	x29, sp
  4028b0:	bl	40265c <ferror@plt+0x10bc>
  4028b4:	mov	w19, w0
  4028b8:	bl	402838 <ferror@plt+0x1298>
  4028bc:	mov	w0, w19
  4028c0:	bl	401290 <exit@plt>
  4028c4:	adds	x0, x1, x0
  4028c8:	cset	w8, cs  // cs = hs, nlast
  4028cc:	cmp	x0, x1
  4028d0:	b.cc	4028e4 <ferror@plt+0x1344>  // b.lo, b.ul, b.last
  4028d4:	cmn	x0, #0x1
  4028d8:	b.eq	4028e4 <ferror@plt+0x1344>  // b.none
  4028dc:	cbnz	w8, 4028e4 <ferror@plt+0x1344>
  4028e0:	ret
  4028e4:	stp	x29, x30, [sp, #-16]!
  4028e8:	mov	w0, #0x4                   	// #4
  4028ec:	mov	x29, sp
  4028f0:	bl	4028a0 <ferror@plt+0x1300>
  4028f4:	stp	x29, x30, [sp, #-16]!
  4028f8:	mov	x29, sp
  4028fc:	bl	401320 <malloc@plt>
  402900:	cbz	x0, 40290c <ferror@plt+0x136c>
  402904:	ldp	x29, x30, [sp], #16
  402908:	ret
  40290c:	mov	w0, #0x4                   	// #4
  402910:	bl	4028a0 <ferror@plt+0x1300>
  402914:	stp	x29, x30, [sp, #-16]!
  402918:	mov	x29, sp
  40291c:	bl	4013c0 <realloc@plt>
  402920:	cbz	x0, 40292c <ferror@plt+0x138c>
  402924:	ldp	x29, x30, [sp], #16
  402928:	ret
  40292c:	mov	w0, #0x4                   	// #4
  402930:	bl	4028a0 <ferror@plt+0x1300>
  402934:	stp	x29, x30, [sp, #-16]!
  402938:	mov	x29, sp
  40293c:	bl	4013d0 <strdup@plt>
  402940:	cbz	x0, 40294c <ferror@plt+0x13ac>
  402944:	ldp	x29, x30, [sp], #16
  402948:	ret
  40294c:	mov	w0, #0x4                   	// #4
  402950:	bl	4028a0 <ferror@plt+0x1300>
  402954:	stp	x29, x30, [sp, #-32]!
  402958:	str	x19, [sp, #16]
  40295c:	mov	x29, sp
  402960:	mov	x19, x0
  402964:	bl	4014d0 <fflush@plt>
  402968:	tbnz	w0, #31, 402984 <ferror@plt+0x13e4>
  40296c:	mov	x0, x19
  402970:	bl	4015a0 <ferror@plt>
  402974:	cbnz	w0, 402984 <ferror@plt+0x13e4>
  402978:	ldr	x19, [sp, #16]
  40297c:	ldp	x29, x30, [sp], #32
  402980:	ret
  402984:	mov	w0, #0x5                   	// #5
  402988:	bl	4028a0 <ferror@plt+0x1300>
  40298c:	sub	sp, sp, #0x170
  402990:	add	x8, sp, #0x18
  402994:	stp	x22, x21, [sp, #336]
  402998:	mov	w21, w0
  40299c:	add	x0, x8, #0x8
  4029a0:	stp	x29, x30, [sp, #272]
  4029a4:	stp	x28, x27, [sp, #288]
  4029a8:	stp	x26, x25, [sp, #304]
  4029ac:	stp	x24, x23, [sp, #320]
  4029b0:	stp	x20, x19, [sp, #352]
  4029b4:	add	x29, sp, #0x110
  4029b8:	stp	x4, x1, [sp, #8]
  4029bc:	mov	x22, x3
  4029c0:	mov	x23, x2
  4029c4:	bl	401330 <sigemptyset@plt>
  4029c8:	adrp	x8, 403000 <ferror@plt+0x1a60>
  4029cc:	add	x8, x8, #0x304
  4029d0:	add	x1, sp, #0x18
  4029d4:	mov	w0, #0x2                   	// #2
  4029d8:	mov	x2, xzr
  4029dc:	str	x8, [sp, #24]
  4029e0:	str	wzr, [sp, #160]
  4029e4:	bl	4013e0 <sigaction@plt>
  4029e8:	add	x1, sp, #0x18
  4029ec:	mov	w0, #0xf                   	// #15
  4029f0:	mov	x2, xzr
  4029f4:	bl	4013e0 <sigaction@plt>
  4029f8:	add	x1, sp, #0x18
  4029fc:	mov	w0, #0x3                   	// #3
  402a00:	mov	x2, xzr
  402a04:	bl	4013e0 <sigaction@plt>
  402a08:	adrp	x26, 427000 <ferror@plt+0x25a60>
  402a0c:	ldr	x8, [x26, #584]
  402a10:	ldr	x9, [x8, #2240]
  402a14:	str	xzr, [x8, #1112]
  402a18:	cbz	x9, 402b54 <ferror@plt+0x15b4>
  402a1c:	adrp	x0, 415000 <ferror@plt+0x13a60>
  402a20:	add	x0, x0, #0xe5e
  402a24:	mov	w1, #0x1                   	// #1
  402a28:	bl	4014a0 <catopen@plt>
  402a2c:	ldr	x8, [x26, #584]
  402a30:	cmn	x0, #0x1
  402a34:	str	x0, [x8, #2280]
  402a38:	b.eq	402b5c <ferror@plt+0x15bc>  // b.none
  402a3c:	adrp	x8, 411000 <ferror@plt+0xfa60>
  402a40:	ldr	x3, [x8, #2072]
  402a44:	mov	w1, #0x1                   	// #1
  402a48:	mov	w2, #0x1                   	// #1
  402a4c:	bl	401490 <catgets@plt>
  402a50:	ldr	x8, [x26, #584]
  402a54:	adrp	x24, 427000 <ferror@plt+0x25a60>
  402a58:	add	x24, x24, #0x1c0
  402a5c:	mov	w1, #0x2                   	// #2
  402a60:	str	x0, [x8, #1808]
  402a64:	ldr	x0, [x8, #2280]
  402a68:	ldr	x3, [x24]
  402a6c:	mov	w2, #0x1                   	// #1
  402a70:	bl	401490 <catgets@plt>
  402a74:	ldr	x8, [x26, #584]
  402a78:	mov	w1, #0x2                   	// #2
  402a7c:	mov	w2, #0x2                   	// #2
  402a80:	str	x0, [x8, #1816]
  402a84:	ldr	x0, [x8, #2280]
  402a88:	ldr	x3, [x24, #8]
  402a8c:	bl	401490 <catgets@plt>
  402a90:	ldr	x8, [x26, #584]
  402a94:	mov	x19, xzr
  402a98:	str	x0, [x8, #1824]
  402a9c:	ldr	x8, [x26, #584]
  402aa0:	add	x9, x24, x19, lsl #3
  402aa4:	ldr	x3, [x9, #16]
  402aa8:	add	w2, w19, #0x3
  402aac:	ldr	x0, [x8, #2280]
  402ab0:	mov	w1, #0x2                   	// #2
  402ab4:	bl	401490 <catgets@plt>
  402ab8:	ldr	x8, [x26, #584]
  402abc:	add	x8, x8, x19, lsl #3
  402ac0:	add	x19, x19, #0x1
  402ac4:	cmp	x19, #0x3
  402ac8:	str	x0, [x8, #1832]
  402acc:	b.ne	402a9c <ferror@plt+0x14fc>  // b.any
  402ad0:	adrp	x8, 411000 <ferror@plt+0xfa60>
  402ad4:	ldrb	w8, [x8, #2088]
  402ad8:	adrp	x28, 411000 <ferror@plt+0xfa60>
  402adc:	adrp	x19, 411000 <ferror@plt+0xfa60>
  402ae0:	mov	x27, xzr
  402ae4:	mov	w9, #0x1                   	// #1
  402ae8:	add	x28, x28, #0x858
  402aec:	add	w24, w8, #0x3
  402af0:	add	x19, x19, #0x828
  402af4:	mov	w20, w8
  402af8:	ldr	x10, [x26, #584]
  402afc:	and	w11, w20, #0xff
  402b00:	mov	w20, w8
  402b04:	and	w8, w8, #0xff
  402b08:	ldr	x0, [x10, #2280]
  402b0c:	ldr	x3, [x28, x27, lsl #3]
  402b10:	add	w8, w8, #0x3
  402b14:	cmp	w11, w20, uxtb
  402b18:	csel	w24, w24, w8, eq  // eq = none
  402b1c:	csinc	w25, w9, wzr, eq  // eq = none
  402b20:	mov	w1, w24
  402b24:	mov	w2, w25
  402b28:	bl	401490 <catgets@plt>
  402b2c:	ldr	x8, [x26, #584]
  402b30:	cmp	x27, #0x2f
  402b34:	add	x8, x8, x27, lsl #3
  402b38:	str	x0, [x8, #1856]
  402b3c:	b.eq	402b60 <ferror@plt+0x15c0>  // b.none
  402b40:	add	x8, x19, x27
  402b44:	ldrb	w8, [x8, #1]
  402b48:	add	x27, x27, #0x1
  402b4c:	add	w9, w25, #0x1
  402b50:	b	402af8 <ferror@plt+0x1558>
  402b54:	mov	x9, #0xffffffffffffffff    	// #-1
  402b58:	str	x9, [x8, #2280]
  402b5c:	bl	403394 <ferror@plt+0x1df4>
  402b60:	mov	x0, x23
  402b64:	bl	401560 <getenv@plt>
  402b68:	cbz	x0, 402bcc <ferror@plt+0x162c>
  402b6c:	mov	x23, x0
  402b70:	bl	401270 <strlen@plt>
  402b74:	cbz	x0, 402ba4 <ferror@plt+0x1604>
  402b78:	mov	x24, x0
  402b7c:	bl	401470 <__ctype_b_loc@plt>
  402b80:	ldr	x8, [x0]
  402b84:	mov	x9, xzr
  402b88:	ldrb	w10, [x23, x9]
  402b8c:	add	x9, x9, #0x1
  402b90:	cmp	x9, x24
  402b94:	ldrh	w10, [x8, x10, lsl #1]
  402b98:	b.cs	402ba0 <ferror@plt+0x1600>  // b.hs, b.nlast
  402b9c:	tbnz	w10, #11, 402b88 <ferror@plt+0x15e8>
  402ba0:	tbz	w10, #11, 402bcc <ferror@plt+0x162c>
  402ba4:	mov	x0, x23
  402ba8:	bl	401300 <atoi@plt>
  402bac:	sxtw	x8, w0
  402bb0:	mov	w9, #0xfffc                	// #65532
  402bb4:	sub	x10, x8, #0x1
  402bb8:	sub	x8, x8, #0x3
  402bbc:	cmp	x8, x9
  402bc0:	mov	w8, #0x45                  	// #69
  402bc4:	csel	x8, x8, x10, hi  // hi = pmore
  402bc8:	b	402bd0 <ferror@plt+0x1630>
  402bcc:	mov	w8, #0x45                  	// #69
  402bd0:	ldr	x9, [x26, #584]
  402bd4:	mov	w1, #0x8                   	// #8
  402bd8:	mov	x2, xzr
  402bdc:	add	x0, x9, #0x490
  402be0:	strh	w8, [x9, #1142]
  402be4:	bl	4016bc <ferror@plt+0x11c>
  402be8:	ldr	x8, [x26, #584]
  402bec:	mov	w1, #0x1                   	// #1
  402bf0:	mov	x2, xzr
  402bf4:	add	x0, x8, #0x4b8
  402bf8:	bl	4016bc <ferror@plt+0x11c>
  402bfc:	ldr	x8, [x26, #584]
  402c00:	add	x0, x8, #0x138
  402c04:	bl	409740 <ferror@plt+0x81a0>
  402c08:	ldr	x0, [x26, #584]
  402c0c:	mov	x2, xzr
  402c10:	add	x1, x0, #0x138
  402c14:	bl	403b68 <ferror@plt+0x25c8>
  402c18:	ldr	x8, [x26, #584]
  402c1c:	add	x0, x8, #0x4f0
  402c20:	bl	410460 <ferror@plt+0xeec0>
  402c24:	ldr	x19, [x26, #584]
  402c28:	ldr	x8, [x19, #1248]
  402c2c:	ldrb	w8, [x8]
  402c30:	cmp	w8, #0x64
  402c34:	b.eq	402c58 <ferror@plt+0x16b8>  // b.none
  402c38:	adrp	x0, 411000 <ferror@plt+0xfa60>
  402c3c:	add	x0, x0, #0x4d8
  402c40:	bl	401560 <getenv@plt>
  402c44:	ldrh	w8, [x19, #1138]
  402c48:	cmp	x0, #0x0
  402c4c:	cset	w9, ne  // ne = any
  402c50:	orr	w8, w8, w9, lsl #2
  402c54:	strh	w8, [x19, #1138]
  402c58:	mov	x0, x22
  402c5c:	stur	x22, [x29, #-88]
  402c60:	bl	401560 <getenv@plt>
  402c64:	cbz	x0, 402d5c <ferror@plt+0x17bc>
  402c68:	bl	4013d0 <strdup@plt>
  402c6c:	cbz	x0, 4032fc <ferror@plt+0x1d5c>
  402c70:	mov	x23, x0
  402c74:	stur	x0, [x29, #-96]
  402c78:	sub	x0, x29, #0x30
  402c7c:	mov	w1, #0x8                   	// #8
  402c80:	mov	x2, xzr
  402c84:	bl	4016bc <ferror@plt+0x11c>
  402c88:	sub	x0, x29, #0x30
  402c8c:	sub	x1, x29, #0x58
  402c90:	bl	4018ac <ferror@plt+0x30c>
  402c94:	ldrb	w19, [x23]
  402c98:	cbz	w19, 402d10 <ferror@plt+0x1770>
  402c9c:	bl	401470 <__ctype_b_loc@plt>
  402ca0:	mov	x22, x0
  402ca4:	mov	x8, x23
  402ca8:	ldr	x9, [x22]
  402cac:	and	x10, x19, #0xff
  402cb0:	ldrh	w9, [x9, x10, lsl #1]
  402cb4:	tbnz	w9, #13, 402cfc <ferror@plt+0x175c>
  402cb8:	sub	x0, x29, #0x30
  402cbc:	sub	x1, x29, #0x60
  402cc0:	bl	4018ac <ferror@plt+0x30c>
  402cc4:	ldur	x8, [x29, #-96]
  402cc8:	ldrb	w9, [x8]
  402ccc:	cbz	w9, 402d10 <ferror@plt+0x1770>
  402cd0:	add	x8, x8, #0x1
  402cd4:	ldr	x10, [x22]
  402cd8:	and	x9, x9, #0xff
  402cdc:	ldrh	w9, [x10, x9, lsl #1]
  402ce0:	tbnz	w9, #13, 402cf4 <ferror@plt+0x1754>
  402ce4:	stur	x8, [x29, #-96]
  402ce8:	ldrb	w9, [x8], #1
  402cec:	cbnz	w9, 402cd4 <ferror@plt+0x1734>
  402cf0:	b	402d10 <ferror@plt+0x1770>
  402cf4:	sturb	wzr, [x8, #-1]
  402cf8:	ldur	x8, [x29, #-96]
  402cfc:	add	x9, x8, #0x1
  402d00:	stur	x9, [x29, #-96]
  402d04:	ldrb	w19, [x8, #1]
  402d08:	mov	x8, x9
  402d0c:	cbnz	w19, 402ca8 <ferror@plt+0x1708>
  402d10:	sub	x0, x29, #0x30
  402d14:	sub	x1, x29, #0x60
  402d18:	stur	xzr, [x29, #-96]
  402d1c:	bl	4018ac <ferror@plt+0x30c>
  402d20:	ldur	w8, [x29, #-40]
  402d24:	sub	x0, x29, #0x30
  402d28:	mov	x1, xzr
  402d2c:	sub	w22, w8, #0x1
  402d30:	bl	401b54 <ferror@plt+0x5b4>
  402d34:	mov	x1, x0
  402d38:	mov	w0, w22
  402d3c:	bl	409258 <ferror@plt+0x7cb8>
  402d40:	mov	w22, w0
  402d44:	sub	x0, x29, #0x30
  402d48:	bl	401bc4 <ferror@plt+0x624>
  402d4c:	mov	x0, x23
  402d50:	bl	401480 <free@plt>
  402d54:	cbnz	w22, 402d78 <ferror@plt+0x17d8>
  402d58:	b	402d64 <ferror@plt+0x17c4>
  402d5c:	mov	w22, wzr
  402d60:	cbnz	w22, 402d78 <ferror@plt+0x17d8>
  402d64:	ldr	x1, [sp, #16]
  402d68:	mov	w0, w21
  402d6c:	bl	409258 <ferror@plt+0x7cb8>
  402d70:	mov	w22, w0
  402d74:	cbz	w0, 402da8 <ferror@plt+0x1808>
  402d78:	bl	402838 <ferror@plt+0x1298>
  402d7c:	sub	w8, w22, #0x1
  402d80:	cmp	w8, #0x4
  402d84:	csel	w0, w22, wzr, cc  // cc = lo, ul, last
  402d88:	ldp	x20, x19, [sp, #352]
  402d8c:	ldp	x22, x21, [sp, #336]
  402d90:	ldp	x24, x23, [sp, #320]
  402d94:	ldp	x26, x25, [sp, #304]
  402d98:	ldp	x28, x27, [sp, #288]
  402d9c:	ldp	x29, x30, [sp, #272]
  402da0:	add	sp, sp, #0x170
  402da4:	ret
  402da8:	bl	401500 <isatty@plt>
  402dac:	mov	w20, w0
  402db0:	mov	w0, #0x1                   	// #1
  402db4:	bl	401500 <isatty@plt>
  402db8:	mov	w21, w0
  402dbc:	mov	w0, #0x2                   	// #2
  402dc0:	bl	401500 <isatty@plt>
  402dc4:	mov	w8, w0
  402dc8:	ldr	x0, [x26, #584]
  402dcc:	cmp	w20, #0x0
  402dd0:	cset	w10, ne  // ne = any
  402dd4:	cmp	w21, #0x0
  402dd8:	cset	w11, ne  // ne = any
  402ddc:	tst	w10, w11
  402de0:	ldrh	w11, [x0, #1138]
  402de4:	mov	w9, #0x20                  	// #32
  402de8:	csel	w9, w9, wzr, ne  // ne = any
  402dec:	cmp	w8, #0x0
  402df0:	cset	w8, ne  // ne = any
  402df4:	and	w12, w10, w8
  402df8:	orr	w8, w11, w10, lsl #8
  402dfc:	tst	w11, #0x6
  402e00:	orr	w8, w8, w9
  402e04:	strh	w8, [x0, #1138]
  402e08:	strb	w12, [x0, #1141]
  402e0c:	b.eq	402e18 <ferror@plt+0x1878>  // b.none
  402e10:	and	w8, w8, #0xffffffbf
  402e14:	strh	w8, [x0, #1138]
  402e18:	adrp	x9, 411000 <ferror@plt+0xfa60>
  402e1c:	ldr	q0, [x9, #1184]
  402e20:	add	x9, x0, #0x478
  402e24:	mov	x10, #0xfffffffffffffffe    	// #-2
  402e28:	str	x10, [x9, #16]
  402e2c:	str	q0, [x9]
  402e30:	ldr	x1, [x0, #1248]
  402e34:	ldrb	w10, [x1]
  402e38:	cmp	w10, #0x64
  402e3c:	b.eq	402eb0 <ferror@plt+0x1910>  // b.none
  402e40:	tst	w8, #0x6
  402e44:	b.ne	402e5c <ferror@plt+0x18bc>  // b.any
  402e48:	mov	w10, #0x24                  	// #36
  402e4c:	str	x10, [x9]
  402e50:	ldrb	w9, [x1]
  402e54:	cmp	w9, #0x64
  402e58:	b.eq	402eb0 <ferror@plt+0x1910>  // b.none
  402e5c:	mov	w9, #0x28                  	// #40
  402e60:	and	w8, w8, w9
  402e64:	cmp	w8, #0x20
  402e68:	b.ne	402ea8 <ferror@plt+0x1908>  // b.any
  402e6c:	adrp	x0, 411000 <ferror@plt+0xfa60>
  402e70:	adrp	x2, 411000 <ferror@plt+0xfa60>
  402e74:	add	x0, x0, #0x4b0
  402e78:	add	x2, x2, #0x4b7
  402e7c:	bl	402508 <ferror@plt+0xf68>
  402e80:	adrp	x8, 427000 <ferror@plt+0x25a60>
  402e84:	ldr	x1, [x8, #560]
  402e88:	adrp	x0, 411000 <ferror@plt+0xfa60>
  402e8c:	add	x0, x0, #0x771
  402e90:	bl	4025c0 <ferror@plt+0x1020>
  402e94:	ldr	x0, [x26, #584]
  402e98:	ldr	x8, [x0, #1248]
  402e9c:	ldrb	w8, [x8]
  402ea0:	cmp	w8, #0x64
  402ea4:	b.eq	402eb0 <ferror@plt+0x1910>  // b.none
  402ea8:	ldrb	w8, [x0, #1138]
  402eac:	tbnz	w8, #4, 402fdc <ferror@plt+0x1a3c>
  402eb0:	ldr	x8, [x0, #1216]
  402eb4:	cbz	x8, 402ee8 <ferror@plt+0x1948>
  402eb8:	adrp	x1, 413000 <ferror@plt+0x11a60>
  402ebc:	add	x1, x1, #0xae8
  402ec0:	bl	40239c <ferror@plt+0xdfc>
  402ec4:	ldr	x8, [x26, #584]
  402ec8:	mov	w1, wzr
  402ecc:	ldr	x0, [x8, #1208]
  402ed0:	bl	40346c <ferror@plt+0x1ecc>
  402ed4:	mov	w22, w0
  402ed8:	cbnz	w0, 402d78 <ferror@plt+0x17d8>
  402edc:	ldr	x0, [sp, #8]
  402ee0:	bl	401560 <getenv@plt>
  402ee4:	cbnz	x0, 402fd4 <ferror@plt+0x1a34>
  402ee8:	mov	w21, wzr
  402eec:	mov	x19, xzr
  402ef0:	ldr	x0, [x26, #584]
  402ef4:	ldr	x8, [x0, #1176]
  402ef8:	cmp	x19, x8
  402efc:	b.cs	402fbc <ferror@plt+0x1a1c>  // b.hs, b.nlast
  402f00:	add	x0, x0, #0x490
  402f04:	mov	x1, x19
  402f08:	bl	401b54 <ferror@plt+0x5b4>
  402f0c:	ldr	x20, [x0]
  402f10:	ldrb	w8, [x20]
  402f14:	cbz	w8, 402f68 <ferror@plt+0x19c8>
  402f18:	ldr	x0, [x26, #584]
  402f1c:	mov	x1, x20
  402f20:	bl	40239c <ferror@plt+0xdfc>
  402f24:	sub	x1, x29, #0x30
  402f28:	mov	x0, x20
  402f2c:	bl	403ee0 <ferror@plt+0x2940>
  402f30:	mov	w22, w0
  402f34:	cbnz	w0, 402fac <ferror@plt+0x1a0c>
  402f38:	ldur	x0, [x29, #-48]
  402f3c:	mov	w1, wzr
  402f40:	bl	40346c <ferror@plt+0x1ecc>
  402f44:	mov	w22, w0
  402f48:	cbnz	w0, 402fa4 <ferror@plt+0x1a04>
  402f4c:	ldr	x8, [x26, #584]
  402f50:	ldr	x9, [x8, #1248]
  402f54:	ldrb	w9, [x9]
  402f58:	cmp	w9, #0x64
  402f5c:	b.ne	402f70 <ferror@plt+0x19d0>  // b.any
  402f60:	mov	w22, wzr
  402f64:	b	402fa4 <ferror@plt+0x1a04>
  402f68:	mov	w22, wzr
  402f6c:	b	402fb0 <ferror@plt+0x1a10>
  402f70:	ldr	x9, [x8, #88]
  402f74:	cmp	x9, #0x1
  402f78:	b.ne	402f94 <ferror@plt+0x19f4>  // b.any
  402f7c:	add	x0, x8, #0x50
  402f80:	mov	x1, xzr
  402f84:	bl	401bac <ferror@plt+0x60c>
  402f88:	ldrh	w8, [x0]
  402f8c:	cbz	w8, 402f60 <ferror@plt+0x19c0>
  402f90:	ldr	x8, [x26, #584]
  402f94:	ldr	x1, [x8, #16]
  402f98:	mov	w0, #0x20                  	// #32
  402f9c:	bl	40265c <ferror@plt+0x10bc>
  402fa0:	mov	w22, w0
  402fa4:	ldur	x0, [x29, #-48]
  402fa8:	bl	401480 <free@plt>
  402fac:	mov	w21, #0x1                   	// #1
  402fb0:	add	x19, x19, #0x1
  402fb4:	cbz	w22, 402ef0 <ferror@plt+0x1950>
  402fb8:	b	402d78 <ferror@plt+0x17d8>
  402fbc:	ldr	x8, [x0, #1248]
  402fc0:	ldrb	w8, [x8]
  402fc4:	cmp	w8, #0x64
  402fc8:	b.ne	40302c <ferror@plt+0x1a8c>  // b.any
  402fcc:	eor	w8, w21, #0x1
  402fd0:	tbnz	w8, #0, 40302c <ferror@plt+0x1a8c>
  402fd4:	mov	w22, wzr
  402fd8:	b	402d78 <ferror@plt+0x17d8>
  402fdc:	adrp	x8, 427000 <ferror@plt+0x25a60>
  402fe0:	ldr	x0, [x8, #520]
  402fe4:	adrp	x1, 415000 <ferror@plt+0x13a60>
  402fe8:	add	x1, x1, #0x815
  402fec:	bl	40340c <ferror@plt+0x1e6c>
  402ff0:	mov	w22, w0
  402ff4:	cbnz	w0, 402d78 <ferror@plt+0x17d8>
  402ff8:	ldr	x0, [x26, #584]
  402ffc:	ldrb	w8, [x0, #1138]
  403000:	tst	w8, #0x6
  403004:	b.ne	402eb0 <ferror@plt+0x1910>  // b.any
  403008:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40300c:	ldr	x0, [x8, #528]
  403010:	adrp	x1, 415000 <ferror@plt+0x13a60>
  403014:	add	x1, x1, #0xe61
  403018:	bl	40340c <ferror@plt+0x1e6c>
  40301c:	mov	w22, w0
  403020:	cbnz	w0, 402d78 <ferror@plt+0x17d8>
  403024:	ldr	x0, [x26, #584]
  403028:	b	402eb0 <ferror@plt+0x1910>
  40302c:	adrp	x1, 413000 <ferror@plt+0x11a60>
  403030:	add	x1, x1, #0xaf0
  403034:	bl	40239c <ferror@plt+0xdfc>
  403038:	sub	x0, x29, #0x58
  40303c:	mov	w1, #0x1                   	// #1
  403040:	mov	x2, xzr
  403044:	bl	4016bc <ferror@plt+0x11c>
  403048:	sub	x0, x29, #0x30
  40304c:	mov	w1, #0x1                   	// #1
  403050:	mov	x2, xzr
  403054:	bl	4016bc <ferror@plt+0x11c>
  403058:	sub	x0, x29, #0x58
  40305c:	mov	w1, wzr
  403060:	bl	4018b8 <ferror@plt+0x318>
  403064:	adrp	x1, 411000 <ferror@plt+0xfa60>
  403068:	add	x1, x1, #0x4e8
  40306c:	sub	x0, x29, #0x30
  403070:	bl	403dec <ferror@plt+0x284c>
  403074:	sub	w8, w0, #0x1
  403078:	mov	w22, w0
  40307c:	cmp	w8, #0x4
  403080:	b.cs	403090 <ferror@plt+0x1af0>  // b.hs, b.nlast
  403084:	mov	w23, wzr
  403088:	mov	x21, xzr
  40308c:	b	403240 <ferror@plt+0x1ca0>
  403090:	adrp	x19, 411000 <ferror@plt+0xfa60>
  403094:	mov	x21, xzr
  403098:	mov	w23, wzr
  40309c:	add	x19, x19, #0x4e8
  4030a0:	ldur	x24, [x29, #-40]
  4030a4:	cmp	x24, #0x2
  4030a8:	b.cc	403240 <ferror@plt+0x1ca0>  // b.lo, b.ul, b.last
  4030ac:	ldr	x8, [x26, #584]
  4030b0:	cmp	w22, #0x8
  4030b4:	ldr	w9, [x8, #1128]
  4030b8:	b.eq	403240 <ferror@plt+0x1ca0>  // b.none
  4030bc:	ldr	w10, [x8, #1132]
  4030c0:	cmp	w9, w10
  4030c4:	b.ne	403240 <ferror@plt+0x1ca0>  // b.any
  4030c8:	ldr	x8, [x8, #1248]
  4030cc:	ldur	x20, [x29, #-48]
  4030d0:	mov	x9, xzr
  4030d4:	sub	x25, x24, #0x1
  4030d8:	ldrb	w8, [x8]
  4030dc:	ldrb	w10, [x20, x9]
  4030e0:	tbnz	w23, #0, 40312c <ferror@plt+0x1b8c>
  4030e4:	sub	x11, x9, #0x1
  4030e8:	cmp	x11, x25
  4030ec:	b.hi	4030fc <ferror@plt+0x1b5c>  // b.pmore
  4030f0:	ldrb	w11, [x20, x11]
  4030f4:	cmp	w11, #0x5c
  4030f8:	b.eq	40312c <ferror@plt+0x1b8c>  // b.none
  4030fc:	cmp	w8, #0x64
  403100:	b.ne	403120 <ferror@plt+0x1b80>  // b.any
  403104:	cmp	w10, #0x5b
  403108:	b.eq	40319c <ferror@plt+0x1bfc>  // b.none
  40310c:	cmp	w10, #0x5d
  403110:	b.ne	4031a8 <ferror@plt+0x1c08>  // b.any
  403114:	mov	w23, wzr
  403118:	sub	x21, x21, #0x1
  40311c:	b	4031ac <ferror@plt+0x1c0c>
  403120:	cmp	w10, #0x22
  403124:	cset	w11, eq  // eq = none
  403128:	eor	x21, x21, x11
  40312c:	add	x11, x9, #0x1
  403130:	cmp	x25, x11
  403134:	b.ls	4031ac <ferror@plt+0x1c0c>  // b.plast
  403138:	cmp	w8, #0x64
  40313c:	b.eq	4031ac <ferror@plt+0x1c0c>  // b.none
  403140:	cbnz	x21, 4031ac <ferror@plt+0x1c0c>
  403144:	ldrb	w12, [x20, x11]
  403148:	cmp	w10, #0x2f
  40314c:	cset	w13, ne  // ne = any
  403150:	cmp	w12, #0x2a
  403154:	b.ne	403170 <ferror@plt+0x1bd0>  // b.any
  403158:	orr	w13, w23, w13
  40315c:	tbnz	w13, #0, 403170 <ferror@plt+0x1bd0>
  403160:	mov	x21, xzr
  403164:	mov	w23, #0x1                   	// #1
  403168:	mov	x9, x11
  40316c:	b	4031ac <ferror@plt+0x1c0c>
  403170:	cmp	w10, #0x2a
  403174:	cset	w10, eq  // eq = none
  403178:	cmp	w12, #0x2f
  40317c:	and	w10, w23, w10
  403180:	cset	w12, eq  // eq = none
  403184:	and	w13, w10, w12
  403188:	tst	w10, w12
  40318c:	mov	x21, xzr
  403190:	eor	w23, w23, w13
  403194:	csel	x9, x11, x9, ne  // ne = any
  403198:	b	4031ac <ferror@plt+0x1c0c>
  40319c:	mov	w23, wzr
  4031a0:	add	x21, x21, #0x1
  4031a4:	b	4031ac <ferror@plt+0x1c0c>
  4031a8:	mov	w23, wzr
  4031ac:	add	x9, x9, #0x1
  4031b0:	cmp	x9, x25
  4031b4:	b.cc	4030dc <ferror@plt+0x1b3c>  // b.lo, b.ul, b.last
  4031b8:	sub	x0, x29, #0x58
  4031bc:	mov	x1, x20
  4031c0:	bl	401a0c <ferror@plt+0x46c>
  4031c4:	cmp	x21, #0x0
  4031c8:	cset	w8, ne  // ne = any
  4031cc:	orr	w8, w23, w8
  4031d0:	tbnz	w8, #0, 403224 <ferror@plt+0x1c84>
  4031d4:	cmp	x25, #0x2
  4031d8:	b.cc	4031f8 <ferror@plt+0x1c58>  // b.lo, b.ul, b.last
  4031dc:	add	x8, x24, x20
  4031e0:	ldurb	w9, [x8, #-3]
  4031e4:	cmp	w9, #0x5c
  4031e8:	b.ne	4031f8 <ferror@plt+0x1c58>  // b.any
  4031ec:	ldurb	w8, [x8, #-2]
  4031f0:	cmp	w8, #0xa
  4031f4:	b.eq	403224 <ferror@plt+0x1c84>  // b.none
  4031f8:	ldr	x8, [x26, #584]
  4031fc:	ldrb	w8, [x8, #1776]
  403200:	cbnz	w8, 403224 <ferror@plt+0x1c84>
  403204:	ldur	x0, [x29, #-88]
  403208:	mov	w1, #0x1                   	// #1
  40320c:	bl	40346c <ferror@plt+0x1ecc>
  403210:	cbnz	w0, 40328c <ferror@plt+0x1cec>
  403214:	sub	x0, x29, #0x58
  403218:	bl	401a70 <ferror@plt+0x4d0>
  40321c:	cmp	w22, #0x5
  403220:	b.eq	4032f0 <ferror@plt+0x1d50>  // b.none
  403224:	sub	x0, x29, #0x30
  403228:	mov	x1, x19
  40322c:	bl	403dec <ferror@plt+0x284c>
  403230:	sub	w8, w0, #0x1
  403234:	mov	w22, w0
  403238:	cmp	w8, #0x3
  40323c:	b.hi	4030a0 <ferror@plt+0x1b00>  // b.pmore
  403240:	cmp	w22, #0x5
  403244:	b.eq	403264 <ferror@plt+0x1cc4>  // b.none
  403248:	cbnz	w22, 4032ac <ferror@plt+0x1d0c>
  40324c:	ldr	x8, [x26, #584]
  403250:	ldr	w9, [x8, #1128]
  403254:	ldr	w8, [x8, #1132]
  403258:	cmp	w9, w8
  40325c:	b.ne	403294 <ferror@plt+0x1cf4>  // b.any
  403260:	mov	w22, wzr
  403264:	tbz	w23, #0, 403278 <ferror@plt+0x1cd8>
  403268:	ldr	x8, [x26, #584]
  40326c:	mov	w0, #0x17                  	// #23
  403270:	ldr	x1, [x8, #16]
  403274:	b	403288 <ferror@plt+0x1ce8>
  403278:	ldr	x8, [x26, #584]
  40327c:	cbz	x21, 40329c <ferror@plt+0x1cfc>
  403280:	ldr	x1, [x8, #16]
  403284:	mov	w0, #0x16                  	// #22
  403288:	bl	40265c <ferror@plt+0x10bc>
  40328c:	mov	w22, w0
  403290:	b	4032ac <ferror@plt+0x1d0c>
  403294:	mov	w22, #0x8                   	// #8
  403298:	b	4032ac <ferror@plt+0x1d0c>
  40329c:	ldr	x9, [x8, #1248]
  4032a0:	ldrb	w9, [x9]
  4032a4:	cmp	w9, #0x64
  4032a8:	b.ne	4032c0 <ferror@plt+0x1d20>  // b.any
  4032ac:	sub	x0, x29, #0x30
  4032b0:	bl	401bc4 <ferror@plt+0x624>
  4032b4:	sub	x0, x29, #0x58
  4032b8:	bl	401bc4 <ferror@plt+0x624>
  4032bc:	b	402d78 <ferror@plt+0x17d8>
  4032c0:	ldr	x9, [x8, #88]
  4032c4:	cmp	x9, #0x1
  4032c8:	b.ne	4032e4 <ferror@plt+0x1d44>  // b.any
  4032cc:	add	x0, x8, #0x50
  4032d0:	mov	x1, xzr
  4032d4:	bl	401bac <ferror@plt+0x60c>
  4032d8:	ldrh	w8, [x0]
  4032dc:	cbz	w8, 4032ac <ferror@plt+0x1d0c>
  4032e0:	ldr	x8, [x26, #584]
  4032e4:	ldr	x1, [x8, #16]
  4032e8:	mov	w0, #0x20                  	// #32
  4032ec:	b	403288 <ferror@plt+0x1ce8>
  4032f0:	mov	x21, xzr
  4032f4:	mov	w23, wzr
  4032f8:	b	40324c <ferror@plt+0x1cac>
  4032fc:	mov	w0, #0x4                   	// #4
  403300:	bl	4028a0 <ferror@plt+0x1300>
  403304:	stp	x29, x30, [sp, #-48]!
  403308:	stp	x22, x21, [sp, #16]
  40330c:	stp	x20, x19, [sp, #32]
  403310:	mov	x29, sp
  403314:	mov	w20, w0
  403318:	bl	401550 <__errno_location@plt>
  40331c:	adrp	x22, 427000 <ferror@plt+0x25a60>
  403320:	ldr	w21, [x0]
  403324:	ldr	x8, [x22, #584]
  403328:	mov	x19, x0
  40332c:	cmp	w20, #0x2
  403330:	b.ne	403378 <ferror@plt+0x1dd8>  // b.any
  403334:	ldrb	w20, [x8, #1136]
  403338:	ldr	x1, [x8, #1120]
  40333c:	mov	w0, #0x2                   	// #2
  403340:	mov	x2, x20
  403344:	bl	401410 <write@plt>
  403348:	ldr	x8, [x22, #584]
  40334c:	cmp	x0, x20
  403350:	b.ne	403360 <ferror@plt+0x1dc0>  // b.any
  403354:	ldr	w9, [x8, #1128]
  403358:	add	w9, w9, #0x1
  40335c:	str	w9, [x8, #1128]
  403360:	ldr	w9, [x8, #1128]
  403364:	mov	w10, #0x7fffffff            	// #2147483647
  403368:	cmp	w9, w10
  40336c:	b.ne	403380 <ferror@plt+0x1de0>  // b.any
  403370:	mov	w9, #0x1                   	// #1
  403374:	b	40337c <ferror@plt+0x1ddc>
  403378:	mov	w9, #0x7fffffff            	// #2147483647
  40337c:	str	w9, [x8, #1128]
  403380:	str	w21, [x19]
  403384:	ldp	x20, x19, [sp, #32]
  403388:	ldp	x22, x21, [sp, #16]
  40338c:	ldp	x29, x30, [sp], #48
  403390:	ret
  403394:	adrp	x10, 411000 <ferror@plt+0xfa60>
  403398:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40339c:	ldr	x10, [x10, #2072]
  4033a0:	ldr	x11, [x8, #584]
  4033a4:	adrp	x12, 427000 <ferror@plt+0x25a60>
  4033a8:	mov	x9, xzr
  4033ac:	str	x10, [x11, #1808]
  4033b0:	ldr	x10, [x12, #448]
  4033b4:	str	x10, [x11, #1816]
  4033b8:	adrp	x10, 427000 <ferror@plt+0x25a60>
  4033bc:	add	x10, x10, #0x1c0
  4033c0:	ldr	x11, [x8, #584]
  4033c4:	add	x12, x10, x9
  4033c8:	ldr	x12, [x12, #8]
  4033cc:	add	x11, x11, x9
  4033d0:	add	x9, x9, #0x8
  4033d4:	cmp	x9, #0x20
  4033d8:	str	x12, [x11, #1824]
  4033dc:	b.ne	4033c0 <ferror@plt+0x1e20>  // b.any
  4033e0:	adrp	x10, 411000 <ferror@plt+0xfa60>
  4033e4:	mov	x9, xzr
  4033e8:	add	x10, x10, #0x858
  4033ec:	ldr	x11, [x8, #584]
  4033f0:	ldr	x12, [x10, x9]
  4033f4:	add	x11, x11, x9
  4033f8:	add	x9, x9, #0x8
  4033fc:	cmp	x9, #0x180
  403400:	str	x12, [x11, #1856]
  403404:	b.ne	4033ec <ferror@plt+0x1e4c>  // b.any
  403408:	ret
  40340c:	stp	x29, x30, [sp, #-32]!
  403410:	stp	x20, x19, [sp, #16]
  403414:	adrp	x20, 427000 <ferror@plt+0x25a60>
  403418:	ldr	x8, [x20, #584]
  40341c:	mov	x19, x1
  403420:	mov	x1, x0
  403424:	mov	x29, sp
  403428:	mov	x0, x8
  40342c:	bl	40239c <ferror@plt+0xdfc>
  403430:	ldr	x0, [x20, #584]
  403434:	mov	x1, x19
  403438:	bl	403a20 <ferror@plt+0x2480>
  40343c:	cbnz	w0, 403460 <ferror@plt+0x1ec0>
  403440:	b	403450 <ferror@plt+0x1eb0>
  403444:	ldr	x8, [x0, #1792]
  403448:	blr	x8
  40344c:	cbnz	w0, 403460 <ferror@plt+0x1ec0>
  403450:	ldr	x0, [x20, #584]
  403454:	ldr	w8, [x0, #32]
  403458:	cbnz	w8, 403444 <ferror@plt+0x1ea4>
  40345c:	mov	w0, wzr
  403460:	ldp	x20, x19, [sp, #16]
  403464:	ldp	x29, x30, [sp], #32
  403468:	ret
  40346c:	stp	x29, x30, [sp, #-96]!
  403470:	stp	x28, x27, [sp, #16]
  403474:	adrp	x27, 427000 <ferror@plt+0x25a60>
  403478:	ldr	x8, [x27, #584]
  40347c:	stp	x20, x19, [sp, #80]
  403480:	mov	w19, w1
  403484:	mov	x1, x0
  403488:	mov	x0, x8
  40348c:	stp	x26, x25, [sp, #32]
  403490:	stp	x24, x23, [sp, #48]
  403494:	stp	x22, x21, [sp, #64]
  403498:	mov	x29, sp
  40349c:	bl	403a20 <ferror@plt+0x2480>
  4034a0:	mov	w20, w0
  4034a4:	cbnz	w0, 403560 <ferror@plt+0x1fc0>
  4034a8:	b	4034b8 <ferror@plt+0x1f18>
  4034ac:	ldr	x8, [x0, #1792]
  4034b0:	blr	x8
  4034b4:	cbnz	w0, 4034fc <ferror@plt+0x1f5c>
  4034b8:	ldr	x0, [x27, #584]
  4034bc:	ldr	w8, [x0, #32]
  4034c0:	cbnz	w8, 4034ac <ferror@plt+0x1f0c>
  4034c4:	ldr	x8, [x0, #1248]
  4034c8:	ldrb	w8, [x8]
  4034cc:	cmp	w8, #0x64
  4034d0:	b.ne	403504 <ferror@plt+0x1f64>  // b.any
  4034d4:	add	x0, x0, #0x138
  4034d8:	bl	409b34 <ferror@plt+0x8594>
  4034dc:	ldr	x8, [x27, #584]
  4034e0:	mov	w20, w0
  4034e4:	ldrb	w8, [x8, #1138]
  4034e8:	tbz	w8, #5, 403560 <ferror@plt+0x1fc0>
  4034ec:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4034f0:	ldr	x0, [x8, #560]
  4034f4:	bl	402954 <ferror@plt+0x13b4>
  4034f8:	b	403560 <ferror@plt+0x1fc0>
  4034fc:	mov	w20, w0
  403500:	b	403560 <ferror@plt+0x1fc0>
  403504:	add	x0, x0, #0x50
  403508:	mov	x1, xzr
  40350c:	bl	401bac <ferror@plt+0x60c>
  403510:	tbnz	w19, #0, 403538 <ferror@plt+0x1f98>
  403514:	mov	x8, x0
  403518:	ldr	x0, [x27, #584]
  40351c:	ldr	x9, [x0, #88]
  403520:	cmp	x9, #0x1
  403524:	b.ne	403538 <ferror@plt+0x1f98>  // b.any
  403528:	ldrh	w8, [x8]
  40352c:	cmp	w8, #0x100
  403530:	b.ne	403538 <ferror@plt+0x1f98>  // b.any
  403534:	bl	40d3cc <ferror@plt+0xbe2c>
  403538:	ldr	x8, [x27, #584]
  40353c:	ldr	x9, [x8, #88]
  403540:	cmp	x9, #0x1
  403544:	b.ne	40355c <ferror@plt+0x1fbc>  // b.any
  403548:	add	x0, x8, #0x50
  40354c:	mov	x1, xzr
  403550:	bl	401bac <ferror@plt+0x60c>
  403554:	ldrh	w8, [x0]
  403558:	cbz	w8, 4037a4 <ferror@plt+0x2204>
  40355c:	mov	w20, wzr
  403560:	ldr	x28, [x27, #584]
  403564:	mov	x1, xzr
  403568:	add	x21, x28, #0x218
  40356c:	mov	x0, x21
  403570:	bl	401b54 <ferror@plt+0x5b4>
  403574:	mov	x22, x0
  403578:	add	x0, x28, #0x1f0
  40357c:	mov	x1, xzr
  403580:	bl	401b54 <ferror@plt+0x5b4>
  403584:	ldr	x8, [x27, #584]
  403588:	mov	x23, x0
  40358c:	ldr	x9, [x8, #1248]
  403590:	ldrb	w9, [x9]
  403594:	cmp	w9, #0x64
  403598:	b.ne	4035a4 <ferror@plt+0x2004>  // b.any
  40359c:	mov	w26, wzr
  4035a0:	b	4035dc <ferror@plt+0x203c>
  4035a4:	ldr	x9, [x8, #88]
  4035a8:	cmp	x9, #0x1
  4035ac:	b.ne	403768 <ferror@plt+0x21c8>  // b.any
  4035b0:	add	x0, x8, #0x50
  4035b4:	mov	x1, xzr
  4035b8:	bl	401bac <ferror@plt+0x60c>
  4035bc:	ldr	x8, [x27, #584]
  4035c0:	ldrh	w10, [x0]
  4035c4:	ldr	x9, [x8, #1248]
  4035c8:	cmp	w10, #0x0
  4035cc:	cset	w26, eq  // eq = none
  4035d0:	ldrb	w9, [x9]
  4035d4:	cmp	w9, #0x64
  4035d8:	b.ne	4036c4 <ferror@plt+0x2124>  // b.any
  4035dc:	ldr	x9, [x8, #624]
  4035e0:	cbz	x9, 403640 <ferror@plt+0x20a0>
  4035e4:	mov	x24, xzr
  4035e8:	add	x0, x8, #0x268
  4035ec:	mov	x1, x24
  4035f0:	bl	401b54 <ferror@plt+0x5b4>
  4035f4:	mov	x1, xzr
  4035f8:	mov	x25, x0
  4035fc:	bl	401bac <ferror@plt+0x60c>
  403600:	ldr	x8, [x25, #8]
  403604:	cmp	x8, #0x1
  403608:	b.ne	403630 <ferror@plt+0x2090>  // b.any
  40360c:	ldr	x8, [x0]
  403610:	cbnz	x8, 40361c <ferror@plt+0x207c>
  403614:	ldr	x8, [x0, #32]
  403618:	cbz	x8, 403630 <ferror@plt+0x2090>
  40361c:	ldr	x8, [x27, #584]
  403620:	add	x24, x24, #0x1
  403624:	ldr	x9, [x8, #624]
  403628:	cmp	x24, x9
  40362c:	b.cc	4035e8 <ferror@plt+0x2048>  // b.lo, b.ul, b.last
  403630:	ldr	x8, [x27, #584]
  403634:	ldr	x9, [x8, #624]
  403638:	cmp	x24, x9
  40363c:	b.ne	4036c4 <ferror@plt+0x2124>  // b.any
  403640:	ldr	x9, [x8, #704]
  403644:	cbz	x9, 4036dc <ferror@plt+0x213c>
  403648:	mov	x24, xzr
  40364c:	add	x0, x8, #0x2b8
  403650:	mov	x1, x24
  403654:	bl	401b54 <ferror@plt+0x5b4>
  403658:	mov	x1, xzr
  40365c:	bl	401bac <ferror@plt+0x60c>
  403660:	ldr	x8, [x0, #8]
  403664:	cbz	x8, 4036ac <ferror@plt+0x210c>
  403668:	mov	x26, x0
  40366c:	mov	x25, xzr
  403670:	mov	x0, x26
  403674:	mov	x1, x25
  403678:	bl	401b54 <ferror@plt+0x5b4>
  40367c:	ldr	x8, [x0]
  403680:	cbnz	x8, 40368c <ferror@plt+0x20ec>
  403684:	ldr	x8, [x0, #32]
  403688:	cbz	x8, 4036a0 <ferror@plt+0x2100>
  40368c:	ldr	x8, [x26, #8]
  403690:	add	x25, x25, #0x1
  403694:	cmp	x25, x8
  403698:	b.cc	403670 <ferror@plt+0x20d0>  // b.lo, b.ul, b.last
  40369c:	b	4036a4 <ferror@plt+0x2104>
  4036a0:	ldr	x8, [x26, #8]
  4036a4:	cmp	x25, x8
  4036a8:	b.ne	4036cc <ferror@plt+0x212c>  // b.any
  4036ac:	ldr	x8, [x27, #584]
  4036b0:	add	x24, x24, #0x1
  4036b4:	ldr	x9, [x8, #704]
  4036b8:	cmp	x24, x9
  4036bc:	b.cc	40364c <ferror@plt+0x20ac>  // b.lo, b.ul, b.last
  4036c0:	b	4036d4 <ferror@plt+0x2134>
  4036c4:	cbnz	w26, 4036dc <ferror@plt+0x213c>
  4036c8:	b	403768 <ferror@plt+0x21c8>
  4036cc:	ldr	x8, [x27, #584]
  4036d0:	ldr	x9, [x8, #704]
  4036d4:	cmp	x24, x9
  4036d8:	b.ne	403768 <ferror@plt+0x21c8>  // b.any
  4036dc:	ldr	x9, [x28, #504]
  4036e0:	cmp	x9, #0x1
  4036e4:	b.ne	403768 <ferror@plt+0x21c8>  // b.any
  4036e8:	ldr	x9, [x28, #464]
  4036ec:	cbnz	x9, 403768 <ferror@plt+0x21c8>
  4036f0:	ldr	x9, [x23, #8]
  4036f4:	ldr	x10, [x22, #8]
  4036f8:	cmp	x9, x10
  4036fc:	b.ne	403768 <ferror@plt+0x21c8>  // b.any
  403700:	ldr	x8, [x8, #1248]
  403704:	ldrb	w8, [x8]
  403708:	cmp	w8, #0x64
  40370c:	b.eq	40371c <ferror@plt+0x217c>  // b.none
  403710:	ldr	x1, [x22, #48]
  403714:	add	x0, x22, #0x28
  403718:	bl	401750 <ferror@plt+0x1b0>
  40371c:	ldr	x1, [x22, #136]
  403720:	add	x0, x22, #0x80
  403724:	bl	401750 <ferror@plt+0x1b0>
  403728:	ldr	x1, [x22, #176]
  40372c:	add	x0, x22, #0xa8
  403730:	bl	401750 <ferror@plt+0x1b0>
  403734:	ldr	x1, [x22, #8]
  403738:	mov	x0, x22
  40373c:	bl	401750 <ferror@plt+0x1b0>
  403740:	str	xzr, [x23, #8]
  403744:	ldr	x8, [x27, #584]
  403748:	ldr	x8, [x8, #1248]
  40374c:	ldrb	w8, [x8]
  403750:	cmp	w8, #0x64
  403754:	b.ne	403768 <ferror@plt+0x21c8>  // b.any
  403758:	ldr	x8, [x28, #544]
  40375c:	mov	x0, x21
  403760:	sub	x1, x8, #0x2
  403764:	bl	401750 <ferror@plt+0x1b0>
  403768:	cmp	w20, #0x7
  40376c:	b.eq	403784 <ferror@plt+0x21e4>  // b.none
  403770:	ldr	x8, [x27, #584]
  403774:	ldrb	w8, [x8, #1138]
  403778:	tbz	w8, #5, 403784 <ferror@plt+0x21e4>
  40377c:	tbz	w19, #0, 403784 <ferror@plt+0x21e4>
  403780:	mov	w20, wzr
  403784:	mov	w0, w20
  403788:	ldp	x20, x19, [sp, #80]
  40378c:	ldp	x22, x21, [sp, #64]
  403790:	ldp	x24, x23, [sp, #48]
  403794:	ldp	x26, x25, [sp, #32]
  403798:	ldp	x28, x27, [sp, #16]
  40379c:	ldp	x29, x30, [sp], #96
  4037a0:	ret
  4037a4:	ldr	x0, [x27, #584]
  4037a8:	b	4034d4 <ferror@plt+0x1f34>
  4037ac:	stp	x29, x30, [sp, #-32]!
  4037b0:	ldr	x8, [x0, #280]
  4037b4:	str	x19, [sp, #16]
  4037b8:	mov	x19, x0
  4037bc:	str	x1, [x0, #296]
  4037c0:	add	x0, x8, #0xe0
  4037c4:	mov	x29, sp
  4037c8:	bl	401b54 <ferror@plt+0x5b4>
  4037cc:	str	x0, [x19, #288]
  4037d0:	ldr	x19, [sp, #16]
  4037d4:	ldp	x29, x30, [sp], #32
  4037d8:	ret
  4037dc:	stp	x29, x30, [sp, #-32]!
  4037e0:	str	x19, [sp, #16]
  4037e4:	mov	x19, x0
  4037e8:	ldr	x0, [x0, #280]
  4037ec:	and	w2, w2, #0x1
  4037f0:	mov	x29, sp
  4037f4:	bl	4095ec <ferror@plt+0x804c>
  4037f8:	ldr	x8, [x19, #288]
  4037fc:	ldr	x19, [sp, #16]
  403800:	mov	x1, x0
  403804:	mov	x0, x8
  403808:	ldp	x29, x30, [sp], #32
  40380c:	b	4018e0 <ferror@plt+0x340>
  403810:	sub	sp, sp, #0x80
  403814:	stp	x29, x30, [sp, #64]
  403818:	stp	x22, x21, [sp, #96]
  40381c:	stp	x20, x19, [sp, #112]
  403820:	adrp	x8, 427000 <ferror@plt+0x25a60>
  403824:	ldr	x8, [x8, #584]
  403828:	mov	w19, w2
  40382c:	mov	x22, x1
  403830:	mov	x20, x0
  403834:	ldr	x8, [x8, #1248]
  403838:	str	x23, [sp, #80]
  40383c:	add	x29, sp, #0x40
  403840:	ldrb	w8, [x8]
  403844:	cmp	w8, #0x64
  403848:	b.ne	403860 <ferror@plt+0x22c0>  // b.any
  40384c:	ldr	x8, [x20, #280]
  403850:	mov	x1, xzr
  403854:	add	x0, x8, #0xe0
  403858:	bl	401b54 <ferror@plt+0x5b4>
  40385c:	b	403864 <ferror@plt+0x22c4>
  403860:	ldr	x0, [x20, #288]
  403864:	and	w8, w19, #0xff
  403868:	mov	w9, #0x80                  	// #128
  40386c:	cmp	w8, #0x2e
  403870:	mov	w8, #0xa8                  	// #168
  403874:	csel	x8, x8, x9, eq  // eq = none
  403878:	add	x23, x0, x8
  40387c:	ldr	x21, [x23, #8]
  403880:	b.ne	4038d0 <ferror@plt+0x2330>  // b.any
  403884:	adrp	x8, 413000 <ferror@plt+0x11a60>
  403888:	ldrb	w8, [x8, #2521]
  40388c:	ldrb	w9, [x22]
  403890:	cmp	w8, w9
  403894:	b.ne	4038e0 <ferror@plt+0x2340>  // b.any
  403898:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40389c:	add	x8, x8, #0x9d9
  4038a0:	ldrb	w8, [x8, #1]
  4038a4:	ldrb	w9, [x22, #1]
  4038a8:	cmp	w8, w9
  4038ac:	b.ne	4038e0 <ferror@plt+0x2340>  // b.any
  4038b0:	ldr	x0, [x20, #288]
  4038b4:	ldp	x20, x19, [sp, #112]
  4038b8:	ldp	x22, x21, [sp, #96]
  4038bc:	ldr	x23, [sp, #80]
  4038c0:	ldp	x29, x30, [sp, #64]
  4038c4:	mov	w1, #0x32                  	// #50
  4038c8:	add	sp, sp, #0x80
  4038cc:	b	4018b8 <ferror@plt+0x318>
  4038d0:	mov	x0, x22
  4038d4:	bl	402934 <ferror@plt+0x1394>
  4038d8:	str	x0, [sp]
  4038dc:	b	4038fc <ferror@plt+0x235c>
  4038e0:	mov	x0, x22
  4038e4:	bl	402934 <ferror@plt+0x1394>
  4038e8:	mov	x8, #0xffffffffffffffff    	// #-1
  4038ec:	movi	v0.2d, #0x0
  4038f0:	stp	x0, x8, [sp]
  4038f4:	stp	q0, q0, [sp, #16]
  4038f8:	str	q0, [sp, #48]
  4038fc:	mov	x1, sp
  403900:	mov	x0, x23
  403904:	bl	4018ac <ferror@plt+0x30c>
  403908:	ldr	x8, [x20, #280]
  40390c:	ldr	x1, [x20, #296]
  403910:	add	x0, x8, #0xe0
  403914:	bl	401b54 <ferror@plt+0x5b4>
  403918:	mov	w1, w19
  40391c:	str	x0, [x20, #288]
  403920:	bl	4018b8 <ferror@plt+0x318>
  403924:	ldr	x0, [x20, #288]
  403928:	mov	x1, x21
  40392c:	bl	4018e0 <ferror@plt+0x340>
  403930:	ldp	x20, x19, [sp, #112]
  403934:	ldp	x22, x21, [sp, #96]
  403938:	ldr	x23, [sp, #80]
  40393c:	ldp	x29, x30, [sp, #64]
  403940:	add	sp, sp, #0x80
  403944:	ret
  403948:	stp	x29, x30, [sp, #-48]!
  40394c:	stp	x22, x21, [sp, #16]
  403950:	stp	x20, x19, [sp, #32]
  403954:	mov	x20, x0
  403958:	ldr	x21, [x20, #40]!
  40395c:	mov	x19, x0
  403960:	mov	w1, #0x65                  	// #101
  403964:	mov	x29, sp
  403968:	mov	x0, x21
  40396c:	bl	4014b0 <strchr@plt>
  403970:	cbz	x0, 403a04 <ferror@plt+0x2464>
  403974:	strb	wzr, [x0]
  403978:	ldr	x1, [x19, #40]
  40397c:	sub	x22, x0, x21
  403980:	mov	w2, #0x2e                  	// #46
  403984:	mov	x0, x19
  403988:	add	x21, x22, #0x1
  40398c:	bl	403810 <ferror@plt+0x2270>
  403990:	mov	x0, x20
  403994:	mov	x1, x21
  403998:	bl	401b54 <ferror@plt+0x5b4>
  40399c:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4039a0:	ldr	x8, [x8, #584]
  4039a4:	ldrb	w9, [x0]
  4039a8:	mov	w10, #0x2d                  	// #45
  4039ac:	mov	w11, #0x5f                  	// #95
  4039b0:	ldr	x8, [x8, #1248]
  4039b4:	mov	x0, x20
  4039b8:	ldrb	w8, [x8]
  4039bc:	cmp	w8, #0x64
  4039c0:	csel	w8, w11, w10, eq  // eq = none
  4039c4:	add	x10, x22, #0x2
  4039c8:	cmp	w8, w9
  4039cc:	csinc	x1, x10, x22, eq  // eq = none
  4039d0:	mov	w8, #0xe                   	// #14
  4039d4:	cinc	w21, w8, eq  // eq = none
  4039d8:	bl	401b54 <ferror@plt+0x5b4>
  4039dc:	mov	x1, x0
  4039e0:	mov	w2, #0x2e                  	// #46
  4039e4:	mov	x0, x19
  4039e8:	bl	403810 <ferror@plt+0x2270>
  4039ec:	ldr	x0, [x19, #288]
  4039f0:	mov	w1, w21
  4039f4:	ldp	x20, x19, [sp, #32]
  4039f8:	ldp	x22, x21, [sp, #16]
  4039fc:	ldp	x29, x30, [sp], #48
  403a00:	b	4018b8 <ferror@plt+0x318>
  403a04:	mov	x0, x19
  403a08:	mov	x1, x21
  403a0c:	ldp	x20, x19, [sp, #32]
  403a10:	ldp	x22, x21, [sp, #16]
  403a14:	mov	w2, #0x2e                  	// #46
  403a18:	ldp	x29, x30, [sp], #48
  403a1c:	b	403810 <ferror@plt+0x2270>
  403a20:	stp	x29, x30, [sp, #-32]!
  403a24:	stp	x20, x19, [sp, #16]
  403a28:	ldr	x8, [x0, #280]
  403a2c:	mov	x19, x1
  403a30:	ldr	x1, [x0, #296]
  403a34:	mov	x20, x0
  403a38:	add	x0, x8, #0xe0
  403a3c:	mov	x29, sp
  403a40:	bl	401b54 <ferror@plt+0x5b4>
  403a44:	str	x0, [x20, #288]
  403a48:	mov	x0, x20
  403a4c:	mov	x1, x19
  403a50:	ldp	x20, x19, [sp, #16]
  403a54:	ldp	x29, x30, [sp], #32
  403a58:	b	402458 <ferror@plt+0xeb8>
  403a5c:	stp	x29, x30, [sp, #-32]!
  403a60:	stp	x20, x19, [sp, #16]
  403a64:	ldr	x8, [x0, #296]
  403a68:	mov	x20, x0
  403a6c:	mov	w19, w1
  403a70:	mov	x29, sp
  403a74:	cbz	x8, 403a98 <ferror@plt+0x24f8>
  403a78:	ldr	x0, [x20, #288]
  403a7c:	bl	40c1c8 <ferror@plt+0xac28>
  403a80:	ldr	x8, [x20, #280]
  403a84:	mov	x1, xzr
  403a88:	str	xzr, [x20, #296]
  403a8c:	add	x0, x8, #0xe0
  403a90:	bl	401b54 <ferror@plt+0x5b4>
  403a94:	str	x0, [x20, #288]
  403a98:	ldr	x8, [x20, #24]
  403a9c:	str	wzr, [x20, #32]
  403aa0:	strb	wzr, [x20, #304]
  403aa4:	str	x8, [x20, #8]
  403aa8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  403aac:	ldr	x8, [x8, #584]
  403ab0:	ldr	x8, [x8, #1248]
  403ab4:	ldrb	w8, [x8]
  403ab8:	cmp	w8, #0x64
  403abc:	b.eq	403af4 <ferror@plt+0x2554>  // b.none
  403ac0:	ldr	x8, [x20, #88]
  403ac4:	add	x0, x20, #0x50
  403ac8:	sub	x1, x8, #0x1
  403acc:	bl	401750 <ferror@plt+0x1b0>
  403ad0:	ldr	x1, [x20, #128]
  403ad4:	add	x0, x20, #0x78
  403ad8:	bl	401750 <ferror@plt+0x1b0>
  403adc:	ldr	x1, [x20, #168]
  403ae0:	add	x0, x20, #0xa0
  403ae4:	bl	401750 <ferror@plt+0x1b0>
  403ae8:	ldr	x1, [x20, #208]
  403aec:	add	x0, x20, #0xc8
  403af0:	bl	401750 <ferror@plt+0x1b0>
  403af4:	ldr	x0, [x20, #280]
  403af8:	mov	w1, w19
  403afc:	ldp	x20, x19, [sp, #16]
  403b00:	ldp	x29, x30, [sp], #32
  403b04:	b	409a38 <ferror@plt+0x8498>
  403b08:	stp	x29, x30, [sp, #-32]!
  403b0c:	adrp	x8, 427000 <ferror@plt+0x25a60>
  403b10:	ldr	x8, [x8, #584]
  403b14:	str	x19, [sp, #16]
  403b18:	mov	x19, x0
  403b1c:	mov	x29, sp
  403b20:	ldr	x8, [x8, #1248]
  403b24:	ldrb	w8, [x8]
  403b28:	cmp	w8, #0x64
  403b2c:	b.eq	403b58 <ferror@plt+0x25b8>  // b.none
  403b30:	add	x0, x19, #0x50
  403b34:	bl	401bc4 <ferror@plt+0x624>
  403b38:	add	x0, x19, #0x78
  403b3c:	bl	401bc4 <ferror@plt+0x624>
  403b40:	add	x0, x19, #0xa0
  403b44:	bl	401bc4 <ferror@plt+0x624>
  403b48:	add	x0, x19, #0xc8
  403b4c:	bl	401bc4 <ferror@plt+0x624>
  403b50:	add	x0, x19, #0xf0
  403b54:	bl	401bc4 <ferror@plt+0x624>
  403b58:	mov	x0, x19
  403b5c:	ldr	x19, [sp, #16]
  403b60:	ldp	x29, x30, [sp], #32
  403b64:	b	402394 <ferror@plt+0xdf4>
  403b68:	sub	sp, sp, #0x40
  403b6c:	adrp	x8, 427000 <ferror@plt+0x25a60>
  403b70:	ldr	x8, [x8, #584]
  403b74:	stp	x29, x30, [sp, #16]
  403b78:	add	x29, sp, #0x10
  403b7c:	stp	x22, x21, [sp, #32]
  403b80:	stp	x20, x19, [sp, #48]
  403b84:	sturh	wzr, [x29, #-4]
  403b88:	ldr	x8, [x8, #1248]
  403b8c:	mov	x19, x2
  403b90:	mov	x20, x1
  403b94:	mov	x21, x0
  403b98:	ldrb	w8, [x8]
  403b9c:	cmp	w8, #0x64
  403ba0:	b.eq	403c04 <ferror@plt+0x2664>  // b.none
  403ba4:	add	x22, x21, #0x50
  403ba8:	mov	w1, #0x2                   	// #2
  403bac:	mov	x0, x22
  403bb0:	mov	x2, xzr
  403bb4:	bl	4016bc <ferror@plt+0x11c>
  403bb8:	sub	x1, x29, #0x4
  403bbc:	mov	x0, x22
  403bc0:	bl	4018ac <ferror@plt+0x30c>
  403bc4:	add	x0, x21, #0x78
  403bc8:	mov	w1, #0x18                  	// #24
  403bcc:	mov	x2, xzr
  403bd0:	bl	4016bc <ferror@plt+0x11c>
  403bd4:	add	x0, x21, #0xa0
  403bd8:	mov	w1, #0x8                   	// #8
  403bdc:	mov	x2, xzr
  403be0:	bl	4016bc <ferror@plt+0x11c>
  403be4:	add	x0, x21, #0xc8
  403be8:	mov	w1, #0x4                   	// #4
  403bec:	mov	x2, xzr
  403bf0:	bl	4016bc <ferror@plt+0x11c>
  403bf4:	add	x0, x21, #0xf0
  403bf8:	mov	w1, #0x1                   	// #1
  403bfc:	mov	x2, xzr
  403c00:	bl	4016bc <ferror@plt+0x11c>
  403c04:	mov	x0, x21
  403c08:	bl	402384 <ferror@plt+0xde4>
  403c0c:	add	x0, x20, #0xe0
  403c10:	mov	x1, x19
  403c14:	str	x20, [x21, #280]
  403c18:	strb	wzr, [x21, #304]
  403c1c:	str	x19, [x21, #296]
  403c20:	bl	401b54 <ferror@plt+0x5b4>
  403c24:	str	x0, [x21, #288]
  403c28:	ldp	x20, x19, [sp, #48]
  403c2c:	ldp	x22, x21, [sp, #32]
  403c30:	ldp	x29, x30, [sp, #16]
  403c34:	add	sp, sp, #0x40
  403c38:	ret
  403c3c:	sub	sp, sp, #0x60
  403c40:	stp	x29, x30, [sp, #16]
  403c44:	add	x29, sp, #0x10
  403c48:	stp	x26, x25, [sp, #32]
  403c4c:	stp	x24, x23, [sp, #48]
  403c50:	stp	x22, x21, [sp, #64]
  403c54:	stp	x20, x19, [sp, #80]
  403c58:	sturb	wzr, [x29, #-4]
  403c5c:	ldr	x8, [x0, #8]
  403c60:	mov	x20, x1
  403c64:	mov	x19, x0
  403c68:	mov	x1, x8
  403c6c:	bl	401750 <ferror@plt+0x1b0>
  403c70:	adrp	x22, 427000 <ferror@plt+0x25a60>
  403c74:	ldr	x8, [x22, #584]
  403c78:	ldrh	w9, [x8, #1138]
  403c7c:	tbnz	w9, #7, 403cac <ferror@plt+0x270c>
  403c80:	tst	x9, #0x6
  403c84:	b.ne	403cac <ferror@plt+0x270c>  // b.any
  403c88:	ldrb	w9, [x8, #1141]
  403c8c:	cbz	w9, 403cac <ferror@plt+0x270c>
  403c90:	adrp	x21, 427000 <ferror@plt+0x25a60>
  403c94:	ldr	x1, [x21, #536]
  403c98:	mov	x0, x20
  403c9c:	bl	4025c0 <ferror@plt+0x1020>
  403ca0:	ldr	x0, [x21, #536]
  403ca4:	bl	402954 <ferror@plt+0x13b4>
  403ca8:	ldr	x8, [x22, #584]
  403cac:	ldr	w9, [x8, #1128]
  403cb0:	ldr	w8, [x8, #1132]
  403cb4:	cmp	w9, w8
  403cb8:	b.ne	403d88 <ferror@plt+0x27e8>  // b.any
  403cbc:	adrp	x21, 413000 <ferror@plt+0x11a60>
  403cc0:	adrp	x23, 427000 <ferror@plt+0x25a60>
  403cc4:	mov	w24, #0x7fffffff            	// #2147483647
  403cc8:	mov	w25, #0x120                 	// #288
  403ccc:	adrp	x26, 427000 <ferror@plt+0x25a60>
  403cd0:	add	x21, x21, #0xaf8
  403cd4:	ldr	x0, [x23, #568]
  403cd8:	bl	401360 <fgetc@plt>
  403cdc:	cmn	w0, #0x1
  403ce0:	b.eq	403cf8 <ferror@plt+0x2758>  // b.none
  403ce4:	sturb	w0, [x29, #-4]
  403ce8:	sub	x1, x29, #0x4
  403cec:	mov	x0, x19
  403cf0:	bl	4018ac <ferror@plt+0x30c>
  403cf4:	b	403d68 <ferror@plt+0x27c8>
  403cf8:	bl	401550 <__errno_location@plt>
  403cfc:	ldr	w8, [x0]
  403d00:	cmp	w8, #0x4
  403d04:	b.ne	403dc8 <ferror@plt+0x2828>  // b.any
  403d08:	ldr	x8, [x22, #584]
  403d0c:	ldr	w9, [x8, #1128]
  403d10:	cmp	w9, w24
  403d14:	b.eq	403ddc <ferror@plt+0x283c>  // b.none
  403d18:	ldr	w9, [x8, #1128]
  403d1c:	ldrh	w10, [x8, #1138]
  403d20:	str	w9, [x8, #1132]
  403d24:	tst	w10, w25
  403d28:	b.eq	403de4 <ferror@plt+0x2844>  // b.none
  403d2c:	ldr	x1, [x26, #536]
  403d30:	mov	x0, x21
  403d34:	bl	4025c0 <ferror@plt+0x1020>
  403d38:	ldr	x8, [x22, #584]
  403d3c:	ldrh	w9, [x8, #1138]
  403d40:	tbnz	w9, #7, 403d60 <ferror@plt+0x27c0>
  403d44:	tst	x9, #0x6
  403d48:	b.ne	403d60 <ferror@plt+0x27c0>  // b.any
  403d4c:	ldrb	w8, [x8, #1141]
  403d50:	cbz	w8, 403d60 <ferror@plt+0x27c0>
  403d54:	ldr	x1, [x26, #536]
  403d58:	mov	x0, x20
  403d5c:	bl	4025c0 <ferror@plt+0x1020>
  403d60:	ldr	x0, [x26, #536]
  403d64:	bl	402954 <ferror@plt+0x13b4>
  403d68:	ldr	x8, [x22, #584]
  403d6c:	ldr	w9, [x8, #1128]
  403d70:	ldr	w8, [x8, #1132]
  403d74:	cmp	w9, w8
  403d78:	b.ne	403d88 <ferror@plt+0x27e8>  // b.any
  403d7c:	ldurb	w8, [x29, #-4]
  403d80:	cmp	w8, #0xa
  403d84:	b.ne	403cd4 <ferror@plt+0x2734>  // b.any
  403d88:	mov	x0, x19
  403d8c:	mov	w1, wzr
  403d90:	bl	4018b8 <ferror@plt+0x318>
  403d94:	ldr	x8, [x22, #584]
  403d98:	ldr	w9, [x8, #1128]
  403d9c:	ldr	w8, [x8, #1132]
  403da0:	cmp	w9, w8
  403da4:	cset	w8, ne  // ne = any
  403da8:	lsl	w0, w8, #3
  403dac:	ldp	x20, x19, [sp, #80]
  403db0:	ldp	x22, x21, [sp, #64]
  403db4:	ldp	x24, x23, [sp, #48]
  403db8:	ldp	x26, x25, [sp, #32]
  403dbc:	ldp	x29, x30, [sp, #16]
  403dc0:	add	sp, sp, #0x60
  403dc4:	ret
  403dc8:	mov	x0, x19
  403dcc:	mov	w1, wzr
  403dd0:	bl	4018b8 <ferror@plt+0x318>
  403dd4:	mov	w0, #0x5                   	// #5
  403dd8:	b	403dac <ferror@plt+0x280c>
  403ddc:	mov	w0, #0x7                   	// #7
  403de0:	b	403dac <ferror@plt+0x280c>
  403de4:	mov	w0, #0x8                   	// #8
  403de8:	b	403dac <ferror@plt+0x280c>
  403dec:	stp	x29, x30, [sp, #-32]!
  403df0:	stp	x20, x19, [sp, #16]
  403df4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  403df8:	ldr	x8, [x8, #560]
  403dfc:	mov	x19, x0
  403e00:	mov	x29, sp
  403e04:	mov	x20, x1
  403e08:	mov	x0, x8
  403e0c:	bl	402954 <ferror@plt+0x13b4>
  403e10:	adrp	x8, 427000 <ferror@plt+0x25a60>
  403e14:	ldr	x8, [x8, #584]
  403e18:	mov	x1, x19
  403e1c:	mov	x2, x20
  403e20:	add	x0, x8, #0x4f0
  403e24:	bl	40fa40 <ferror@plt+0xe4a0>
  403e28:	mov	w20, w0
  403e2c:	cmp	w0, #0x5
  403e30:	b.eq	403e38 <ferror@plt+0x2898>  // b.none
  403e34:	cbnz	w20, 403e64 <ferror@plt+0x28c4>
  403e38:	ldp	x0, x8, [x19]
  403e3c:	sub	x1, x8, #0x1
  403e40:	bl	403e74 <ferror@plt+0x28d4>
  403e44:	tbz	w0, #0, 403e64 <ferror@plt+0x28c4>
  403e48:	ldp	x20, x19, [sp, #16]
  403e4c:	adrp	x2, 413000 <ferror@plt+0x11a60>
  403e50:	add	x2, x2, #0xaf0
  403e54:	mov	w0, #0x7                   	// #7
  403e58:	mov	x1, xzr
  403e5c:	ldp	x29, x30, [sp], #32
  403e60:	b	40265c <ferror@plt+0x10bc>
  403e64:	mov	w0, w20
  403e68:	ldp	x20, x19, [sp, #16]
  403e6c:	ldp	x29, x30, [sp], #32
  403e70:	ret
  403e74:	stp	x29, x30, [sp, #-48]!
  403e78:	str	x21, [sp, #16]
  403e7c:	stp	x20, x19, [sp, #32]
  403e80:	mov	x29, sp
  403e84:	cbz	x1, 403ec4 <ferror@plt+0x2924>
  403e88:	mov	x19, x1
  403e8c:	mov	x20, x0
  403e90:	ldrb	w21, [x20]
  403e94:	cmp	x21, #0x1f
  403e98:	b.hi	403eb0 <ferror@plt+0x2910>  // b.pmore
  403e9c:	bl	401470 <__ctype_b_loc@plt>
  403ea0:	ldr	x8, [x0]
  403ea4:	ldrh	w8, [x8, x21, lsl #1]
  403ea8:	tbnz	w8, #13, 403eb8 <ferror@plt+0x2918>
  403eac:	b	403ecc <ferror@plt+0x292c>
  403eb0:	cmp	w21, #0x7e
  403eb4:	b.hi	403ecc <ferror@plt+0x292c>  // b.pmore
  403eb8:	subs	x19, x19, #0x1
  403ebc:	add	x20, x20, #0x1
  403ec0:	b.ne	403e90 <ferror@plt+0x28f0>  // b.any
  403ec4:	mov	w0, wzr
  403ec8:	b	403ed0 <ferror@plt+0x2930>
  403ecc:	mov	w0, #0x1                   	// #1
  403ed0:	ldp	x20, x19, [sp, #32]
  403ed4:	ldr	x21, [sp, #16]
  403ed8:	ldp	x29, x30, [sp], #48
  403edc:	ret
  403ee0:	sub	sp, sp, #0xc0
  403ee4:	stp	x22, x21, [sp, #160]
  403ee8:	mov	x21, x1
  403eec:	adrp	x1, 413000 <ferror@plt+0x11a60>
  403ef0:	add	x1, x1, #0xb87
  403ef4:	stp	x29, x30, [sp, #128]
  403ef8:	str	x23, [sp, #144]
  403efc:	stp	x20, x19, [sp, #176]
  403f00:	add	x29, sp, #0x80
  403f04:	mov	x19, x0
  403f08:	bl	401310 <fopen@plt>
  403f0c:	cbz	x0, 403f40 <ferror@plt+0x29a0>
  403f10:	mov	x20, x0
  403f14:	bl	4012e0 <fileno@plt>
  403f18:	mov	x1, sp
  403f1c:	bl	411450 <ferror@plt+0xfeb0>
  403f20:	cmn	w0, #0x1
  403f24:	b.eq	403fd0 <ferror@plt+0x2a30>  // b.none
  403f28:	ldr	w8, [sp, #16]
  403f2c:	and	w8, w8, #0xf000
  403f30:	cmp	w8, #0x4, lsl #12
  403f34:	b.ne	403f48 <ferror@plt+0x29a8>  // b.any
  403f38:	mov	w21, #0x8                   	// #8
  403f3c:	b	403fd4 <ferror@plt+0x2a34>
  403f40:	mov	w0, #0x6                   	// #6
  403f44:	b	403fe0 <ferror@plt+0x2a40>
  403f48:	mov	w2, #0x2                   	// #2
  403f4c:	mov	x0, x20
  403f50:	mov	x1, xzr
  403f54:	bl	401420 <fseek@plt>
  403f58:	cmn	w0, #0x1
  403f5c:	b.eq	403fd0 <ferror@plt+0x2a30>  // b.none
  403f60:	mov	x0, x20
  403f64:	bl	4012a0 <ftell@plt>
  403f68:	tbnz	x0, #63, 403fd0 <ferror@plt+0x2a30>
  403f6c:	mov	x22, x0
  403f70:	mov	x0, x20
  403f74:	mov	x1, xzr
  403f78:	mov	w2, wzr
  403f7c:	bl	401420 <fseek@plt>
  403f80:	cmn	w0, #0x1
  403f84:	b.eq	403fd0 <ferror@plt+0x2a30>  // b.none
  403f88:	add	x0, x22, #0x1
  403f8c:	bl	4028f4 <ferror@plt+0x1354>
  403f90:	mov	w1, #0x1                   	// #1
  403f94:	mov	x2, x22
  403f98:	mov	x3, x20
  403f9c:	str	x0, [x21]
  403fa0:	bl	401440 <fread_unlocked@plt>
  403fa4:	ldr	x23, [x21]
  403fa8:	cmp	x0, x22
  403fac:	b.ne	404004 <ferror@plt+0x2a64>  // b.any
  403fb0:	strb	wzr, [x23, x22]
  403fb4:	ldr	x23, [x21]
  403fb8:	mov	x1, x22
  403fbc:	mov	x0, x23
  403fc0:	bl	403e74 <ferror@plt+0x28d4>
  403fc4:	tbz	w0, #0, 404014 <ferror@plt+0x2a74>
  403fc8:	mov	w21, #0x7                   	// #7
  403fcc:	b	404008 <ferror@plt+0x2a68>
  403fd0:	mov	w21, #0x5                   	// #5
  403fd4:	mov	x0, x20
  403fd8:	bl	4012f0 <fclose@plt>
  403fdc:	mov	w0, w21
  403fe0:	mov	x1, xzr
  403fe4:	mov	x2, x19
  403fe8:	bl	40265c <ferror@plt+0x10bc>
  403fec:	ldp	x20, x19, [sp, #176]
  403ff0:	ldp	x22, x21, [sp, #160]
  403ff4:	ldr	x23, [sp, #144]
  403ff8:	ldp	x29, x30, [sp, #128]
  403ffc:	add	sp, sp, #0xc0
  404000:	ret
  404004:	mov	w21, #0x5                   	// #5
  404008:	mov	x0, x23
  40400c:	bl	401480 <free@plt>
  404010:	b	403fd4 <ferror@plt+0x2a34>
  404014:	mov	x0, x20
  404018:	bl	4012f0 <fclose@plt>
  40401c:	mov	w0, wzr
  404020:	b	403fec <ferror@plt+0x2a4c>
  404024:	stp	x29, x30, [sp, #-48]!
  404028:	stp	x20, x19, [sp, #32]
  40402c:	mov	x19, x1
  404030:	mov	w20, w0
  404034:	mov	w0, #0x1                   	// #1
  404038:	mov	w1, #0x8f0                 	// #2288
  40403c:	stp	x22, x21, [sp, #16]
  404040:	mov	x29, sp
  404044:	bl	4013a0 <calloc@plt>
  404048:	adrp	x21, 427000 <ferror@plt+0x25a60>
  40404c:	str	x0, [x21, #584]
  404050:	cbz	x0, 4040ac <ferror@plt+0x2b0c>
  404054:	adrp	x1, 411000 <ferror@plt+0xfa60>
  404058:	add	x1, x1, #0x4d7
  40405c:	mov	w0, #0x6                   	// #6
  404060:	bl	401590 <setlocale@plt>
  404064:	ldr	x22, [x21, #584]
  404068:	mov	w1, #0x2f                  	// #47
  40406c:	str	x0, [x22, #2240]
  404070:	ldr	x21, [x19]
  404074:	mov	x0, x21
  404078:	bl	4013f0 <strrchr@plt>
  40407c:	cmp	x0, #0x0
  404080:	csinc	x8, x21, x0, eq  // eq = none
  404084:	str	x8, [x22, #1248]
  404088:	ldrb	w8, [x8]
  40408c:	mov	w0, w20
  404090:	mov	x1, x19
  404094:	cmp	w8, #0x64
  404098:	b.ne	4040c4 <ferror@plt+0x2b24>  // b.any
  40409c:	ldp	x20, x19, [sp, #32]
  4040a0:	ldp	x22, x21, [sp, #16]
  4040a4:	ldp	x29, x30, [sp], #48
  4040a8:	b	40c4d4 <ferror@plt+0xaf34>
  4040ac:	ldp	x20, x19, [sp, #32]
  4040b0:	ldp	x22, x21, [sp, #16]
  4040b4:	mov	w0, #0x4                   	// #4
  4040b8:	mov	x1, xzr
  4040bc:	ldp	x29, x30, [sp], #48
  4040c0:	b	40265c <ferror@plt+0x10bc>
  4040c4:	ldp	x20, x19, [sp, #32]
  4040c8:	ldp	x22, x21, [sp, #16]
  4040cc:	ldp	x29, x30, [sp], #48
  4040d0:	b	40cdb0 <ferror@plt+0xb810>
  4040d4:	ldr	x8, [x0, #24]
  4040d8:	ldrb	w9, [x0, #40]
  4040dc:	cmp	x8, #0x0
  4040e0:	sbfx	w8, w9, #0, #1
  4040e4:	cset	w10, ne  // ne = any
  4040e8:	sxtw	x8, w8
  4040ec:	eor	x8, x8, x10
  4040f0:	add	x0, x8, x9
  4040f4:	ret
  4040f8:	ldr	x8, [x0]
  4040fc:	mov	w9, #0x1                   	// #1
  404100:	strb	wzr, [x0, #40]
  404104:	stp	xzr, xzr, [x0, #8]
  404108:	str	x9, [x0, #24]
  40410c:	str	w9, [x8]
  404110:	ret
  404114:	stp	x29, x30, [sp, #-64]!
  404118:	cmp	x0, x1
  40411c:	str	x23, [sp, #16]
  404120:	stp	x22, x21, [sp, #32]
  404124:	stp	x20, x19, [sp, #48]
  404128:	mov	x29, sp
  40412c:	b.eq	404158 <ferror@plt+0x2bb8>  // b.none
  404130:	ldr	x9, [x0, #24]
  404134:	ldr	x8, [x1, #24]
  404138:	cbz	x9, 404160 <ferror@plt+0x2bc0>
  40413c:	ldrb	w10, [x0, #40]
  404140:	cbz	x8, 404180 <ferror@plt+0x2be0>
  404144:	ldrb	w11, [x1, #40]
  404148:	cbz	w10, 404190 <ferror@plt+0x2bf0>
  40414c:	cbz	w11, 40419c <ferror@plt+0x2bfc>
  404150:	mov	w19, #0x1                   	// #1
  404154:	b	4041a8 <ferror@plt+0x2c08>
  404158:	mov	x0, xzr
  40415c:	b	404290 <ferror@plt+0x2cf0>
  404160:	ldrb	w9, [x1, #40]
  404164:	cmp	x8, #0x0
  404168:	cset	w8, ne  // ne = any
  40416c:	eor	x10, x9, #0x1
  404170:	sub	x9, x9, #0x1
  404174:	eor	x8, x9, x8
  404178:	add	x0, x8, x10
  40417c:	b	404290 <ferror@plt+0x2cf0>
  404180:	sbfx	w8, w10, #0, #1
  404184:	eor	w8, w8, #0x1
  404188:	add	x0, x10, w8, sxtw
  40418c:	b	404290 <ferror@plt+0x2cf0>
  404190:	cbz	w11, 4041a4 <ferror@plt+0x2c04>
  404194:	mov	w0, #0x1                   	// #1
  404198:	b	404290 <ferror@plt+0x2cf0>
  40419c:	mov	x0, #0xffffffffffffffff    	// #-1
  4041a0:	b	404290 <ferror@plt+0x2cf0>
  4041a4:	mov	w19, wzr
  4041a8:	ldr	x20, [x0, #8]
  4041ac:	ldr	x21, [x1, #8]
  4041b0:	sub	x9, x9, x20
  4041b4:	sub	x8, x8, x21
  4041b8:	subs	x9, x9, x8
  4041bc:	b.eq	4041cc <ferror@plt+0x2c2c>  // b.none
  4041c0:	cmp	w19, #0x0
  4041c4:	cneg	x0, x9, ne  // ne = any
  4041c8:	b	404290 <ferror@plt+0x2cf0>
  4041cc:	subs	x22, x20, x21
  4041d0:	b.ls	4041e0 <ferror@plt+0x2c40>  // b.plast
  4041d4:	mov	x9, x0
  4041d8:	mov	x10, x21
  4041dc:	b	4041f0 <ferror@plt+0x2c50>
  4041e0:	sub	x22, x21, x20
  4041e4:	mov	x9, x1
  4041e8:	mov	x10, x20
  4041ec:	mov	x1, x0
  4041f0:	ldr	x23, [x9]
  4041f4:	ldr	x1, [x1]
  4041f8:	add	x2, x10, x8
  4041fc:	add	x0, x23, x22, lsl #2
  404200:	bl	4042a4 <ferror@plt+0x2d04>
  404204:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  404208:	cmp	x0, x8
  40420c:	b.eq	404290 <ferror@plt+0x2cf0>  // b.none
  404210:	cbnz	x0, 404260 <ferror@plt+0x2cc0>
  404214:	adrp	x8, 427000 <ferror@plt+0x25a60>
  404218:	ldr	x8, [x8, #584]
  40421c:	sub	x10, x22, #0x1
  404220:	ldr	w9, [x8, #1132]
  404224:	ldr	w11, [x8, #1128]
  404228:	cmp	x10, x22
  40422c:	b.cs	404280 <ferror@plt+0x2ce0>  // b.hs, b.nlast
  404230:	cmp	w11, w9
  404234:	b.ne	404280 <ferror@plt+0x2ce0>  // b.any
  404238:	ldr	w11, [x23, x10, lsl #2]
  40423c:	sub	x10, x10, #0x1
  404240:	cbz	w11, 404224 <ferror@plt+0x2c84>
  404244:	cmp	x20, x21
  404248:	cset	w8, hi  // hi = pmore
  40424c:	eor	w8, w8, w19
  404250:	eor	w8, w8, #0x1
  404254:	sbfx	x9, x8, #0, #1
  404258:	eor	x9, x9, #0x1
  40425c:	b	404278 <ferror@plt+0x2cd8>
  404260:	cmp	x20, x21
  404264:	cset	w8, hi  // hi = pmore
  404268:	eor	w8, w8, w19
  40426c:	eor	w8, w8, #0x1
  404270:	sbfx	x9, x8, #0, #1
  404274:	eor	x9, x0, x9
  404278:	add	x0, x9, x8
  40427c:	b	404290 <ferror@plt+0x2cf0>
  404280:	ldr	w8, [x8, #1128]
  404284:	cmp	w8, w9
  404288:	cset	w8, ne  // ne = any
  40428c:	lsl	x0, x8, #63
  404290:	ldp	x20, x19, [sp, #48]
  404294:	ldp	x22, x21, [sp, #32]
  404298:	ldr	x23, [sp, #16]
  40429c:	ldp	x29, x30, [sp], #64
  4042a0:	ret
  4042a4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4042a8:	ldr	x8, [x8, #584]
  4042ac:	sub	x12, x2, #0x1
  4042b0:	ldr	w9, [x8, #1132]
  4042b4:	ldr	w13, [x8, #1128]
  4042b8:	mov	x10, x12
  4042bc:	cmp	x12, x2
  4042c0:	mov	w11, wzr
  4042c4:	b.cs	4042e4 <ferror@plt+0x2d44>  // b.hs, b.nlast
  4042c8:	cmp	w13, w9
  4042cc:	b.ne	4042e4 <ferror@plt+0x2d44>  // b.any
  4042d0:	ldr	w11, [x0, x10, lsl #2]
  4042d4:	ldr	w12, [x1, x10, lsl #2]
  4042d8:	sub	w11, w11, w12
  4042dc:	sub	x12, x10, #0x1
  4042e0:	cbz	w11, 4042b4 <ferror@plt+0x2d14>
  4042e4:	ldr	w8, [x8, #1128]
  4042e8:	cmp	w8, w9
  4042ec:	b.ne	404308 <ferror@plt+0x2d68>  // b.any
  4042f0:	add	x8, x10, #0x1
  4042f4:	sbfx	x10, x11, #31, #1
  4042f8:	lsr	w9, w11, #31
  4042fc:	eor	x8, x8, x10
  404300:	add	x0, x8, x9
  404304:	ret
  404308:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40430c:	ret
  404310:	stp	x29, x30, [sp, #-48]!
  404314:	stp	x22, x21, [sp, #16]
  404318:	stp	x20, x19, [sp, #32]
  40431c:	mov	x29, sp
  404320:	cbz	x1, 4043f0 <ferror@plt+0x2e50>
  404324:	ldp	x21, x8, [x0, #8]
  404328:	mov	x19, x0
  40432c:	sub	x20, x8, x1
  404330:	cbz	x21, 40435c <ferror@plt+0x2dbc>
  404334:	mov	w1, #0x8                   	// #8
  404338:	mov	x0, x20
  40433c:	bl	4028c4 <ferror@plt+0x1324>
  404340:	mov	x8, #0xe38f                	// #58255
  404344:	movk	x8, #0x8e38, lsl #16
  404348:	movk	x8, #0x38e3, lsl #32
  40434c:	movk	x8, #0xe38e, lsl #48
  404350:	umulh	x8, x0, x8
  404354:	sub	x8, x21, x8, lsr #3
  404358:	b	404360 <ferror@plt+0x2dc0>
  40435c:	mov	x8, xzr
  404360:	ldr	x9, [x19, #24]
  404364:	sub	x10, x21, x8
  404368:	stp	x10, x20, [x19, #8]
  40436c:	cbz	x9, 4043f0 <ferror@plt+0x2e50>
  404370:	mov	x10, #0xe38f                	// #58255
  404374:	movk	x10, #0x8e38, lsl #16
  404378:	movk	x10, #0x38e3, lsl #32
  40437c:	movk	x10, #0xe38e, lsl #48
  404380:	sub	x22, x9, x8
  404384:	ldr	x21, [x19]
  404388:	umulh	x9, x20, x10
  40438c:	lsr	x10, x9, #3
  404390:	lsl	x10, x10, #3
  404394:	add	x9, x10, x9, lsr #3
  404398:	mov	w11, #0x9                   	// #9
  40439c:	add	x1, x21, x8, lsl #2
  4043a0:	subs	x8, x20, x9
  4043a4:	sub	x8, x11, x8
  4043a8:	lsl	x2, x22, #2
  4043ac:	mov	x0, x21
  4043b0:	str	x22, [x19, #24]
  4043b4:	csel	x20, xzr, x8, eq  // eq = none
  4043b8:	bl	401260 <memmove@plt>
  4043bc:	cbz	x22, 4043dc <ferror@plt+0x2e3c>
  4043c0:	adrp	x8, 413000 <ferror@plt+0x11a60>
  4043c4:	add	x8, x8, #0x9f0
  4043c8:	ldr	x8, [x8, x20, lsl #3]
  4043cc:	ldr	w9, [x21]
  4043d0:	sdiv	w9, w9, w8
  4043d4:	mul	w8, w9, w8
  4043d8:	str	w8, [x21]
  4043dc:	mov	x0, x19
  4043e0:	ldp	x20, x19, [sp, #32]
  4043e4:	ldp	x22, x21, [sp, #16]
  4043e8:	ldp	x29, x30, [sp], #48
  4043ec:	b	404400 <ferror@plt+0x2e60>
  4043f0:	ldp	x20, x19, [sp, #32]
  4043f4:	ldp	x22, x21, [sp, #16]
  4043f8:	ldp	x29, x30, [sp], #48
  4043fc:	ret
  404400:	ldr	x8, [x0, #24]
  404404:	cbz	x8, 404424 <ferror@plt+0x2e84>
  404408:	ldr	x9, [x0]
  40440c:	sub	x9, x9, #0x4
  404410:	ldr	w10, [x9, x8, lsl #2]
  404414:	cbnz	w10, 404430 <ferror@plt+0x2e90>
  404418:	sub	x8, x8, #0x1
  40441c:	str	x8, [x0, #24]
  404420:	cbnz	x8, 404410 <ferror@plt+0x2e70>
  404424:	strb	wzr, [x0, #40]
  404428:	str	xzr, [x0, #8]
  40442c:	ret
  404430:	ldr	x9, [x0, #8]
  404434:	cmp	x8, x9
  404438:	b.cs	404440 <ferror@plt+0x2ea0>  // b.hs, b.nlast
  40443c:	str	x9, [x0, #24]
  404440:	ret
  404444:	adrp	x3, 404000 <ferror@plt+0x2a60>
  404448:	add	x3, x3, #0xc00
  40444c:	mov	w2, #0x1                   	// #1
  404450:	b	404454 <ferror@plt+0x2eb4>
  404454:	stp	x29, x30, [sp, #-96]!
  404458:	stp	x28, x27, [sp, #16]
  40445c:	stp	x26, x25, [sp, #32]
  404460:	stp	x24, x23, [sp, #48]
  404464:	stp	x22, x21, [sp, #64]
  404468:	stp	x20, x19, [sp, #80]
  40446c:	mov	x29, sp
  404470:	sub	sp, sp, #0x210
  404474:	ldr	x8, [x0, #24]
  404478:	mov	x22, x3
  40447c:	mov	x27, x2
  404480:	str	xzr, [sp, #184]
  404484:	cbz	x8, 40453c <ferror@plt+0x2f9c>
  404488:	mov	x23, x1
  40448c:	mov	x20, x0
  404490:	sub	x0, x29, #0x30
  404494:	mov	w1, #0x8                   	// #8
  404498:	mov	x2, xzr
  40449c:	bl	4016bc <ferror@plt+0x11c>
  4044a0:	ldr	x8, [x20, #8]
  4044a4:	mov	w9, #0x2                   	// #2
  4044a8:	cmp	x8, #0x2
  4044ac:	csel	x19, x8, x9, hi  // hi = pmore
  4044b0:	lsl	x0, x19, #2
  4044b4:	bl	4028f4 <ferror@plt+0x1354>
  4044b8:	stp	x0, xzr, [x29, #-144]
  4044bc:	sub	x0, x29, #0x60
  4044c0:	mov	x1, x20
  4044c4:	stp	xzr, x19, [x29, #-120]
  4044c8:	sturb	wzr, [x29, #-104]
  4044cc:	stur	xzr, [x29, #-128]
  4044d0:	bl	404ce8 <ferror@plt+0x3748>
  4044d4:	ldur	x1, [x29, #-80]
  4044d8:	sub	x0, x29, #0x60
  4044dc:	bl	404310 <ferror@plt+0x2d70>
  4044e0:	sub	x1, x29, #0x60
  4044e4:	mov	x0, x20
  4044e8:	bl	405b8c <ferror@plt+0x45ec>
  4044ec:	adrp	x4, 405000 <ferror@plt+0x3a60>
  4044f0:	mov	x5, x0
  4044f4:	add	x4, x4, #0xe3c
  4044f8:	sub	x1, x29, #0x60
  4044fc:	sub	x2, x29, #0x90
  404500:	mov	w3, #0x1                   	// #1
  404504:	mov	x0, x20
  404508:	str	x20, [sp, #40]
  40450c:	bl	405d14 <ferror@plt+0x4774>
  404510:	mov	w24, w0
  404514:	cbnz	w0, 404bc4 <ferror@plt+0x3624>
  404518:	adrp	x24, 427000 <ferror@plt+0x25a60>
  40451c:	ldr	x8, [x24, #584]
  404520:	ldr	x9, [x8, #2248]
  404524:	cmp	x9, x23
  404528:	b.ne	404554 <ferror@plt+0x2fb4>  // b.any
  40452c:	ldr	x26, [x8, #2264]
  404530:	ldr	x14, [x8, #2272]
  404534:	cbnz	x14, 4045b4 <ferror@plt+0x3014>
  404538:	b	404860 <ferror@plt+0x32c0>
  40453c:	mov	x0, xzr
  404540:	mov	x1, x27
  404544:	mov	w2, wzr
  404548:	blr	x22
  40454c:	mov	w24, wzr
  404550:	b	404bdc <ferror@plt+0x363c>
  404554:	adrp	x9, 411000 <ferror@plt+0xfa60>
  404558:	ldr	q0, [x9, #1264]
  40455c:	mov	w9, #0xca00                	// #51712
  404560:	movk	w9, #0x3b9a, lsl #16
  404564:	orr	x10, x9, #0x1
  404568:	cmp	x23, x10
  40456c:	mov	x26, xzr
  404570:	str	q0, [x8, #2256]
  404574:	b.cs	4045a0 <ferror@plt+0x3000>  // b.hs, b.nlast
  404578:	mov	x11, x23
  40457c:	mov	x10, x11
  404580:	mul	x11, x11, x23
  404584:	add	x12, x9, #0x1
  404588:	cmp	x11, x12
  40458c:	add	x26, x26, #0x1
  404590:	b.cc	40457c <ferror@plt+0x2fdc>  // b.lo, b.ul, b.last
  404594:	str	x10, [x8, #2256]
  404598:	str	x26, [x8, #2264]
  40459c:	b	4045a4 <ferror@plt+0x3004>
  4045a0:	mov	w10, #0x1                   	// #1
  4045a4:	sub	x14, x9, x10
  4045a8:	str	x14, [x8, #2272]
  4045ac:	str	x23, [x8, #2248]
  4045b0:	cbz	x14, 404860 <ferror@plt+0x32c0>
  4045b4:	ldr	x28, [x8, #2256]
  4045b8:	ldr	w12, [x8, #1128]
  4045bc:	ldr	w9, [x8, #1132]
  4045c0:	str	x22, [sp, #16]
  4045c4:	cmp	w12, w9
  4045c8:	b.ne	404770 <ferror@plt+0x31d0>  // b.any
  4045cc:	ldur	x11, [x29, #-72]
  4045d0:	mov	w15, #0xca00                	// #51712
  4045d4:	stp	x23, x27, [sp]
  4045d8:	mov	x13, xzr
  4045dc:	mov	x23, xzr
  4045e0:	add	x10, x8, #0x468
  4045e4:	movk	w15, #0x3b9a, lsl #16
  4045e8:	mov	x16, #0xffffffffffffffff    	// #-1
  4045ec:	mov	w9, w12
  4045f0:	subs	x24, x11, x23
  4045f4:	b.ls	404768 <ferror@plt+0x31c8>  // b.plast
  4045f8:	cmp	x24, #0x2
  4045fc:	b.cs	404608 <ferror@plt+0x3068>  // b.hs, b.nlast
  404600:	mov	w24, wzr
  404604:	b	404738 <ferror@plt+0x3198>
  404608:	ldur	x25, [x29, #-96]
  40460c:	ldr	w12, [x10]
  404610:	cmp	x24, #0x1
  404614:	b.eq	40471c <ferror@plt+0x317c>  // b.none
  404618:	cmp	w12, w9
  40461c:	b.ne	40471c <ferror@plt+0x317c>  // b.any
  404620:	add	x9, x11, x16
  404624:	add	x10, x25, x23, lsl #2
  404628:	add	x21, x11, x13
  40462c:	lsl	x20, x9, #2
  404630:	stp	x16, x13, [sp, #24]
  404634:	add	x9, x10, x20
  404638:	ldpsw	x12, x11, [x9, #-4]
  40463c:	madd	x12, x14, x11, x12
  404640:	udiv	x13, x12, x28
  404644:	add	x27, x13, x11
  404648:	sub	x11, x15, #0x1
  40464c:	msub	w12, w13, w28, w12
  404650:	cmp	x27, x11
  404654:	stur	w12, [x9, #-4]
  404658:	b.ls	4046e4 <ferror@plt+0x3144>  // b.plast
  40465c:	cmp	x21, x24
  404660:	b.ne	4046d0 <ferror@plt+0x3130>  // b.any
  404664:	mov	w1, #0x1                   	// #1
  404668:	mov	x0, x24
  40466c:	mov	x22, x14
  404670:	bl	4028c4 <ferror@plt+0x1324>
  404674:	mov	x1, x23
  404678:	mov	x24, x0
  40467c:	bl	4028c4 <ferror@plt+0x1324>
  404680:	ldur	x8, [x29, #-64]
  404684:	cmp	x0, #0x2
  404688:	mov	w9, #0x2                   	// #2
  40468c:	csel	x19, x0, x9, hi  // hi = pmore
  404690:	cmp	x19, x8
  404694:	b.ls	4046b0 <ferror@plt+0x3110>  // b.plast
  404698:	lsl	x1, x19, #2
  40469c:	mov	x0, x25
  4046a0:	bl	402914 <ferror@plt+0x1374>
  4046a4:	mov	x25, x0
  4046a8:	stur	x0, [x29, #-96]
  4046ac:	stur	x19, [x29, #-64]
  4046b0:	add	x10, x25, x23, lsl #2
  4046b4:	add	x8, x10, x24, lsl #2
  4046b8:	stur	wzr, [x8, #-4]
  4046bc:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4046c0:	ldr	x8, [x8, #584]
  4046c4:	mov	w15, #0xca00                	// #51712
  4046c8:	mov	x14, x22
  4046cc:	movk	w15, #0x3b9a, lsl #16
  4046d0:	ldr	w9, [x10, x21, lsl #2]
  4046d4:	udiv	x11, x27, x15
  4046d8:	msub	x27, x11, x15, x27
  4046dc:	add	w9, w9, w11
  4046e0:	str	w9, [x10, x21, lsl #2]
  4046e4:	str	w27, [x10, x20]
  4046e8:	ldr	w11, [x8, #1128]
  4046ec:	ldr	w9, [x8, #1132]
  4046f0:	cmp	x21, #0x2
  4046f4:	b.eq	404708 <ferror@plt+0x3168>  // b.none
  4046f8:	sub	x21, x21, #0x1
  4046fc:	cmp	w11, w9
  404700:	sub	x20, x20, #0x4
  404704:	b.eq	404634 <ferror@plt+0x3094>  // b.none
  404708:	add	x10, x8, #0x468
  40470c:	adrp	x8, 427000 <ferror@plt+0x25a60>
  404710:	ldr	x8, [x8, #584]
  404714:	ldr	x27, [sp, #8]
  404718:	ldp	x16, x13, [sp, #24]
  40471c:	add	x11, x24, x23
  404720:	stur	x11, [x29, #-72]
  404724:	ldr	w10, [x10]
  404728:	cmp	w10, w9
  40472c:	ldr	w9, [x8, #1132]
  404730:	cset	w10, ne  // ne = any
  404734:	lsl	w24, w10, #3
  404738:	ldr	w12, [x8, #1128]
  40473c:	cbnz	w24, 404758 <ferror@plt+0x31b8>
  404740:	add	x23, x23, #0x1
  404744:	add	x10, x8, #0x468
  404748:	sub	x13, x13, #0x1
  40474c:	cmp	w12, w9
  404750:	sub	x16, x16, #0x1
  404754:	b.eq	4045f0 <ferror@plt+0x3050>  // b.none
  404758:	ldr	x22, [sp, #16]
  40475c:	ldr	x23, [sp]
  404760:	cbnz	w24, 404bc4 <ferror@plt+0x3624>
  404764:	b	404770 <ferror@plt+0x31d0>
  404768:	ldr	x22, [sp, #16]
  40476c:	ldr	x23, [sp]
  404770:	ldr	w10, [x8, #1128]
  404774:	mov	x19, x23
  404778:	cmp	w10, w9
  40477c:	add	x10, x8, #0x468
  404780:	b.ne	404848 <ferror@plt+0x32a8>  // b.any
  404784:	ldur	x23, [x29, #-72]
  404788:	cbz	x23, 404848 <ferror@plt+0x32a8>
  40478c:	mov	x20, xzr
  404790:	ldur	x24, [x29, #-96]
  404794:	add	x21, x20, #0x1
  404798:	ldr	w9, [x24, x20, lsl #2]
  40479c:	cmp	w9, w28
  4047a0:	b.lt	404820 <ferror@plt+0x3280>  // b.tstop
  4047a4:	cmp	x21, x23
  4047a8:	b.ne	404808 <ferror@plt+0x3268>  // b.any
  4047ac:	mov	w1, #0x1                   	// #1
  4047b0:	mov	x0, x23
  4047b4:	bl	4028c4 <ferror@plt+0x1324>
  4047b8:	ldur	x8, [x29, #-64]
  4047bc:	cmp	x0, #0x2
  4047c0:	mov	w9, #0x2                   	// #2
  4047c4:	csel	x22, x0, x9, hi  // hi = pmore
  4047c8:	mov	x25, x0
  4047cc:	cmp	x22, x8
  4047d0:	stur	x0, [x29, #-72]
  4047d4:	b.ls	4047f0 <ferror@plt+0x3250>  // b.plast
  4047d8:	lsl	x1, x22, #2
  4047dc:	mov	x0, x24
  4047e0:	bl	402914 <ferror@plt+0x1374>
  4047e4:	mov	x24, x0
  4047e8:	stur	x0, [x29, #-96]
  4047ec:	stur	x22, [x29, #-64]
  4047f0:	str	wzr, [x24, x23, lsl #2]
  4047f4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4047f8:	ldr	x22, [sp, #16]
  4047fc:	ldr	w9, [x24, x20, lsl #2]
  404800:	ldr	x8, [x8, #584]
  404804:	mov	x23, x25
  404808:	add	x10, x24, x20, lsl #2
  40480c:	ldr	w11, [x10, #4]
  404810:	sdiv	w12, w9, w28
  404814:	msub	w9, w12, w28, w9
  404818:	add	w11, w11, w12
  40481c:	stp	w9, w11, [x10]
  404820:	ldr	w9, [x8, #1128]
  404824:	ldr	w10, [x8, #1132]
  404828:	cmp	w9, w10
  40482c:	b.ne	404840 <ferror@plt+0x32a0>  // b.any
  404830:	cmp	x21, x23
  404834:	mov	x20, x21
  404838:	b.cc	404790 <ferror@plt+0x31f0>  // b.lo, b.ul, b.last
  40483c:	b	404844 <ferror@plt+0x32a4>
  404840:	mov	w9, w10
  404844:	add	x10, x8, #0x468
  404848:	ldr	w8, [x10]
  40484c:	cmp	w8, w9
  404850:	b.ne	404b7c <ferror@plt+0x35dc>  // b.any
  404854:	adrp	x24, 427000 <ferror@plt+0x25a60>
  404858:	ldr	x8, [x24, #584]
  40485c:	mov	x23, x19
  404860:	ldr	w11, [x8, #1128]
  404864:	ldr	w10, [x8, #1132]
  404868:	cmp	w11, w10
  40486c:	b.ne	404928 <ferror@plt+0x3388>  // b.any
  404870:	ldur	x9, [x29, #-72]
  404874:	cbz	x9, 404928 <ferror@plt+0x3388>
  404878:	mov	x19, xzr
  40487c:	ldur	x10, [x29, #-96]
  404880:	ldrsw	x20, [x10, x19, lsl #2]
  404884:	ldr	w10, [x8, #1128]
  404888:	cbz	x26, 40490c <ferror@plt+0x336c>
  40488c:	cmp	w10, w11
  404890:	b.ne	40490c <ferror@plt+0x336c>  // b.any
  404894:	cbnz	w20, 4048a4 <ferror@plt+0x3304>
  404898:	sub	x10, x9, #0x1
  40489c:	cmp	x19, x10
  4048a0:	b.cs	40490c <ferror@plt+0x336c>  // b.hs, b.nlast
  4048a4:	mov	w21, #0x1                   	// #1
  4048a8:	cmp	x26, x21
  4048ac:	b.ne	4048bc <ferror@plt+0x331c>  // b.any
  4048b0:	str	x20, [sp, #184]
  4048b4:	mov	x20, xzr
  4048b8:	b	4048cc <ferror@plt+0x332c>
  4048bc:	udiv	x8, x20, x23
  4048c0:	msub	x9, x8, x23, x20
  4048c4:	str	x9, [sp, #184]
  4048c8:	mov	x20, x8
  4048cc:	sub	x0, x29, #0x30
  4048d0:	add	x1, sp, #0xb8
  4048d4:	bl	4018ac <ferror@plt+0x30c>
  4048d8:	ldr	x8, [x24, #584]
  4048dc:	cmp	x21, x26
  4048e0:	ldr	w10, [x8, #1128]
  4048e4:	ldur	x9, [x29, #-72]
  4048e8:	b.cs	40490c <ferror@plt+0x336c>  // b.hs, b.nlast
  4048ec:	ldr	w11, [x8, #1132]
  4048f0:	cmp	w10, w11
  4048f4:	b.ne	40490c <ferror@plt+0x336c>  // b.any
  4048f8:	add	x21, x21, #0x1
  4048fc:	cbnz	x20, 4048a8 <ferror@plt+0x3308>
  404900:	sub	x10, x9, #0x1
  404904:	cmp	x19, x10
  404908:	b.cc	4048a8 <ferror@plt+0x3308>  // b.lo, b.ul, b.last
  40490c:	ldr	w11, [x8, #1128]
  404910:	ldr	w10, [x8, #1132]
  404914:	cmp	w11, w10
  404918:	b.ne	404928 <ferror@plt+0x3388>  // b.any
  40491c:	add	x19, x19, #0x1
  404920:	cmp	x19, x9
  404924:	b.cc	40487c <ferror@plt+0x32dc>  // b.lo, b.ul, b.last
  404928:	ldr	x21, [sp, #40]
  40492c:	ldr	w9, [x8, #1128]
  404930:	cmp	w9, w10
  404934:	b.ne	404bb0 <ferror@plt+0x3610>  // b.any
  404938:	ldr	w9, [x8, #1128]
  40493c:	cmp	w9, w10
  404940:	b.ne	404998 <ferror@plt+0x33f8>  // b.any
  404944:	ldur	x9, [x29, #-40]
  404948:	cbz	x9, 404998 <ferror@plt+0x33f8>
  40494c:	mov	x19, x23
  404950:	mov	x23, xzr
  404954:	sub	x0, x29, #0x30
  404958:	mov	x1, x23
  40495c:	bl	401bac <ferror@plt+0x60c>
  404960:	ldr	x0, [x0]
  404964:	mov	x1, x27
  404968:	mov	w2, wzr
  40496c:	blr	x22
  404970:	ldr	x8, [x24, #584]
  404974:	ldr	w9, [x8, #1128]
  404978:	ldr	w10, [x8, #1132]
  40497c:	cmp	w9, w10
  404980:	b.ne	404994 <ferror@plt+0x33f4>  // b.any
  404984:	ldur	x9, [x29, #-40]
  404988:	add	x23, x23, #0x1
  40498c:	cmp	x23, x9
  404990:	b.cc	404954 <ferror@plt+0x33b4>  // b.lo, b.ul, b.last
  404994:	mov	x23, x19
  404998:	ldr	w9, [x8, #1128]
  40499c:	cmp	w9, w10
  4049a0:	b.ne	404bb0 <ferror@plt+0x3610>  // b.any
  4049a4:	ldr	x8, [x21, #16]
  4049a8:	cbz	x8, 404b84 <ferror@plt+0x35e4>
  4049ac:	ldr	x8, [x21, #8]
  4049b0:	mov	w9, #0x2                   	// #2
  4049b4:	mov	x19, x24
  4049b8:	mov	x28, x23
  4049bc:	cmp	x8, #0x2
  4049c0:	csel	x20, x8, x9, hi  // hi = pmore
  4049c4:	lsl	x0, x20, #2
  4049c8:	bl	4028f4 <ferror@plt+0x1354>
  4049cc:	stp	xzr, x20, [x29, #-168]
  4049d0:	stur	x0, [x29, #-192]
  4049d4:	add	x8, sp, #0x30
  4049d8:	mov	w20, #0x22                  	// #34
  4049dc:	mov	w0, #0x88                  	// #136
  4049e0:	sturb	wzr, [x29, #-152]
  4049e4:	sturb	wzr, [x29, #-200]
  4049e8:	stp	xzr, x20, [x29, #-216]
  4049ec:	stp	x8, xzr, [x29, #-240]
  4049f0:	stur	xzr, [x29, #-224]
  4049f4:	bl	4028f4 <ferror@plt+0x1354>
  4049f8:	mov	x23, x0
  4049fc:	str	x0, [sp, #240]
  404a00:	mov	w0, #0x88                  	// #136
  404a04:	str	x20, [sp, #272]
  404a08:	bl	4028f4 <ferror@plt+0x1354>
  404a0c:	stp	xzr, x20, [sp, #216]
  404a10:	mov	w20, #0x1                   	// #1
  404a14:	strb	wzr, [sp, #232]
  404a18:	stp	x0, xzr, [sp, #192]
  404a1c:	str	xzr, [sp, #208]
  404a20:	strb	wzr, [sp, #280]
  404a24:	stp	xzr, xzr, [sp, #248]
  404a28:	str	x20, [sp, #264]
  404a2c:	str	w20, [x23]
  404a30:	ldr	x0, [x21, #16]
  404a34:	mov	w1, #0x8                   	// #8
  404a38:	stur	x0, [x29, #-176]
  404a3c:	bl	4028c4 <ferror@plt+0x1324>
  404a40:	mov	x9, #0xe38f                	// #58255
  404a44:	movk	x9, #0x8e38, lsl #16
  404a48:	movk	x9, #0x38e3, lsl #32
  404a4c:	movk	x9, #0xe38e, lsl #48
  404a50:	umulh	x9, x0, x9
  404a54:	adrp	x25, 405000 <ferror@plt+0x3a60>
  404a58:	add	x23, sp, #0xf0
  404a5c:	add	x8, sp, #0xc0
  404a60:	lsr	x9, x9, #3
  404a64:	add	x25, x25, #0xe3c
  404a68:	stur	x9, [x29, #-184]
  404a6c:	ldr	x9, [x19, #584]
  404a70:	ldr	w10, [x9, #1128]
  404a74:	ldr	w9, [x9, #1132]
  404a78:	cmp	w10, w9
  404a7c:	b.ne	404b8c <ferror@plt+0x35ec>  // b.any
  404a80:	mov	x0, x23
  404a84:	mov	x26, x8
  404a88:	bl	404ef4 <ferror@plt+0x3954>
  404a8c:	ldr	x8, [sp, #40]
  404a90:	ldr	x8, [x8, #16]
  404a94:	add	x8, x8, #0x1
  404a98:	cmp	x0, x8
  404a9c:	b.cs	404b8c <ferror@plt+0x35ec>  // b.hs, b.nlast
  404aa0:	ldur	x8, [x29, #-120]
  404aa4:	ldur	x9, [x29, #-160]
  404aa8:	add	x10, x8, #0x1
  404aac:	cmp	x10, #0x2
  404ab0:	mov	w10, #0x2                   	// #2
  404ab4:	csinc	x21, x10, x8, ls  // ls = plast
  404ab8:	cmp	x21, x9
  404abc:	b.ls	404ad4 <ferror@plt+0x3534>  // b.plast
  404ac0:	ldur	x0, [x29, #-192]
  404ac4:	lsl	x1, x21, #2
  404ac8:	bl	402914 <ferror@plt+0x1374>
  404acc:	stur	x0, [x29, #-192]
  404ad0:	stur	x21, [x29, #-160]
  404ad4:	sub	x0, x29, #0x90
  404ad8:	sub	x2, x29, #0xc0
  404adc:	mov	x1, x28
  404ae0:	bl	408ab8 <ferror@plt+0x7518>
  404ae4:	cbnz	w0, 404b74 <ferror@plt+0x35d4>
  404ae8:	ldur	x9, [x29, #-168]
  404aec:	ldur	x8, [x29, #-184]
  404af0:	cmp	x9, x8
  404af4:	b.cs	404afc <ferror@plt+0x355c>  // b.hs, b.nlast
  404af8:	stur	x8, [x29, #-168]
  404afc:	sub	x0, x29, #0xc0
  404b00:	add	x1, sp, #0xb8
  404b04:	bl	405b24 <ferror@plt+0x4584>
  404b08:	cbnz	w0, 404b74 <ferror@plt+0x35d4>
  404b0c:	ldr	x1, [sp, #184]
  404b10:	sub	x0, x29, #0xf0
  404b14:	bl	404d84 <ferror@plt+0x37e4>
  404b18:	sub	x0, x29, #0xc0
  404b1c:	sub	x1, x29, #0xf0
  404b20:	bl	405b8c <ferror@plt+0x45ec>
  404b24:	mov	x5, x0
  404b28:	sub	x0, x29, #0xc0
  404b2c:	sub	x1, x29, #0xf0
  404b30:	sub	x2, x29, #0x90
  404b34:	mov	w3, #0x1                   	// #1
  404b38:	mov	x4, x25
  404b3c:	bl	405d14 <ferror@plt+0x4774>
  404b40:	cbnz	w0, 404b74 <ferror@plt+0x35d4>
  404b44:	ldr	x0, [sp, #184]
  404b48:	and	w2, w20, #0x1
  404b4c:	mov	x1, x27
  404b50:	blr	x22
  404b54:	mov	x0, x23
  404b58:	mov	x1, x28
  404b5c:	mov	x2, x26
  404b60:	bl	408ab8 <ferror@plt+0x7518>
  404b64:	mov	w20, wzr
  404b68:	mov	x8, x23
  404b6c:	mov	x23, x26
  404b70:	cbz	w0, 404a6c <ferror@plt+0x34cc>
  404b74:	mov	w24, w0
  404b78:	b	404b90 <ferror@plt+0x35f0>
  404b7c:	mov	w24, #0x8                   	// #8
  404b80:	b	404bc4 <ferror@plt+0x3624>
  404b84:	mov	w24, wzr
  404b88:	b	404bc4 <ferror@plt+0x3624>
  404b8c:	mov	w24, wzr
  404b90:	ldr	x0, [sp, #192]
  404b94:	bl	401480 <free@plt>
  404b98:	ldr	x0, [sp, #240]
  404b9c:	bl	401480 <free@plt>
  404ba0:	ldur	x0, [x29, #-192]
  404ba4:	bl	401480 <free@plt>
  404ba8:	cbnz	w24, 404bc4 <ferror@plt+0x3624>
  404bac:	ldr	x8, [x19, #584]
  404bb0:	ldr	w9, [x8, #1128]
  404bb4:	ldr	w8, [x8, #1132]
  404bb8:	cmp	w9, w8
  404bbc:	cset	w8, ne  // ne = any
  404bc0:	lsl	w24, w8, #3
  404bc4:	ldur	x0, [x29, #-144]
  404bc8:	bl	401480 <free@plt>
  404bcc:	ldur	x0, [x29, #-96]
  404bd0:	bl	401480 <free@plt>
  404bd4:	sub	x0, x29, #0x30
  404bd8:	bl	401bc4 <ferror@plt+0x624>
  404bdc:	mov	w0, w24
  404be0:	add	sp, sp, #0x210
  404be4:	ldp	x20, x19, [sp, #80]
  404be8:	ldp	x22, x21, [sp, #64]
  404bec:	ldp	x24, x23, [sp, #48]
  404bf0:	ldp	x26, x25, [sp, #32]
  404bf4:	ldp	x28, x27, [sp, #16]
  404bf8:	ldp	x29, x30, [sp], #96
  404bfc:	ret
  404c00:	and	w0, w0, #0xff
  404c04:	b	4025f8 <ferror@plt+0x1058>
  404c08:	stp	xzr, x2, [x0, #24]
  404c0c:	strb	wzr, [x0, #40]
  404c10:	stp	x1, xzr, [x0]
  404c14:	str	xzr, [x0, #16]
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-32]!
  404c20:	cmp	x1, #0x2
  404c24:	mov	w8, #0x2                   	// #2
  404c28:	stp	x20, x19, [sp, #16]
  404c2c:	csel	x20, x1, x8, hi  // hi = pmore
  404c30:	mov	x19, x0
  404c34:	lsl	x0, x20, #2
  404c38:	mov	x29, sp
  404c3c:	bl	4028f4 <ferror@plt+0x1354>
  404c40:	stp	xzr, x20, [x19, #24]
  404c44:	strb	wzr, [x19, #40]
  404c48:	stp	x0, xzr, [x19]
  404c4c:	str	xzr, [x19, #16]
  404c50:	ldp	x20, x19, [sp, #16]
  404c54:	ldp	x29, x30, [sp], #32
  404c58:	ret
  404c5c:	ldr	x0, [x0]
  404c60:	b	401480 <free@plt>
  404c64:	cmp	x0, x1
  404c68:	b.eq	404ce4 <ferror@plt+0x3744>  // b.none
  404c6c:	stp	x29, x30, [sp, #-48]!
  404c70:	stp	x20, x19, [sp, #32]
  404c74:	ldr	x8, [x1, #24]
  404c78:	ldr	x10, [x0, #32]
  404c7c:	mov	x20, x0
  404c80:	ldr	x0, [x0]
  404c84:	mov	w9, #0x2                   	// #2
  404c88:	cmp	x8, #0x2
  404c8c:	str	x21, [sp, #16]
  404c90:	csel	x21, x8, x9, hi  // hi = pmore
  404c94:	mov	x19, x1
  404c98:	cmp	x21, x10
  404c9c:	mov	x29, sp
  404ca0:	b.ls	404cb8 <ferror@plt+0x3718>  // b.plast
  404ca4:	lsl	x1, x21, #2
  404ca8:	bl	402914 <ferror@plt+0x1374>
  404cac:	str	x0, [x20]
  404cb0:	str	x21, [x20, #32]
  404cb4:	ldr	x8, [x19, #24]
  404cb8:	str	x8, [x20, #24]
  404cbc:	ldrb	w9, [x19, #40]
  404cc0:	ldr	x21, [sp, #16]
  404cc4:	lsl	x2, x8, #2
  404cc8:	strb	w9, [x20, #40]
  404ccc:	ldur	q0, [x19, #8]
  404cd0:	stur	q0, [x20, #8]
  404cd4:	ldr	x1, [x19]
  404cd8:	ldp	x20, x19, [sp, #32]
  404cdc:	ldp	x29, x30, [sp], #48
  404ce0:	b	401250 <memcpy@plt>
  404ce4:	ret
  404ce8:	stp	x29, x30, [sp, #-48]!
  404cec:	stp	x20, x19, [sp, #32]
  404cf0:	ldr	x8, [x1, #24]
  404cf4:	mov	w9, #0x2                   	// #2
  404cf8:	str	x21, [sp, #16]
  404cfc:	mov	x20, x0
  404d00:	cmp	x8, #0x2
  404d04:	csel	x21, x8, x9, hi  // hi = pmore
  404d08:	lsl	x0, x21, #2
  404d0c:	mov	x29, sp
  404d10:	mov	x19, x1
  404d14:	bl	4028f4 <ferror@plt+0x1354>
  404d18:	stp	xzr, x21, [x20, #24]
  404d1c:	strb	wzr, [x20, #40]
  404d20:	stp	x0, xzr, [x20]
  404d24:	str	xzr, [x20, #16]
  404d28:	mov	x0, x20
  404d2c:	mov	x1, x19
  404d30:	ldp	x20, x19, [sp, #32]
  404d34:	ldr	x21, [sp, #16]
  404d38:	ldp	x29, x30, [sp], #48
  404d3c:	b	404c64 <ferror@plt+0x36c4>
  404d40:	stp	x29, x30, [sp, #-32]!
  404d44:	stp	x20, x19, [sp, #16]
  404d48:	mov	x20, x0
  404d4c:	mov	w0, #0x10                  	// #16
  404d50:	mov	x29, sp
  404d54:	mov	x19, x1
  404d58:	bl	4028f4 <ferror@plt+0x1354>
  404d5c:	mov	w8, #0x4                   	// #4
  404d60:	strb	wzr, [x20, #40]
  404d64:	stp	x0, xzr, [x20]
  404d68:	stp	xzr, x8, [x20, #24]
  404d6c:	str	xzr, [x20, #16]
  404d70:	mov	x0, x20
  404d74:	mov	x1, x19
  404d78:	ldp	x20, x19, [sp, #16]
  404d7c:	ldp	x29, x30, [sp], #32
  404d80:	b	404d84 <ferror@plt+0x37e4>
  404d84:	stp	x29, x30, [sp, #-32]!
  404d88:	stp	x20, x19, [sp, #16]
  404d8c:	mov	x29, sp
  404d90:	strb	wzr, [x0, #40]
  404d94:	stp	xzr, xzr, [x0, #16]
  404d98:	str	xzr, [x0, #8]
  404d9c:	cbz	x1, 404e00 <ferror@plt+0x3860>
  404da0:	ldr	x8, [x0, #32]
  404da4:	mov	x20, x1
  404da8:	mov	x19, x0
  404dac:	cmp	x8, #0x21
  404db0:	b.cs	404dd0 <ferror@plt+0x3830>  // b.hs, b.nlast
  404db4:	ldr	x0, [x19]
  404db8:	mov	w1, #0x84                  	// #132
  404dbc:	bl	402914 <ferror@plt+0x1374>
  404dc0:	mov	w8, #0x21                  	// #33
  404dc4:	str	x0, [x19]
  404dc8:	str	x8, [x19, #32]
  404dcc:	b	404dd4 <ferror@plt+0x3834>
  404dd0:	ldr	x0, [x19]
  404dd4:	mov	w9, #0xca00                	// #51712
  404dd8:	mov	x8, xzr
  404ddc:	movk	w9, #0x3b9a, lsl #16
  404de0:	udiv	x10, x20, x9
  404de4:	msub	w11, w10, w9, w20
  404de8:	cmp	x20, x9
  404dec:	str	w11, [x0, x8, lsl #2]
  404df0:	add	x8, x8, #0x1
  404df4:	mov	x20, x10
  404df8:	b.cs	404de0 <ferror@plt+0x3840>  // b.hs, b.nlast
  404dfc:	str	x8, [x19, #24]
  404e00:	ldp	x20, x19, [sp, #16]
  404e04:	ldp	x29, x30, [sp], #32
  404e08:	ret
  404e0c:	ldr	x0, [x0, #16]
  404e10:	ret
  404e14:	stp	x29, x30, [sp, #-32]!
  404e18:	ldr	x10, [x0, #24]
  404e1c:	str	x19, [sp, #16]
  404e20:	mov	x29, sp
  404e24:	cbz	x10, 404ed0 <ferror@plt+0x3930>
  404e28:	ldr	x8, [x0, #8]
  404e2c:	mov	x19, x0
  404e30:	cmp	x8, x10
  404e34:	b.ne	404ed8 <ferror@plt+0x3938>  // b.any
  404e38:	ldr	x9, [x19]
  404e3c:	add	x8, x10, x10, lsl #3
  404e40:	sub	x12, x10, #0x1
  404e44:	sub	x13, x8, #0x9
  404e48:	mov	x11, x12
  404e4c:	cmp	x12, x10
  404e50:	mov	x8, x13
  404e54:	b.cs	404e68 <ferror@plt+0x38c8>  // b.hs, b.nlast
  404e58:	ldr	w14, [x9, x11, lsl #2]
  404e5c:	sub	x12, x11, #0x1
  404e60:	sub	x13, x8, #0x9
  404e64:	cbz	w14, 404e48 <ferror@plt+0x38a8>
  404e68:	ldr	x10, [x19, #16]
  404e6c:	mov	x12, #0xe38f                	// #58255
  404e70:	movk	x12, #0x8e38, lsl #16
  404e74:	movk	x12, #0x38e3, lsl #32
  404e78:	movk	x12, #0xe38e, lsl #48
  404e7c:	umulh	x12, x10, x12
  404e80:	ldrsw	x11, [x9, x11, lsl #2]
  404e84:	lsr	x9, x12, #3
  404e88:	lsl	x9, x9, #3
  404e8c:	add	x9, x9, x12, lsr #3
  404e90:	sub	x9, x10, x9
  404e94:	mov	x10, xzr
  404e98:	cbz	w11, 404eb8 <ferror@plt+0x3918>
  404e9c:	mov	x12, #0xcccccccccccccccc    	// #-3689348814741910324
  404ea0:	movk	x12, #0xcccd
  404ea4:	umulh	x13, x11, x12
  404ea8:	cmp	x11, #0x9
  404eac:	lsr	x11, x13, #3
  404eb0:	add	x10, x10, #0x1
  404eb4:	b.hi	404ea4 <ferror@plt+0x3904>  // b.pmore
  404eb8:	sub	x11, x9, #0x9
  404ebc:	cmp	x9, #0x0
  404ec0:	csel	x9, xzr, x11, eq  // eq = none
  404ec4:	add	x9, x9, x10
  404ec8:	add	x0, x9, x8
  404ecc:	b	404ee8 <ferror@plt+0x3948>
  404ed0:	mov	x0, xzr
  404ed4:	b	404ee8 <ferror@plt+0x3948>
  404ed8:	mov	x0, x19
  404edc:	bl	404ef4 <ferror@plt+0x3954>
  404ee0:	ldr	x8, [x19, #16]
  404ee4:	add	x0, x8, x0
  404ee8:	ldr	x19, [sp, #16]
  404eec:	ldp	x29, x30, [sp], #32
  404ef0:	ret
  404ef4:	ldr	x9, [x0, #24]
  404ef8:	cbz	x9, 404f40 <ferror@plt+0x39a0>
  404efc:	ldr	x8, [x0, #8]
  404f00:	sub	x8, x9, x8
  404f04:	adds	x8, x8, x8, lsl #3
  404f08:	b.eq	404f40 <ferror@plt+0x39a0>  // b.none
  404f0c:	ldr	x10, [x0]
  404f10:	add	x9, x10, x9, lsl #2
  404f14:	ldursw	x10, [x9, #-4]
  404f18:	cbz	w10, 404f48 <ferror@plt+0x39a8>
  404f1c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  404f20:	mov	x9, xzr
  404f24:	movk	x11, #0xcccd
  404f28:	umulh	x12, x10, x11
  404f2c:	cmp	x10, #0x9
  404f30:	lsr	x10, x12, #3
  404f34:	add	x9, x9, #0x1
  404f38:	b.hi	404f28 <ferror@plt+0x3988>  // b.pmore
  404f3c:	b	404f4c <ferror@plt+0x39ac>
  404f40:	mov	x0, xzr
  404f44:	ret
  404f48:	mov	x9, xzr
  404f4c:	add	x8, x8, x9
  404f50:	sub	x0, x8, #0x9
  404f54:	ret
  404f58:	sub	sp, sp, #0x160
  404f5c:	stp	x20, x19, [sp, #336]
  404f60:	mov	x20, x1
  404f64:	mov	x19, x0
  404f68:	stp	x29, x30, [sp, #256]
  404f6c:	stp	x28, x27, [sp, #272]
  404f70:	stp	x26, x25, [sp, #288]
  404f74:	stp	x24, x23, [sp, #304]
  404f78:	stp	x22, x21, [sp, #320]
  404f7c:	add	x29, sp, #0x100
  404f80:	tbz	w3, #0, 404fc4 <ferror@plt+0x3a24>
  404f84:	ldrb	w20, [x20]
  404f88:	bl	401470 <__ctype_b_loc@plt>
  404f8c:	ldr	x8, [x0]
  404f90:	sub	w9, w20, #0x37
  404f94:	and	w10, w9, #0xff
  404f98:	cmp	w10, #0x64
  404f9c:	ldrh	w8, [x8, x20, lsl #1]
  404fa0:	mov	w10, #0x64                  	// #100
  404fa4:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  404fa8:	sub	w10, w20, #0x30
  404fac:	tst	w8, #0x100
  404fb0:	csel	w8, w10, w9, eq  // eq = none
  404fb4:	and	x1, x8, #0xff
  404fb8:	mov	x0, x19
  404fbc:	bl	404d84 <ferror@plt+0x37e4>
  404fc0:	b	405308 <ferror@plt+0x3d68>
  404fc4:	mov	x21, x2
  404fc8:	cmp	x2, #0xa
  404fcc:	b.ne	404fe8 <ferror@plt+0x3a48>  // b.any
  404fd0:	mov	x25, xzr
  404fd4:	ldrb	w24, [x20, x25]
  404fd8:	cmp	w24, #0x30
  404fdc:	b.ne	4050f8 <ferror@plt+0x3b58>  // b.any
  404fe0:	add	x25, x25, #0x1
  404fe4:	b	404fd4 <ferror@plt+0x3a34>
  404fe8:	mov	x0, x20
  404fec:	bl	401270 <strlen@plt>
  404ff0:	cbz	x0, 405308 <ferror@plt+0x3d68>
  404ff4:	mov	x22, x0
  404ff8:	mov	x9, xzr
  404ffc:	ldrb	w8, [x20, x9]
  405000:	add	x9, x9, #0x1
  405004:	cmp	w8, #0x30
  405008:	cset	w10, eq  // eq = none
  40500c:	cmp	w8, #0x2e
  405010:	cset	w11, eq  // eq = none
  405014:	cmp	x9, x22
  405018:	b.cs	405024 <ferror@plt+0x3a84>  // b.hs, b.nlast
  40501c:	orr	w10, w11, w10
  405020:	tbnz	w10, #0, 404ffc <ferror@plt+0x3a5c>
  405024:	cmp	w8, #0x2e
  405028:	mov	w25, wzr
  40502c:	b.eq	40530c <ferror@plt+0x3d6c>  // b.none
  405030:	cmp	w8, #0x30
  405034:	b.eq	40530c <ferror@plt+0x3d6c>  // b.none
  405038:	mov	w0, #0x84                  	// #132
  40503c:	bl	4028f4 <ferror@plt+0x1354>
  405040:	mov	w23, #0x21                  	// #33
  405044:	stp	x0, xzr, [x29, #-56]
  405048:	mov	w0, #0x84                  	// #132
  40504c:	sturb	wzr, [x29, #-16]
  405050:	stp	xzr, x23, [x29, #-32]
  405054:	stur	xzr, [x29, #-40]
  405058:	bl	4028f4 <ferror@plt+0x1354>
  40505c:	stp	xzr, x23, [x29, #-80]
  405060:	sub	x8, x29, #0x68
  405064:	adrp	x23, 405000 <ferror@plt+0x3a60>
  405068:	mov	x27, xzr
  40506c:	add	x26, x8, #0x8
  405070:	add	x23, x23, #0xe3c
  405074:	sturb	wzr, [x29, #-64]
  405078:	stp	x0, xzr, [x29, #-104]
  40507c:	stur	xzr, [x29, #-88]
  405080:	ldrb	w0, [x20, x27]
  405084:	cbz	w0, 405338 <ferror@plt+0x3d98>
  405088:	cmp	w0, #0x2e
  40508c:	b.eq	405338 <ferror@plt+0x3d98>  // b.none
  405090:	mov	x1, x21
  405094:	bl	4055dc <ferror@plt+0x403c>
  405098:	mov	x24, x0
  40509c:	sub	x2, x29, #0x68
  4050a0:	mov	x0, x19
  4050a4:	mov	x1, x21
  4050a8:	bl	408ab8 <ferror@plt+0x7518>
  4050ac:	cbnz	w0, 405330 <ferror@plt+0x3d90>
  4050b0:	sub	x0, x29, #0x38
  4050b4:	mov	x1, x24
  4050b8:	bl	404d84 <ferror@plt+0x37e4>
  4050bc:	sub	x0, x29, #0x68
  4050c0:	sub	x1, x29, #0x38
  4050c4:	bl	405b8c <ferror@plt+0x45ec>
  4050c8:	mov	x5, x0
  4050cc:	sub	x0, x29, #0x68
  4050d0:	sub	x1, x29, #0x38
  4050d4:	mov	x2, x19
  4050d8:	mov	x3, xzr
  4050dc:	mov	x4, x23
  4050e0:	bl	405d14 <ferror@plt+0x4774>
  4050e4:	cbnz	w0, 405330 <ferror@plt+0x3d90>
  4050e8:	add	x27, x27, #0x1
  4050ec:	cmp	x22, x27
  4050f0:	b.ne	405080 <ferror@plt+0x3ae0>  // b.any
  4050f4:	b	405340 <ferror@plt+0x3da0>
  4050f8:	cbz	w24, 405308 <ferror@plt+0x3d68>
  4050fc:	add	x22, x20, x25
  405100:	mov	x0, x22
  405104:	bl	401270 <strlen@plt>
  405108:	mov	x21, x0
  40510c:	mov	w1, #0x2e                  	// #46
  405110:	mov	x0, x22
  405114:	bl	4014b0 <strchr@plt>
  405118:	mov	x23, x0
  40511c:	cbz	x21, 40514c <ferror@plt+0x3bac>
  405120:	mov	w8, #0x1                   	// #1
  405124:	and	w9, w24, #0xff
  405128:	cmp	w9, #0x30
  40512c:	b.eq	405138 <ferror@plt+0x3b98>  // b.none
  405130:	cmp	w9, #0x2e
  405134:	b.ne	40515c <ferror@plt+0x3bbc>  // b.any
  405138:	cmp	x21, x8
  40513c:	b.eq	405168 <ferror@plt+0x3bc8>  // b.none
  405140:	ldrb	w24, [x22, x8]
  405144:	add	x8, x8, #0x1
  405148:	b	405124 <ferror@plt+0x3b84>
  40514c:	mov	w8, #0x1                   	// #1
  405150:	mov	x27, xzr
  405154:	str	w8, [sp, #4]
  405158:	b	405174 <ferror@plt+0x3bd4>
  40515c:	sub	x27, x8, #0x1
  405160:	str	wzr, [sp, #4]
  405164:	b	405174 <ferror@plt+0x3bd4>
  405168:	mov	w8, #0x1                   	// #1
  40516c:	str	w8, [sp, #4]
  405170:	mov	x27, x21
  405174:	add	x8, x22, x21
  405178:	mvn	x9, x23
  40517c:	cmp	x23, #0x0
  405180:	add	x8, x9, x8
  405184:	csel	x24, x8, xzr, ne  // ne = any
  405188:	mov	w1, #0x8                   	// #8
  40518c:	mov	x0, x24
  405190:	cset	w28, ne  // ne = any
  405194:	str	x24, [x19, #16]
  405198:	bl	4028c4 <ferror@plt+0x1324>
  40519c:	mov	x26, #0xe38f                	// #58255
  4051a0:	movk	x26, #0x8e38, lsl #16
  4051a4:	movk	x26, #0x38e3, lsl #32
  4051a8:	movk	x26, #0xe38e, lsl #48
  4051ac:	cmp	x22, x23
  4051b0:	sub	x8, x21, x28
  4051b4:	umulh	x9, x0, x26
  4051b8:	csneg	x10, xzr, x27, eq  // eq = none
  4051bc:	lsr	x9, x9, #3
  4051c0:	add	x0, x8, x10
  4051c4:	mov	w1, #0x8                   	// #8
  4051c8:	str	x9, [x19, #8]
  4051cc:	bl	4028c4 <ferror@plt+0x1324>
  4051d0:	umulh	x8, x24, x26
  4051d4:	lsr	x9, x8, #3
  4051d8:	lsl	x9, x9, #3
  4051dc:	add	x8, x9, x8, lsr #3
  4051e0:	mov	w9, #0x9                   	// #9
  4051e4:	subs	x8, x24, x8
  4051e8:	sub	x8, x9, x8
  4051ec:	csel	x23, xzr, x8, eq  // eq = none
  4051f0:	add	x8, x0, x23
  4051f4:	ldr	x9, [x19, #32]
  4051f8:	umulh	x8, x8, x26
  4051fc:	lsr	x24, x8, #3
  405200:	ldr	x22, [x19]
  405204:	mov	w10, #0x2                   	// #2
  405208:	cmp	x24, #0x2
  40520c:	csel	x27, x24, x10, hi  // hi = pmore
  405210:	cmp	x27, x9
  405214:	str	x24, [x19, #24]
  405218:	b.ls	405234 <ferror@plt+0x3c94>  // b.plast
  40521c:	lsl	x1, x27, #2
  405220:	mov	x0, x22
  405224:	bl	402914 <ferror@plt+0x1374>
  405228:	mov	x22, x0
  40522c:	str	x0, [x19]
  405230:	str	x27, [x19, #32]
  405234:	lsl	x2, x24, #2
  405238:	mov	x0, x22
  40523c:	mov	w1, wzr
  405240:	bl	401370 <memset@plt>
  405244:	ldr	w8, [sp, #4]
  405248:	cbz	w8, 40525c <ferror@plt+0x3cbc>
  40524c:	mov	w25, wzr
  405250:	str	xzr, [x19, #8]
  405254:	str	xzr, [x19, #24]
  405258:	b	40530c <ferror@plt+0x3d6c>
  40525c:	cbz	x21, 405308 <ferror@plt+0x3d68>
  405260:	adrp	x8, 413000 <ferror@plt+0x11a60>
  405264:	add	x8, x8, #0x9f0
  405268:	ldr	x24, [x8, x23, lsl #3]
  40526c:	mov	x27, #0x8e39                	// #36409
  405270:	mov	x28, #0x1c72                	// #7282
  405274:	movk	x27, #0x38e3, lsl #16
  405278:	movk	x28, #0x71c7, lsl #16
  40527c:	movk	x27, #0xe38e, lsl #32
  405280:	movk	x28, #0xc71c, lsl #32
  405284:	sub	x19, x21, #0x1
  405288:	add	x20, x20, x25
  40528c:	movk	x27, #0x8e38, lsl #48
  405290:	movk	x28, #0x1c71, lsl #48
  405294:	ldrb	w25, [x20, x19]
  405298:	cmp	x25, #0x2e
  40529c:	b.eq	4052fc <ferror@plt+0x3d5c>  // b.none
  4052a0:	mov	x8, #0xe38f                	// #58255
  4052a4:	movk	x8, #0x8e38, lsl #16
  4052a8:	movk	x8, #0x38e3, lsl #32
  4052ac:	movk	x8, #0xe38e, lsl #48
  4052b0:	umulh	x8, x23, x8
  4052b4:	lsr	x8, x8, #1
  4052b8:	and	x26, x8, #0x7ffffffffffffffc
  4052bc:	bl	401470 <__ctype_b_loc@plt>
  4052c0:	ldr	x8, [x0]
  4052c4:	ldr	w10, [x22, x26]
  4052c8:	add	x23, x23, #0x1
  4052cc:	sub	w9, w25, #0x30
  4052d0:	ldrh	w8, [x8, x25, lsl #1]
  4052d4:	add	x11, x24, x24, lsl #2
  4052d8:	mul	x12, x23, x27
  4052dc:	lsl	x11, x11, #1
  4052e0:	tst	w8, #0x100
  4052e4:	mov	w8, #0x9                   	// #9
  4052e8:	csel	w8, w9, w8, eq  // eq = none
  4052ec:	cmp	x12, x28
  4052f0:	madd	w8, w8, w24, w10
  4052f4:	csinc	x24, x11, xzr, cs  // cs = hs, nlast
  4052f8:	str	w8, [x22, x26]
  4052fc:	sub	x19, x19, #0x1
  405300:	cmp	x19, x21
  405304:	b.cc	405294 <ferror@plt+0x3cf4>  // b.lo, b.ul, b.last
  405308:	mov	w25, wzr
  40530c:	mov	w0, w25
  405310:	ldp	x20, x19, [sp, #336]
  405314:	ldp	x22, x21, [sp, #320]
  405318:	ldp	x24, x23, [sp, #304]
  40531c:	ldp	x26, x25, [sp, #288]
  405320:	ldp	x28, x27, [sp, #272]
  405324:	ldp	x29, x30, [sp, #256]
  405328:	add	sp, sp, #0x160
  40532c:	ret
  405330:	mov	w25, w0
  405334:	b	4055b4 <ferror@plt+0x4014>
  405338:	cmp	x22, x27
  40533c:	b.ne	40534c <ferror@plt+0x3dac>  // b.any
  405340:	ldrb	w8, [x20, x22]
  405344:	mov	x27, x22
  405348:	cbz	w8, 4054d0 <ferror@plt+0x3f30>
  40534c:	mov	w0, #0x84                  	// #132
  405350:	bl	4028f4 <ferror@plt+0x1354>
  405354:	mov	w8, #0x21                  	// #33
  405358:	stp	x0, xzr, [sp, #104]
  40535c:	mov	w0, #0x8                   	// #8
  405360:	strb	wzr, [sp, #144]
  405364:	stp	xzr, x8, [sp, #128]
  405368:	str	xzr, [sp, #120]
  40536c:	bl	4028f4 <ferror@plt+0x1354>
  405370:	mov	w23, #0x2                   	// #2
  405374:	stp	x0, xzr, [sp, #56]
  405378:	mov	w0, #0x8                   	// #8
  40537c:	strb	wzr, [sp, #96]
  405380:	stp	xzr, x23, [sp, #80]
  405384:	str	xzr, [sp, #72]
  405388:	bl	4028f4 <ferror@plt+0x1354>
  40538c:	sturb	wzr, [x29, #-64]
  405390:	stp	xzr, xzr, [x26]
  405394:	ldur	x8, [x29, #-104]
  405398:	mov	w9, #0x1                   	// #1
  40539c:	stp	xzr, x23, [sp, #32]
  4053a0:	strb	wzr, [sp, #48]
  4053a4:	stp	x0, xzr, [sp, #8]
  4053a8:	str	xzr, [sp, #24]
  4053ac:	adrp	x10, 427000 <ferror@plt+0x25a60>
  4053b0:	stur	x9, [x29, #-80]
  4053b4:	str	w9, [x8]
  4053b8:	ldr	x9, [x10, #584]
  4053bc:	add	x11, x27, #0x1
  4053c0:	mov	x24, xzr
  4053c4:	cmp	x11, x22
  4053c8:	ldr	w10, [x9, #1128]
  4053cc:	ldr	w8, [x9, #1132]
  4053d0:	add	x9, x9, #0x468
  4053d4:	sub	x23, x29, #0x68
  4053d8:	b.cs	4054ec <ferror@plt+0x3f4c>  // b.hs, b.nlast
  4053dc:	cmp	w10, w8
  4053e0:	b.ne	4054ec <ferror@plt+0x3f4c>  // b.any
  4053e4:	ldrb	w0, [x20, x11]
  4053e8:	cbz	w0, 4054e0 <ferror@plt+0x3f40>
  4053ec:	add	x24, x20, x27
  4053f0:	add	x20, sp, #0x68
  4053f4:	sub	x11, x29, #0x68
  4053f8:	mov	w8, #0x2                   	// #2
  4053fc:	mov	x1, x21
  405400:	mov	x23, x20
  405404:	mov	x20, x11
  405408:	mov	x28, x8
  40540c:	bl	4055dc <ferror@plt+0x403c>
  405410:	mov	x26, x0
  405414:	add	x0, sp, #0x38
  405418:	add	x2, sp, #0x8
  40541c:	mov	x1, x21
  405420:	bl	408ab8 <ferror@plt+0x7518>
  405424:	cbnz	w0, 4054d8 <ferror@plt+0x3f38>
  405428:	sub	x0, x29, #0x38
  40542c:	mov	x1, x26
  405430:	bl	404d84 <ferror@plt+0x37e4>
  405434:	add	x0, sp, #0x8
  405438:	sub	x1, x29, #0x38
  40543c:	bl	405b8c <ferror@plt+0x45ec>
  405440:	adrp	x4, 405000 <ferror@plt+0x3a60>
  405444:	mov	x5, x0
  405448:	add	x0, sp, #0x8
  40544c:	sub	x1, x29, #0x38
  405450:	add	x2, sp, #0x38
  405454:	mov	x3, xzr
  405458:	add	x4, x4, #0xe3c
  40545c:	bl	405d14 <ferror@plt+0x4774>
  405460:	cbnz	w0, 4054d8 <ferror@plt+0x3f38>
  405464:	mov	x0, x20
  405468:	mov	x1, x21
  40546c:	mov	x2, x23
  405470:	bl	408ab8 <ferror@plt+0x7518>
  405474:	cbnz	w0, 4054d8 <ferror@plt+0x3f38>
  405478:	ldr	x9, [x23, #24]
  40547c:	ldr	x8, [x23, #8]
  405480:	cmp	x9, x8
  405484:	b.cs	40548c <ferror@plt+0x3eec>  // b.hs, b.nlast
  405488:	str	x8, [x23, #24]
  40548c:	adrp	x8, 427000 <ferror@plt+0x25a60>
  405490:	ldr	x9, [x8, #584]
  405494:	add	x11, x27, x28
  405498:	cmp	x11, x22
  40549c:	ldr	w10, [x9, #1128]
  4054a0:	ldr	w8, [x9, #1132]
  4054a4:	b.cs	4054c4 <ferror@plt+0x3f24>  // b.hs, b.nlast
  4054a8:	cmp	w10, w8
  4054ac:	b.ne	4054c4 <ferror@plt+0x3f24>  // b.any
  4054b0:	ldrb	w0, [x24, x28]
  4054b4:	add	x8, x28, #0x1
  4054b8:	mov	x11, x23
  4054bc:	cbnz	w0, 4053fc <ferror@plt+0x3e5c>
  4054c0:	mov	w8, w10
  4054c4:	add	x9, x9, #0x468
  4054c8:	sub	x24, x28, #0x1
  4054cc:	b	4054ec <ferror@plt+0x3f4c>
  4054d0:	mov	w25, wzr
  4054d4:	b	4055b4 <ferror@plt+0x4014>
  4054d8:	mov	w25, w0
  4054dc:	b	40559c <ferror@plt+0x3ffc>
  4054e0:	mov	x24, xzr
  4054e4:	sub	x23, x29, #0x68
  4054e8:	mov	w8, w10
  4054ec:	ldr	w9, [x9]
  4054f0:	cmp	w9, w8
  4054f4:	b.ne	405598 <ferror@plt+0x3ff8>  // b.any
  4054f8:	lsl	x20, x24, #1
  4054fc:	add	x0, sp, #0x38
  405500:	mov	x1, x23
  405504:	mov	x2, x20
  405508:	bl	405bdc <ferror@plt+0x463c>
  40550c:	adrp	x4, 406000 <ferror@plt+0x4a60>
  405510:	mov	x5, x0
  405514:	add	x4, x4, #0xf24
  405518:	add	x0, sp, #0x38
  40551c:	add	x2, sp, #0x8
  405520:	mov	x1, x23
  405524:	mov	x3, x20
  405528:	bl	405d14 <ferror@plt+0x4774>
  40552c:	mov	w25, w0
  405530:	cbnz	w0, 40559c <ferror@plt+0x3ffc>
  405534:	add	x0, sp, #0x8
  405538:	mov	x1, x24
  40553c:	bl	404310 <ferror@plt+0x2d70>
  405540:	add	x1, sp, #0x8
  405544:	mov	x0, x19
  405548:	bl	405b8c <ferror@plt+0x45ec>
  40554c:	adrp	x4, 405000 <ferror@plt+0x3a60>
  405550:	mov	x5, x0
  405554:	add	x4, x4, #0xe3c
  405558:	add	x1, sp, #0x8
  40555c:	mov	x0, x19
  405560:	mov	x2, x19
  405564:	mov	x3, xzr
  405568:	bl	405d14 <ferror@plt+0x4774>
  40556c:	mov	w25, w0
  405570:	cbnz	w0, 40559c <ferror@plt+0x3ffc>
  405574:	ldr	x8, [x19, #24]
  405578:	cbz	x8, 4055c8 <ferror@plt+0x4028>
  40557c:	ldr	x8, [x19, #16]
  405580:	subs	x1, x24, x8
  405584:	b.ls	405590 <ferror@plt+0x3ff0>  // b.plast
  405588:	mov	x0, x19
  40558c:	bl	40810c <ferror@plt+0x6b6c>
  405590:	mov	w25, wzr
  405594:	b	40559c <ferror@plt+0x3ffc>
  405598:	mov	w25, #0x8                   	// #8
  40559c:	ldr	x0, [sp, #8]
  4055a0:	bl	401480 <free@plt>
  4055a4:	ldr	x0, [sp, #56]
  4055a8:	bl	401480 <free@plt>
  4055ac:	ldr	x0, [sp, #104]
  4055b0:	bl	401480 <free@plt>
  4055b4:	ldur	x0, [x29, #-104]
  4055b8:	bl	401480 <free@plt>
  4055bc:	ldur	x0, [x29, #-56]
  4055c0:	bl	401480 <free@plt>
  4055c4:	b	40530c <ferror@plt+0x3d6c>
  4055c8:	mov	w25, wzr
  4055cc:	strb	wzr, [x19, #40]
  4055d0:	stp	xzr, xzr, [x19, #16]
  4055d4:	str	xzr, [x19, #8]
  4055d8:	b	40559c <ferror@plt+0x3ffc>
  4055dc:	stp	x29, x30, [sp, #-32]!
  4055e0:	stp	x20, x19, [sp, #16]
  4055e4:	mov	x29, sp
  4055e8:	mov	x19, x1
  4055ec:	mov	w20, w0
  4055f0:	bl	401470 <__ctype_b_loc@plt>
  4055f4:	ldr	x8, [x0]
  4055f8:	and	x9, x20, #0xff
  4055fc:	ldrh	w8, [x8, x9, lsl #1]
  405600:	tbnz	w8, #8, 40560c <ferror@plt+0x406c>
  405604:	sub	w8, w20, #0x30
  405608:	b	40561c <ferror@plt+0x407c>
  40560c:	sub	w8, w20, #0x37
  405610:	sub	w9, w19, #0x1
  405614:	cmp	x19, w8, uxtb
  405618:	csel	w8, w8, w9, hi  // hi = pmore
  40561c:	ldp	x20, x19, [sp, #16]
  405620:	and	x0, x8, #0xff
  405624:	ldp	x29, x30, [sp], #32
  405628:	ret
  40562c:	sub	sp, sp, #0x140
  405630:	stp	x29, x30, [sp, #240]
  405634:	str	x28, [sp, #256]
  405638:	stp	x24, x23, [sp, #272]
  40563c:	stp	x22, x21, [sp, #288]
  405640:	stp	x20, x19, [sp, #304]
  405644:	add	x29, sp, #0xf0
  405648:	mov	w19, w2
  40564c:	mov	x20, x1
  405650:	mov	x21, x0
  405654:	bl	4058f4 <ferror@plt+0x4354>
  405658:	ldr	x23, [x21, #24]
  40565c:	cbz	x23, 405674 <ferror@plt+0x40d4>
  405660:	cmp	x20, #0xa
  405664:	b.ne	4056c4 <ferror@plt+0x4124>  // b.any
  405668:	mov	x0, x21
  40566c:	bl	40597c <ferror@plt+0x43dc>
  405670:	b	405690 <ferror@plt+0x40f0>
  405674:	adrp	x8, 413000 <ferror@plt+0x11a60>
  405678:	ldrb	w20, [x8, #2523]
  40567c:	cmp	w20, #0xa
  405680:	b.eq	405688 <ferror@plt+0x40e8>  // b.none
  405684:	bl	4058f4 <ferror@plt+0x4354>
  405688:	mov	w0, w20
  40568c:	bl	4025f8 <ferror@plt+0x1058>
  405690:	mov	w20, wzr
  405694:	cbnz	w20, 4056a4 <ferror@plt+0x4104>
  405698:	tbz	w19, #0, 4056a4 <ferror@plt+0x4104>
  40569c:	mov	w0, #0xa                   	// #10
  4056a0:	bl	4025f8 <ferror@plt+0x1058>
  4056a4:	mov	w0, w20
  4056a8:	ldp	x20, x19, [sp, #304]
  4056ac:	ldp	x22, x21, [sp, #288]
  4056b0:	ldp	x24, x23, [sp, #272]
  4056b4:	ldr	x28, [sp, #256]
  4056b8:	ldp	x29, x30, [sp, #240]
  4056bc:	add	sp, sp, #0x140
  4056c0:	ret
  4056c4:	subs	x24, x20, #0x1
  4056c8:	b.hi	405794 <ferror@plt+0x41f4>  // b.pmore
  4056cc:	ldr	x24, [x21, #8]
  4056d0:	sub	x0, x29, #0x30
  4056d4:	mov	x1, x21
  4056d8:	sub	x22, x29, #0x60
  4056dc:	bl	404ce8 <ferror@plt+0x3748>
  4056e0:	cmp	x23, x24
  4056e4:	b.hi	4057c4 <ferror@plt+0x4224>  // b.pmore
  4056e8:	ldr	x9, [x21, #24]
  4056ec:	ldr	x8, [x21]
  4056f0:	mov	x12, x9
  4056f4:	sub	x10, x8, #0x4
  4056f8:	ldr	w11, [x10, x12, lsl #2]
  4056fc:	sub	x8, x12, #0x1
  405700:	cmp	x8, x9
  405704:	b.cs	405710 <ferror@plt+0x4170>  // b.hs, b.nlast
  405708:	mov	x12, x8
  40570c:	cbz	w11, 4056f8 <ferror@plt+0x4158>
  405710:	sxtw	x10, w11
  405714:	adrp	x11, 413000 <ferror@plt+0x11a60>
  405718:	add	x11, x11, #0xa30
  40571c:	mov	w9, #0x1                   	// #1
  405720:	ldr	x12, [x11]
  405724:	cmp	x12, x10
  405728:	b.ls	40573c <ferror@plt+0x419c>  // b.plast
  40572c:	add	x9, x9, #0x1
  405730:	cmp	x9, #0xa
  405734:	sub	x11, x11, #0x8
  405738:	b.ne	405720 <ferror@plt+0x4180>  // b.any
  40573c:	ldr	x10, [x21, #8]
  405740:	sub	x0, x29, #0x30
  405744:	sub	x8, x10, x8
  405748:	add	x8, x8, x8, lsl #3
  40574c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  405750:	add	x8, x8, x9
  405754:	movk	x10, #0xaaab
  405758:	sub	x8, x8, #0x9
  40575c:	umulh	x9, x8, x10
  405760:	lsr	x10, x9, #1
  405764:	lsl	x10, x10, #1
  405768:	add	x9, x10, x9, lsr #1
  40576c:	sub	x9, x8, x9
  405770:	cmp	x9, #0x0
  405774:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405778:	eor	x9, x9, #0x3
  40577c:	csel	x9, x9, xzr, ne  // ne = any
  405780:	add	x20, x9, x8
  405784:	mov	x1, x20
  405788:	bl	4081fc <ferror@plt+0x6c5c>
  40578c:	cbnz	w0, 4058c8 <ferror@plt+0x4328>
  405790:	b	40580c <ferror@plt+0x426c>
  405794:	ldrb	w22, [x21, #40]
  405798:	cbz	w22, 4057a8 <ferror@plt+0x4208>
  40579c:	bl	4058f4 <ferror@plt+0x4354>
  4057a0:	mov	w0, #0x2d                  	// #45
  4057a4:	bl	4025f8 <ferror@plt+0x1058>
  4057a8:	cmp	x20, #0x11
  4057ac:	strb	wzr, [x21, #40]
  4057b0:	b.cs	405868 <ferror@plt+0x42c8>  // b.hs, b.nlast
  4057b4:	adrp	x3, 405000 <ferror@plt+0x3a60>
  4057b8:	add	x3, x3, #0x934
  4057bc:	mov	w2, #0x1                   	// #1
  4057c0:	b	405890 <ferror@plt+0x42f0>
  4057c4:	mov	x0, x21
  4057c8:	bl	404ef4 <ferror@plt+0x3954>
  4057cc:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4057d0:	sub	x8, x0, #0x1
  4057d4:	movk	x9, #0xaaab
  4057d8:	umulh	x9, x8, x9
  4057dc:	lsr	x10, x9, #1
  4057e0:	lsl	x10, x10, #1
  4057e4:	add	x9, x10, x9, lsr #1
  4057e8:	sub	x9, x8, x9
  4057ec:	cmp	x9, #0x0
  4057f0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4057f4:	csel	x9, x9, xzr, ne  // ne = any
  4057f8:	sub	x20, x8, x9
  4057fc:	sub	x0, x29, #0x30
  405800:	mov	x1, x20
  405804:	bl	408bec <ferror@plt+0x764c>
  405808:	cbnz	w0, 4058c8 <ferror@plt+0x4328>
  40580c:	sub	x0, x29, #0x30
  405810:	bl	40597c <ferror@plt+0x43dc>
  405814:	bl	4058f4 <ferror@plt+0x4354>
  405818:	mov	w0, #0x65                  	// #101
  40581c:	bl	4025f8 <ferror@plt+0x1058>
  405820:	cbz	x20, 4058ac <ferror@plt+0x430c>
  405824:	cmp	x23, x24
  405828:	b.hi	405838 <ferror@plt+0x4298>  // b.pmore
  40582c:	bl	4058f4 <ferror@plt+0x4354>
  405830:	mov	w0, #0x2d                  	// #45
  405834:	bl	4025f8 <ferror@plt+0x1058>
  405838:	add	x8, sp, #0xc
  40583c:	mov	w9, #0x21                  	// #33
  405840:	sub	x0, x29, #0x60
  405844:	mov	x1, x20
  405848:	stp	x8, xzr, [x22]
  40584c:	stp	xzr, x9, [x22, #24]
  405850:	sturb	wzr, [x29, #-56]
  405854:	str	xzr, [x22, #16]
  405858:	bl	404d84 <ferror@plt+0x37e4>
  40585c:	sub	x0, x29, #0x60
  405860:	bl	40597c <ferror@plt+0x43dc>
  405864:	b	4058c8 <ferror@plt+0x4328>
  405868:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  40586c:	adrp	x3, 408000 <ferror@plt+0x6a60>
  405870:	mov	x2, xzr
  405874:	movk	x8, #0xcccd
  405878:	add	x3, x3, #0xe84
  40587c:	umulh	x9, x24, x8
  405880:	cmp	x24, #0x9
  405884:	lsr	x24, x9, #3
  405888:	add	x2, x2, #0x1
  40588c:	b.hi	40587c <ferror@plt+0x42dc>  // b.pmore
  405890:	mov	x0, x21
  405894:	mov	x1, x20
  405898:	bl	404454 <ferror@plt+0x2eb4>
  40589c:	mov	w20, w0
  4058a0:	strb	w22, [x21, #40]
  4058a4:	cbz	w20, 405698 <ferror@plt+0x40f8>
  4058a8:	b	4056a4 <ferror@plt+0x4104>
  4058ac:	adrp	x8, 413000 <ferror@plt+0x11a60>
  4058b0:	ldrb	w20, [x8, #2523]
  4058b4:	cmp	w20, #0xa
  4058b8:	b.eq	4058c0 <ferror@plt+0x4320>  // b.none
  4058bc:	bl	4058f4 <ferror@plt+0x4354>
  4058c0:	mov	w0, w20
  4058c4:	bl	4025f8 <ferror@plt+0x1058>
  4058c8:	ldr	x0, [x22, #48]
  4058cc:	bl	401480 <free@plt>
  4058d0:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4058d4:	ldr	x8, [x8, #584]
  4058d8:	ldr	w9, [x8, #1128]
  4058dc:	ldr	w8, [x8, #1132]
  4058e0:	cmp	w9, w8
  4058e4:	cset	w8, ne  // ne = any
  4058e8:	lsl	w20, w8, #3
  4058ec:	cbz	w20, 405698 <ferror@plt+0x40f8>
  4058f0:	b	4056a4 <ferror@plt+0x4104>
  4058f4:	stp	x29, x30, [sp, #-16]!
  4058f8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4058fc:	ldr	x8, [x8, #584]
  405900:	mov	x29, sp
  405904:	ldrh	w9, [x8, #1142]
  405908:	ldr	x8, [x8, #1104]
  40590c:	sub	x9, x9, #0x1
  405910:	cmp	x8, x9
  405914:	b.cs	405920 <ferror@plt+0x4380>  // b.hs, b.nlast
  405918:	ldp	x29, x30, [sp], #16
  40591c:	ret
  405920:	mov	w0, #0x5c                  	// #92
  405924:	bl	4025f8 <ferror@plt+0x1058>
  405928:	mov	w0, #0xa                   	// #10
  40592c:	ldp	x29, x30, [sp], #16
  405930:	b	4025f8 <ferror@plt+0x1058>
  405934:	stp	x29, x30, [sp, #-32]!
  405938:	str	x19, [sp, #16]
  40593c:	mov	x19, x0
  405940:	mov	x29, sp
  405944:	tbz	w2, #0, 405954 <ferror@plt+0x43b4>
  405948:	bl	4058f4 <ferror@plt+0x4354>
  40594c:	mov	w0, #0x2e                  	// #46
  405950:	bl	4025f8 <ferror@plt+0x1058>
  405954:	adrp	x8, 413000 <ferror@plt+0x11a60>
  405958:	add	x8, x8, #0x9db
  40595c:	ldrb	w19, [x8, x19]
  405960:	cmp	w19, #0xa
  405964:	b.eq	40596c <ferror@plt+0x43cc>  // b.none
  405968:	bl	4058f4 <ferror@plt+0x4354>
  40596c:	mov	w0, w19
  405970:	ldr	x19, [sp, #16]
  405974:	ldp	x29, x30, [sp], #32
  405978:	b	4025f8 <ferror@plt+0x1058>
  40597c:	sub	sp, sp, #0xd0
  405980:	stp	x20, x19, [sp, #192]
  405984:	ldrb	w8, [x0, #40]
  405988:	ldr	x20, [x0, #8]
  40598c:	mov	x19, x0
  405990:	stp	x29, x30, [sp, #112]
  405994:	stp	x28, x27, [sp, #128]
  405998:	stp	x26, x25, [sp, #144]
  40599c:	stp	x24, x23, [sp, #160]
  4059a0:	stp	x22, x21, [sp, #176]
  4059a4:	add	x29, sp, #0x70
  4059a8:	cbz	w8, 4059b8 <ferror@plt+0x4418>
  4059ac:	bl	4058f4 <ferror@plt+0x4354>
  4059b0:	mov	w0, #0x2d                  	// #45
  4059b4:	bl	4025f8 <ferror@plt+0x1058>
  4059b8:	ldr	x8, [x19, #24]
  4059bc:	str	x8, [sp, #24]
  4059c0:	cbz	x8, 405b04 <ferror@plt+0x4564>
  4059c4:	ldr	x10, [x19, #16]
  4059c8:	mov	x11, #0xe38f                	// #58255
  4059cc:	movk	x11, #0x8e38, lsl #16
  4059d0:	movk	x11, #0x38e3, lsl #32
  4059d4:	movk	x11, #0xe38e, lsl #48
  4059d8:	umulh	x11, x10, x11
  4059dc:	lsr	x13, x11, #3
  4059e0:	ldr	x21, [sp, #24]
  4059e4:	ldr	x8, [x19]
  4059e8:	lsl	x13, x13, #3
  4059ec:	add	x11, x13, x11, lsr #3
  4059f0:	mov	w12, #0x9                   	// #9
  4059f4:	sub	x25, x10, x11
  4059f8:	add	x19, sp, #0x20
  4059fc:	mov	w23, #0x6667                	// #26215
  405a00:	sub	x10, x12, x25
  405a04:	sub	x9, x21, #0x1
  405a08:	str	x8, [sp, #16]
  405a0c:	mov	w8, #0x1                   	// #1
  405a10:	movk	w23, #0x6666, lsl #16
  405a14:	add	x24, x19, #0x40
  405a18:	str	x10, [sp, #8]
  405a1c:	mov	w27, #0xa                   	// #10
  405a20:	mov	x28, x21
  405a24:	mov	x21, x9
  405a28:	ldr	x9, [sp, #16]
  405a2c:	cmp	x28, x20
  405a30:	cset	w10, ne  // ne = any
  405a34:	and	w8, w8, w10
  405a38:	ldr	x10, [sp, #8]
  405a3c:	ldr	w9, [x9, x21, lsl #2]
  405a40:	cmp	x25, #0x0
  405a44:	ccmp	x21, #0x0, #0x0, ne  // ne = any
  405a48:	movi	v0.2d, #0x0
  405a4c:	csel	x22, x10, xzr, eq  // eq = none
  405a50:	str	xzr, [sp, #96]
  405a54:	stp	q0, q0, [sp, #64]
  405a58:	stp	q0, q0, [sp, #32]
  405a5c:	cbz	w9, 405a9c <ferror@plt+0x44fc>
  405a60:	mov	x10, xzr
  405a64:	smull	x11, w9, w23
  405a68:	lsr	x13, x11, #63
  405a6c:	asr	x11, x11, #34
  405a70:	add	w11, w11, w13
  405a74:	add	w12, w9, #0x9
  405a78:	msub	w9, w11, w27, w9
  405a7c:	sxtw	x9, w9
  405a80:	cmp	w12, #0x13
  405a84:	str	x9, [x19, x10, lsl #3]
  405a88:	b.cc	405a9c <ferror@plt+0x44fc>  // b.lo, b.ul, b.last
  405a8c:	cmp	x10, #0x8
  405a90:	add	x10, x10, #0x1
  405a94:	mov	w9, w11
  405a98:	b.cc	405a64 <ferror@plt+0x44c4>  // b.lo, b.ul, b.last
  405a9c:	cmp	x22, #0x8
  405aa0:	b.hi	405af4 <ferror@plt+0x4554>  // b.pmore
  405aa4:	mov	x26, xzr
  405aa8:	ldr	x0, [x24, x26, lsl #3]
  405aac:	tbz	w8, #0, 405abc <ferror@plt+0x451c>
  405ab0:	cbnz	x0, 405abc <ferror@plt+0x451c>
  405ab4:	mov	w8, #0x1                   	// #1
  405ab8:	b	405adc <ferror@plt+0x453c>
  405abc:	cmp	x28, x20
  405ac0:	cset	w8, eq  // eq = none
  405ac4:	cmp	x26, #0x0
  405ac8:	cset	w9, eq  // eq = none
  405acc:	and	w2, w8, w9
  405ad0:	mov	w1, #0x1                   	// #1
  405ad4:	bl	405934 <ferror@plt+0x4394>
  405ad8:	mov	w8, wzr
  405adc:	add	x9, x26, #0x7
  405ae0:	cmp	x9, #0x8
  405ae4:	b.hi	405af4 <ferror@plt+0x4554>  // b.pmore
  405ae8:	cmp	x9, x22
  405aec:	sub	x26, x26, #0x1
  405af0:	b.cs	405aa8 <ferror@plt+0x4508>  // b.hs, b.nlast
  405af4:	ldr	x10, [sp, #24]
  405af8:	sub	x9, x21, #0x1
  405afc:	cmp	x9, x10
  405b00:	b.cc	405a20 <ferror@plt+0x4480>  // b.lo, b.ul, b.last
  405b04:	ldp	x20, x19, [sp, #192]
  405b08:	ldp	x22, x21, [sp, #176]
  405b0c:	ldp	x24, x23, [sp, #160]
  405b10:	ldp	x26, x25, [sp, #144]
  405b14:	ldp	x28, x27, [sp, #128]
  405b18:	ldp	x29, x30, [sp, #112]
  405b1c:	add	sp, sp, #0xd0
  405b20:	ret
  405b24:	ldrb	w8, [x0, #40]
  405b28:	cbz	w8, 405b34 <ferror@plt+0x4594>
  405b2c:	mov	w0, wzr
  405b30:	b	405b78 <ferror@plt+0x45d8>
  405b34:	ldr	x10, [x0, #24]
  405b38:	ldr	x9, [x0, #8]
  405b3c:	mov	w11, #0xca00                	// #51712
  405b40:	mov	x8, xzr
  405b44:	movk	w11, #0x3b9a, lsl #16
  405b48:	cmp	x10, x9
  405b4c:	b.ls	405b80 <ferror@plt+0x45e0>  // b.plast
  405b50:	umulh	x12, x8, x11
  405b54:	cbnz	x12, 405b74 <ferror@plt+0x45d4>
  405b58:	ldr	x12, [x0]
  405b5c:	mul	x8, x8, x11
  405b60:	add	x12, x12, x10, lsl #2
  405b64:	ldursw	x12, [x12, #-4]
  405b68:	sub	x10, x10, #0x1
  405b6c:	adds	x8, x8, x12
  405b70:	b.cc	405b48 <ferror@plt+0x45a8>  // b.lo, b.ul, b.last
  405b74:	mov	w0, #0x2                   	// #2
  405b78:	mov	x1, xzr
  405b7c:	b	40265c <ferror@plt+0x10bc>
  405b80:	mov	w0, wzr
  405b84:	str	x8, [x1]
  405b88:	ret
  405b8c:	stp	x29, x30, [sp, #-16]!
  405b90:	ldr	x8, [x0, #8]
  405b94:	ldr	x9, [x0, #24]
  405b98:	ldr	x10, [x1, #8]
  405b9c:	ldr	x11, [x1, #24]
  405ba0:	mov	x29, sp
  405ba4:	sub	x12, x9, x8
  405ba8:	cmp	x9, #0x0
  405bac:	sub	x9, x11, x10
  405bb0:	csel	x12, xzr, x12, eq  // eq = none
  405bb4:	cmp	x11, #0x0
  405bb8:	csel	x9, xzr, x9, eq  // eq = none
  405bbc:	cmp	x8, x10
  405bc0:	csel	x0, x8, x10, hi  // hi = pmore
  405bc4:	cmp	x12, x9
  405bc8:	csel	x1, x12, x9, hi  // hi = pmore
  405bcc:	bl	4028c4 <ferror@plt+0x1324>
  405bd0:	mov	w1, #0x1                   	// #1
  405bd4:	ldp	x29, x30, [sp], #16
  405bd8:	b	4028c4 <ferror@plt+0x1324>
  405bdc:	stp	x29, x30, [sp, #-48]!
  405be0:	stp	x22, x21, [sp, #16]
  405be4:	stp	x20, x19, [sp, #32]
  405be8:	mov	x19, x1
  405bec:	mov	x21, x0
  405bf0:	ldr	x0, [x0, #8]
  405bf4:	ldr	x1, [x1, #8]
  405bf8:	mov	x29, sp
  405bfc:	mov	x20, x2
  405c00:	bl	4028c4 <ferror@plt+0x1324>
  405c04:	mov	x22, x0
  405c08:	mov	w1, #0x8                   	// #8
  405c0c:	mov	x0, x20
  405c10:	bl	4028c4 <ferror@plt+0x1324>
  405c14:	mov	x8, #0xe38f                	// #58255
  405c18:	movk	x8, #0x8e38, lsl #16
  405c1c:	movk	x8, #0x38e3, lsl #32
  405c20:	movk	x8, #0xe38e, lsl #48
  405c24:	umulh	x8, x0, x8
  405c28:	lsr	x8, x8, #3
  405c2c:	cmp	x8, x22
  405c30:	csel	x0, x8, x22, hi  // hi = pmore
  405c34:	mov	w1, #0x1                   	// #1
  405c38:	bl	4028c4 <ferror@plt+0x1324>
  405c3c:	ldr	x8, [x21, #24]
  405c40:	mov	x20, x0
  405c44:	cbz	x8, 405c54 <ferror@plt+0x46b4>
  405c48:	ldr	x9, [x21, #8]
  405c4c:	sub	x0, x8, x9
  405c50:	b	405c58 <ferror@plt+0x46b8>
  405c54:	mov	x0, xzr
  405c58:	ldr	x8, [x19, #24]
  405c5c:	cbz	x8, 405c6c <ferror@plt+0x46cc>
  405c60:	ldr	x9, [x19, #8]
  405c64:	sub	x1, x8, x9
  405c68:	b	405c70 <ferror@plt+0x46d0>
  405c6c:	mov	x1, xzr
  405c70:	bl	4028c4 <ferror@plt+0x1324>
  405c74:	mov	x1, x20
  405c78:	ldp	x20, x19, [sp, #32]
  405c7c:	ldp	x22, x21, [sp, #16]
  405c80:	ldp	x29, x30, [sp], #48
  405c84:	b	4028c4 <ferror@plt+0x1324>
  405c88:	stp	x29, x30, [sp, #-16]!
  405c8c:	ldr	x0, [x0, #24]
  405c90:	ldr	x1, [x1, #24]
  405c94:	mov	x29, sp
  405c98:	bl	4028c4 <ferror@plt+0x1324>
  405c9c:	mov	w1, #0x1                   	// #1
  405ca0:	ldp	x29, x30, [sp], #16
  405ca4:	b	4028c4 <ferror@plt+0x1324>
  405ca8:	ldr	x8, [x0, #24]
  405cac:	ldr	x9, [x1, #24]
  405cb0:	ldr	x10, [x0, #8]
  405cb4:	ldr	x11, [x1, #8]
  405cb8:	add	x8, x9, x8
  405cbc:	sub	x8, x8, x10
  405cc0:	sub	x0, x8, x11
  405cc4:	ret
  405cc8:	stp	x29, x30, [sp, #-48]!
  405ccc:	str	x21, [sp, #16]
  405cd0:	stp	x20, x19, [sp, #32]
  405cd4:	mov	x29, sp
  405cd8:	mov	x19, x2
  405cdc:	mov	x20, x1
  405ce0:	mov	x21, x0
  405ce4:	bl	405b8c <ferror@plt+0x45ec>
  405ce8:	mov	x5, x0
  405cec:	mov	x0, x21
  405cf0:	mov	x1, x20
  405cf4:	mov	x2, x19
  405cf8:	ldp	x20, x19, [sp, #32]
  405cfc:	ldr	x21, [sp, #16]
  405d00:	adrp	x4, 405000 <ferror@plt+0x3a60>
  405d04:	add	x4, x4, #0xe3c
  405d08:	mov	x3, xzr
  405d0c:	ldp	x29, x30, [sp], #48
  405d10:	b	405d14 <ferror@plt+0x4774>
  405d14:	sub	sp, sp, #0x70
  405d18:	stp	x22, x21, [sp, #80]
  405d1c:	stp	x20, x19, [sp, #96]
  405d20:	mov	x19, x4
  405d24:	mov	x20, x3
  405d28:	mov	x21, x2
  405d2c:	cmp	x2, x0
  405d30:	stp	x29, x30, [sp, #48]
  405d34:	stp	x24, x23, [sp, #64]
  405d38:	add	x29, sp, #0x30
  405d3c:	b.eq	405d74 <ferror@plt+0x47d4>  // b.none
  405d40:	cmp	x21, x1
  405d44:	mov	x8, sp
  405d48:	mov	x22, x0
  405d4c:	csel	x23, x1, x8, ne  // ne = any
  405d50:	b.ne	405ddc <ferror@plt+0x483c>  // b.any
  405d54:	cmp	x21, x22
  405d58:	b.eq	405ddc <ferror@plt+0x483c>  // b.none
  405d5c:	ldp	q1, q0, [x21, #16]
  405d60:	ldr	q2, [x21]
  405d64:	mov	x23, sp
  405d68:	stp	q1, q0, [sp, #16]
  405d6c:	str	q2, [sp]
  405d70:	b	405d90 <ferror@plt+0x47f0>
  405d74:	ldp	q2, q0, [x21, #16]
  405d78:	ldr	q1, [x21]
  405d7c:	cmp	x21, x1
  405d80:	mov	x22, sp
  405d84:	stp	q2, q0, [sp, #16]
  405d88:	str	q1, [sp]
  405d8c:	csel	x23, x22, x1, eq  // eq = none
  405d90:	cmp	x5, #0x2
  405d94:	mov	w8, #0x2                   	// #2
  405d98:	csel	x24, x5, x8, hi  // hi = pmore
  405d9c:	lsl	x0, x24, #2
  405da0:	bl	4028f4 <ferror@plt+0x1354>
  405da4:	stp	x0, xzr, [x21]
  405da8:	mov	x0, x22
  405dac:	mov	x1, x23
  405db0:	mov	x2, x21
  405db4:	mov	x3, x20
  405db8:	stp	xzr, x24, [x21, #24]
  405dbc:	strb	wzr, [x21, #40]
  405dc0:	str	xzr, [x21, #16]
  405dc4:	blr	x19
  405dc8:	ldr	x8, [sp]
  405dcc:	mov	w19, w0
  405dd0:	mov	x0, x8
  405dd4:	bl	401480 <free@plt>
  405dd8:	b	405e20 <ferror@plt+0x4880>
  405ddc:	ldr	x8, [x21, #32]
  405de0:	cmp	x5, #0x2
  405de4:	mov	w9, #0x2                   	// #2
  405de8:	csel	x24, x5, x9, hi  // hi = pmore
  405dec:	cmp	x24, x8
  405df0:	b.ls	405e08 <ferror@plt+0x4868>  // b.plast
  405df4:	ldr	x0, [x21]
  405df8:	lsl	x1, x24, #2
  405dfc:	bl	402914 <ferror@plt+0x1374>
  405e00:	str	x0, [x21]
  405e04:	str	x24, [x21, #32]
  405e08:	mov	x0, x22
  405e0c:	mov	x1, x23
  405e10:	mov	x2, x21
  405e14:	mov	x3, x20
  405e18:	blr	x19
  405e1c:	mov	w19, w0
  405e20:	mov	w0, w19
  405e24:	ldp	x20, x19, [sp, #96]
  405e28:	ldp	x22, x21, [sp, #80]
  405e2c:	ldp	x24, x23, [sp, #64]
  405e30:	ldp	x29, x30, [sp, #48]
  405e34:	add	sp, sp, #0x70
  405e38:	ret
  405e3c:	sub	sp, sp, #0x90
  405e40:	stp	x29, x30, [sp, #48]
  405e44:	stp	x28, x27, [sp, #64]
  405e48:	stp	x26, x25, [sp, #80]
  405e4c:	stp	x24, x23, [sp, #96]
  405e50:	stp	x22, x21, [sp, #112]
  405e54:	stp	x20, x19, [sp, #128]
  405e58:	mov	x27, x2
  405e5c:	ldr	x2, [x1, #24]
  405e60:	mov	x21, x0
  405e64:	add	x29, sp, #0x30
  405e68:	cbz	x2, 405f14 <ferror@plt+0x4974>
  405e6c:	ldr	x8, [x21, #24]
  405e70:	mov	x22, x3
  405e74:	mov	x20, x1
  405e78:	cbz	x8, 405f28 <ferror@plt+0x4988>
  405e7c:	ldrb	w11, [x20, #40]
  405e80:	ldr	x9, [x21, #8]
  405e84:	ldr	x10, [x20, #8]
  405e88:	ldrb	w15, [x21, #40]
  405e8c:	cmp	x11, x22
  405e90:	sub	x11, x8, x9
  405e94:	sub	x12, x2, x10
  405e98:	cset	w1, ne  // ne = any
  405e9c:	cmp	x11, x12
  405ea0:	csel	x13, x11, x12, hi  // hi = pmore
  405ea4:	cmp	x9, x10
  405ea8:	csel	x14, x9, x10, cc  // cc = lo, ul, last
  405eac:	csel	x16, x9, x10, hi  // hi = pmore
  405eb0:	cmp	w15, w1
  405eb4:	sub	x18, x16, x14
  405eb8:	add	x19, x16, x13
  405ebc:	b.eq	405f4c <ferror@plt+0x49ac>  // b.none
  405ec0:	cmp	x11, x12
  405ec4:	b.ne	405f54 <ferror@plt+0x49b4>  // b.any
  405ec8:	ldr	x0, [x21]
  405ecc:	mov	w25, w1
  405ed0:	mov	w24, w15
  405ed4:	mov	x22, x16
  405ed8:	cmp	x9, x10
  405edc:	b.ls	405f68 <ferror@plt+0x49c8>  // b.plast
  405ee0:	ldr	x1, [x20]
  405ee4:	add	x0, x0, x18, lsl #2
  405ee8:	mov	x23, x18
  405eec:	bl	4042a4 <ferror@plt+0x2d04>
  405ef0:	tbz	x0, #63, 405f84 <ferror@plt+0x49e4>
  405ef4:	mov	w17, #0x1                   	// #1
  405ef8:	mov	x8, x21
  405efc:	mov	x9, x20
  405f00:	mov	x16, x22
  405f04:	mov	x18, x23
  405f08:	mov	w15, w24
  405f0c:	mov	w1, w25
  405f10:	b	405fa0 <ferror@plt+0x4a00>
  405f14:	mov	x0, x27
  405f18:	mov	x1, x21
  405f1c:	bl	404c64 <ferror@plt+0x36c4>
  405f20:	mov	w0, wzr
  405f24:	b	4063fc <ferror@plt+0x4e5c>
  405f28:	mov	x0, x27
  405f2c:	mov	x1, x20
  405f30:	bl	404c64 <ferror@plt+0x36c4>
  405f34:	ldrb	w8, [x20, #40]
  405f38:	mov	w0, wzr
  405f3c:	cmp	x8, x22
  405f40:	cset	w8, ne  // ne = any
  405f44:	strb	w8, [x27, #40]
  405f48:	b	4063fc <ferror@plt+0x4e5c>
  405f4c:	add	x19, x19, #0x1
  405f50:	b	405f94 <ferror@plt+0x49f4>
  405f54:	b.cs	405f94 <ferror@plt+0x49f4>  // b.hs, b.nlast
  405f58:	mov	w17, #0x1                   	// #1
  405f5c:	mov	x8, x21
  405f60:	mov	x9, x20
  405f64:	b	405fa0 <ferror@plt+0x4a00>
  405f68:	ldr	x9, [x20]
  405f6c:	mov	x2, x8
  405f70:	mov	x23, x18
  405f74:	add	x1, x9, x18, lsl #2
  405f78:	bl	4042a4 <ferror@plt+0x2d04>
  405f7c:	cmp	x0, #0x1
  405f80:	b.lt	405ef4 <ferror@plt+0x4954>  // b.tstop
  405f84:	mov	x16, x22
  405f88:	mov	x18, x23
  405f8c:	mov	w15, w24
  405f90:	mov	w1, w25
  405f94:	mov	w17, wzr
  405f98:	mov	x8, x20
  405f9c:	mov	x9, x21
  405fa0:	ldr	x26, [x8, #24]
  405fa4:	ldr	x25, [x9, #24]
  405fa8:	ldr	x24, [x9]
  405fac:	ldr	x23, [x8]
  405fb0:	ldr	x22, [x27]
  405fb4:	stur	x27, [x29, #-8]
  405fb8:	mov	w27, #0xca00                	// #51712
  405fbc:	movk	w27, #0x3b9a, lsl #16
  405fc0:	adrp	x28, 427000 <ferror@plt+0x25a60>
  405fc4:	cbz	x18, 406044 <ferror@plt+0x4aa4>
  405fc8:	ldr	x8, [x21, #8]
  405fcc:	ldr	x9, [x20, #8]
  405fd0:	cmp	x8, x9
  405fd4:	cset	w8, hi  // hi = pmore
  405fd8:	eor	w8, w17, w8
  405fdc:	cmp	w8, #0x1
  405fe0:	b.ne	40604c <ferror@plt+0x4aac>  // b.any
  405fe4:	lsl	x2, x18, #2
  405fe8:	mov	x0, x22
  405fec:	str	w1, [sp, #12]
  405ff0:	mov	x1, x24
  405ff4:	str	x19, [sp, #16]
  405ff8:	mov	x19, x16
  405ffc:	stur	x20, [x29, #-16]
  406000:	str	x21, [sp, #24]
  406004:	mov	w21, w17
  406008:	mov	x20, x18
  40600c:	mov	w28, w15
  406010:	bl	401250 <memcpy@plt>
  406014:	ldr	w1, [sp, #12]
  406018:	mov	x18, x20
  40601c:	mov	w17, w21
  406020:	ldur	x20, [x29, #-16]
  406024:	mov	x16, x19
  406028:	ldp	x19, x21, [sp, #16]
  40602c:	mov	w15, w28
  406030:	adrp	x28, 427000 <ferror@plt+0x25a60>
  406034:	mov	w8, wzr
  406038:	add	x24, x24, x18, lsl #2
  40603c:	sub	x25, x25, x18
  406040:	b	40611c <ferror@plt+0x4b7c>
  406044:	mov	w8, wzr
  406048:	b	406120 <ferror@plt+0x4b80>
  40604c:	cmp	w15, w1
  406050:	b.eq	4060ac <ferror@plt+0x4b0c>  // b.none
  406054:	ldr	x9, [x28, #584]
  406058:	ldr	w8, [x9, #1128]
  40605c:	ldr	w10, [x9, #1132]
  406060:	cmp	w8, w10
  406064:	b.ne	406104 <ferror@plt+0x4b64>  // b.any
  406068:	mov	x11, xzr
  40606c:	mov	w8, wzr
  406070:	ldr	w10, [x23, x11, lsl #2]
  406074:	add	w10, w10, w8, uxtb
  406078:	cmp	w10, #0x0
  40607c:	csel	w12, w27, wzr, gt
  406080:	sub	w10, w12, w10
  406084:	str	w10, [x22, x11, lsl #2]
  406088:	ldr	w12, [x9, #1128]
  40608c:	ldr	w10, [x9, #1132]
  406090:	add	x11, x11, #0x1
  406094:	cset	w8, gt
  406098:	cmp	x11, x18
  40609c:	b.cs	406108 <ferror@plt+0x4b68>  // b.hs, b.nlast
  4060a0:	cmp	w12, w10
  4060a4:	b.eq	406070 <ferror@plt+0x4ad0>  // b.none
  4060a8:	b	406108 <ferror@plt+0x4b68>
  4060ac:	lsl	x2, x18, #2
  4060b0:	mov	x0, x22
  4060b4:	str	w1, [sp, #12]
  4060b8:	mov	x1, x23
  4060bc:	str	x19, [sp, #16]
  4060c0:	mov	x19, x16
  4060c4:	stur	x20, [x29, #-16]
  4060c8:	str	x21, [sp, #24]
  4060cc:	mov	w21, w17
  4060d0:	mov	x20, x18
  4060d4:	mov	w28, w15
  4060d8:	bl	401250 <memcpy@plt>
  4060dc:	ldr	w1, [sp, #12]
  4060e0:	mov	x18, x20
  4060e4:	mov	w17, w21
  4060e8:	ldur	x20, [x29, #-16]
  4060ec:	mov	x16, x19
  4060f0:	ldp	x19, x21, [sp, #16]
  4060f4:	mov	w15, w28
  4060f8:	adrp	x28, 427000 <ferror@plt+0x25a60>
  4060fc:	mov	w8, wzr
  406100:	b	406114 <ferror@plt+0x4b74>
  406104:	mov	w8, wzr
  406108:	ldr	w9, [x9, #1128]
  40610c:	cmp	w9, w10
  406110:	b.ne	40641c <ferror@plt+0x4e7c>  // b.any
  406114:	add	x23, x23, x18, lsl #2
  406118:	sub	x26, x26, x18
  40611c:	add	x22, x22, x18, lsl #2
  406120:	ldr	x9, [x28, #584]
  406124:	cmp	x25, x26
  406128:	csel	x13, x25, x26, cc  // cc = lo, ul, last
  40612c:	ldr	w11, [x9, #1128]
  406130:	ldr	w10, [x9, #1132]
  406134:	cmp	w11, w10
  406138:	cset	w11, eq  // eq = none
  40613c:	cmp	x13, #0x0
  406140:	cset	w12, ne  // ne = any
  406144:	cmp	w15, w1
  406148:	and	w11, w12, w11
  40614c:	b.eq	40619c <ferror@plt+0x4bfc>  // b.none
  406150:	cbz	w11, 4061f4 <ferror@plt+0x4c54>
  406154:	mov	x11, xzr
  406158:	ldr	w10, [x23, x11, lsl #2]
  40615c:	ldr	w12, [x24, x11, lsl #2]
  406160:	add	w10, w10, w8, uxtb
  406164:	add	w14, w12, w27
  406168:	cmp	w10, w12
  40616c:	csel	w12, w14, w12, gt
  406170:	sub	w10, w12, w10
  406174:	str	w10, [x22, x11, lsl #2]
  406178:	ldr	w12, [x9, #1128]
  40617c:	ldr	w10, [x9, #1132]
  406180:	add	x11, x11, #0x1
  406184:	cset	w8, gt
  406188:	cmp	x11, x13
  40618c:	b.cs	4061f8 <ferror@plt+0x4c58>  // b.hs, b.nlast
  406190:	cmp	w12, w10
  406194:	b.eq	406158 <ferror@plt+0x4bb8>  // b.none
  406198:	b	4061f8 <ferror@plt+0x4c58>
  40619c:	mov	w12, #0x3600                	// #13824
  4061a0:	movk	w12, #0xc465, lsl #16
  4061a4:	cbz	w11, 4062c8 <ferror@plt+0x4d28>
  4061a8:	mov	x11, xzr
  4061ac:	sub	w14, w27, #0x1
  4061b0:	ldr	w10, [x24, x11, lsl #2]
  4061b4:	ldr	w15, [x23, x11, lsl #2]
  4061b8:	add	w8, w10, w8, uxtb
  4061bc:	add	w10, w8, w15
  4061c0:	cmp	w10, w14
  4061c4:	add	w15, w10, w12
  4061c8:	csel	w10, w15, w10, gt
  4061cc:	str	w10, [x22, x11, lsl #2]
  4061d0:	ldr	w15, [x9, #1128]
  4061d4:	ldr	w10, [x9, #1132]
  4061d8:	add	x11, x11, #0x1
  4061dc:	cset	w8, gt
  4061e0:	cmp	x11, x13
  4061e4:	b.cs	4062cc <ferror@plt+0x4d2c>  // b.hs, b.nlast
  4061e8:	cmp	w15, w10
  4061ec:	b.eq	4061b0 <ferror@plt+0x4c10>  // b.none
  4061f0:	b	4062cc <ferror@plt+0x4d2c>
  4061f4:	mov	x11, xzr
  4061f8:	ldr	w12, [x9, #1128]
  4061fc:	cmp	x11, x25
  406200:	b.cs	406238 <ferror@plt+0x4c98>  // b.hs, b.nlast
  406204:	cmp	w12, w10
  406208:	b.ne	406238 <ferror@plt+0x4c98>  // b.any
  40620c:	ldr	w10, [x24, x11, lsl #2]
  406210:	cmp	w10, w8, uxtb
  406214:	add	w12, w10, w27
  406218:	csel	w10, w12, w10, lt  // lt = tstop
  40621c:	sub	w10, w10, w8, uxtb
  406220:	str	w10, [x22, x11, lsl #2]
  406224:	ldr	w12, [x9, #1128]
  406228:	ldr	w10, [x9, #1132]
  40622c:	cset	w8, lt  // lt = tstop
  406230:	add	x11, x11, #0x1
  406234:	b	4061fc <ferror@plt+0x4c5c>
  406238:	ldr	w12, [x9, #1128]
  40623c:	cmp	x11, x26
  406240:	b.cs	406278 <ferror@plt+0x4cd8>  // b.hs, b.nlast
  406244:	cmp	w12, w10
  406248:	b.ne	406278 <ferror@plt+0x4cd8>  // b.any
  40624c:	ldr	w10, [x23, x11, lsl #2]
  406250:	add	w10, w10, w8, uxtb
  406254:	cmp	w10, #0x0
  406258:	csel	w12, w27, wzr, gt
  40625c:	sub	w10, w12, w10
  406260:	str	w10, [x22, x11, lsl #2]
  406264:	ldr	w12, [x9, #1128]
  406268:	ldr	w10, [x9, #1132]
  40626c:	cset	w8, gt
  406270:	add	x11, x11, #0x1
  406274:	b	40623c <ferror@plt+0x4c9c>
  406278:	ldr	w13, [x9, #1128]
  40627c:	sub	x12, x19, x18
  406280:	cmp	x11, x12
  406284:	b.cs	4063ac <ferror@plt+0x4e0c>  // b.hs, b.nlast
  406288:	cmp	w13, w10
  40628c:	b.ne	4063ac <ferror@plt+0x4e0c>  // b.any
  406290:	tst	w8, #0xff
  406294:	csel	w10, w27, wzr, ne  // ne = any
  406298:	sub	w8, w10, w8, uxtb
  40629c:	str	w8, [x22, x11, lsl #2]
  4062a0:	ldr	w8, [x9, #1128]
  4062a4:	ldr	w10, [x9, #1132]
  4062a8:	add	x11, x11, #0x1
  4062ac:	cset	w13, ne  // ne = any
  4062b0:	cmp	x11, x12
  4062b4:	b.cs	4063ac <ferror@plt+0x4e0c>  // b.hs, b.nlast
  4062b8:	cmp	w8, w10
  4062bc:	mov	w8, w13
  4062c0:	b.eq	406290 <ferror@plt+0x4cf0>  // b.none
  4062c4:	b	4063ac <ferror@plt+0x4e0c>
  4062c8:	mov	x11, xzr
  4062cc:	ldr	w13, [x9, #1128]
  4062d0:	cmp	x11, x25
  4062d4:	b.cs	40631c <ferror@plt+0x4d7c>  // b.hs, b.nlast
  4062d8:	cmp	w13, w10
  4062dc:	b.ne	40631c <ferror@plt+0x4d7c>  // b.any
  4062e0:	sub	w13, w27, #0x1
  4062e4:	ldr	w10, [x24, x11, lsl #2]
  4062e8:	add	w10, w10, w8, uxtb
  4062ec:	cmp	w10, w13
  4062f0:	add	w14, w10, w12
  4062f4:	csel	w10, w14, w10, gt
  4062f8:	str	w10, [x22, x11, lsl #2]
  4062fc:	ldr	w14, [x9, #1128]
  406300:	ldr	w10, [x9, #1132]
  406304:	add	x11, x11, #0x1
  406308:	cset	w8, gt
  40630c:	cmp	x11, x25
  406310:	b.cs	40631c <ferror@plt+0x4d7c>  // b.hs, b.nlast
  406314:	cmp	w14, w10
  406318:	b.eq	4062e4 <ferror@plt+0x4d44>  // b.none
  40631c:	ldr	w13, [x9, #1128]
  406320:	cmp	x11, x26
  406324:	b.cs	40636c <ferror@plt+0x4dcc>  // b.hs, b.nlast
  406328:	cmp	w13, w10
  40632c:	b.ne	40636c <ferror@plt+0x4dcc>  // b.any
  406330:	sub	w13, w27, #0x1
  406334:	ldr	w10, [x23, x11, lsl #2]
  406338:	add	w10, w10, w8, uxtb
  40633c:	cmp	w10, w13
  406340:	add	w14, w10, w12
  406344:	csel	w10, w14, w10, gt
  406348:	str	w10, [x22, x11, lsl #2]
  40634c:	ldr	w14, [x9, #1128]
  406350:	ldr	w10, [x9, #1132]
  406354:	add	x11, x11, #0x1
  406358:	cset	w8, gt
  40635c:	cmp	x11, x26
  406360:	b.cs	40636c <ferror@plt+0x4dcc>  // b.hs, b.nlast
  406364:	cmp	w14, w10
  406368:	b.eq	406334 <ferror@plt+0x4d94>  // b.none
  40636c:	ldr	w13, [x9, #1128]
  406370:	sub	x12, x19, x18
  406374:	cmp	x11, x12
  406378:	b.cs	4063ac <ferror@plt+0x4e0c>  // b.hs, b.nlast
  40637c:	cmp	w13, w10
  406380:	b.ne	4063ac <ferror@plt+0x4e0c>  // b.any
  406384:	and	w8, w8, #0xff
  406388:	str	w8, [x22, x11, lsl #2]
  40638c:	ldr	w8, [x9, #1128]
  406390:	ldr	w10, [x9, #1132]
  406394:	add	x11, x11, #0x1
  406398:	cmp	x11, x12
  40639c:	b.cs	4063ac <ferror@plt+0x4e0c>  // b.hs, b.nlast
  4063a0:	cmp	w8, w10
  4063a4:	mov	w8, wzr
  4063a8:	b.eq	406384 <ferror@plt+0x4de4>  // b.none
  4063ac:	ldr	w8, [x9, #1128]
  4063b0:	cmp	w8, w10
  4063b4:	b.ne	4063ec <ferror@plt+0x4e4c>  // b.any
  4063b8:	ldrb	w8, [x21, #40]
  4063bc:	ldur	x0, [x29, #-8]
  4063c0:	eor	w8, w8, w17
  4063c4:	str	x16, [x0, #8]
  4063c8:	strb	w8, [x0, #40]
  4063cc:	ldr	x8, [x21, #16]
  4063d0:	ldr	x9, [x20, #16]
  4063d4:	cmp	x8, x9
  4063d8:	csel	x8, x8, x9, hi  // hi = pmore
  4063dc:	stp	x8, x19, [x0, #16]
  4063e0:	bl	404400 <ferror@plt+0x2e60>
  4063e4:	ldr	x9, [x28, #584]
  4063e8:	ldr	w10, [x9, #1132]
  4063ec:	ldr	w8, [x9, #1128]
  4063f0:	cmp	w8, w10
  4063f4:	cset	w8, ne  // ne = any
  4063f8:	lsl	w0, w8, #3
  4063fc:	ldp	x20, x19, [sp, #128]
  406400:	ldp	x22, x21, [sp, #112]
  406404:	ldp	x24, x23, [sp, #96]
  406408:	ldp	x26, x25, [sp, #80]
  40640c:	ldp	x28, x27, [sp, #64]
  406410:	ldp	x29, x30, [sp, #48]
  406414:	add	sp, sp, #0x90
  406418:	ret
  40641c:	mov	w0, #0x8                   	// #8
  406420:	b	4063fc <ferror@plt+0x4e5c>
  406424:	stp	x29, x30, [sp, #-48]!
  406428:	str	x21, [sp, #16]
  40642c:	stp	x20, x19, [sp, #32]
  406430:	mov	x29, sp
  406434:	mov	x19, x2
  406438:	mov	x20, x1
  40643c:	mov	x21, x0
  406440:	bl	405b8c <ferror@plt+0x45ec>
  406444:	mov	x5, x0
  406448:	mov	x0, x21
  40644c:	mov	x1, x20
  406450:	mov	x2, x19
  406454:	ldp	x20, x19, [sp, #32]
  406458:	ldr	x21, [sp, #16]
  40645c:	adrp	x4, 405000 <ferror@plt+0x3a60>
  406460:	add	x4, x4, #0xe3c
  406464:	mov	w3, #0x1                   	// #1
  406468:	ldp	x29, x30, [sp], #48
  40646c:	b	405d14 <ferror@plt+0x4774>
  406470:	stp	x29, x30, [sp, #-48]!
  406474:	stp	x20, x19, [sp, #32]
  406478:	mov	x20, x2
  40647c:	mov	x2, x3
  406480:	stp	x22, x21, [sp, #16]
  406484:	mov	x29, sp
  406488:	mov	x19, x3
  40648c:	mov	x21, x1
  406490:	mov	x22, x0
  406494:	bl	405bdc <ferror@plt+0x463c>
  406498:	mov	x5, x0
  40649c:	mov	x0, x22
  4064a0:	mov	x1, x21
  4064a4:	mov	x2, x20
  4064a8:	mov	x3, x19
  4064ac:	ldp	x20, x19, [sp, #32]
  4064b0:	ldp	x22, x21, [sp, #16]
  4064b4:	adrp	x4, 406000 <ferror@plt+0x4a60>
  4064b8:	add	x4, x4, #0x4c4
  4064bc:	ldp	x29, x30, [sp], #48
  4064c0:	b	405d14 <ferror@plt+0x4774>
  4064c4:	stp	x29, x30, [sp, #-96]!
  4064c8:	stp	x28, x27, [sp, #16]
  4064cc:	stp	x26, x25, [sp, #32]
  4064d0:	stp	x24, x23, [sp, #48]
  4064d4:	stp	x22, x21, [sp, #64]
  4064d8:	stp	x20, x19, [sp, #80]
  4064dc:	mov	x29, sp
  4064e0:	sub	sp, sp, #0x250
  4064e4:	strb	wzr, [x2, #40]
  4064e8:	stp	xzr, xzr, [x2, #16]
  4064ec:	str	xzr, [x2, #8]
  4064f0:	ldp	x9, x8, [x0, #16]
  4064f4:	ldr	x10, [x1, #16]
  4064f8:	mov	x19, x2
  4064fc:	mov	x20, x1
  406500:	cmp	x9, x3
  406504:	csel	x11, x3, x9, cc  // cc = lo, ul, last
  406508:	cmp	x11, x10
  40650c:	add	x9, x10, x9
  406510:	csel	x10, x11, x10, hi  // hi = pmore
  406514:	cmp	x9, x10
  406518:	mov	x21, x0
  40651c:	csel	x25, x9, x10, cc  // cc = lo, ul, last
  406520:	cmp	x8, #0x1
  406524:	b.eq	406534 <ferror@plt+0x4f94>  // b.none
  406528:	ldr	x9, [x20, #24]
  40652c:	cmp	x9, #0x1
  406530:	b.ne	40654c <ferror@plt+0x4fac>  // b.any
  406534:	ldr	x9, [x21, #8]
  406538:	cbnz	x9, 406550 <ferror@plt+0x4fb0>
  40653c:	ldr	x9, [x20, #8]
  406540:	cbz	x9, 4067b4 <ferror@plt+0x5214>
  406544:	mov	x9, xzr
  406548:	b	406550 <ferror@plt+0x4fb0>
  40654c:	ldr	x9, [x21, #8]
  406550:	add	x8, x9, x8
  406554:	cmp	x8, #0x2
  406558:	mov	w22, #0x2                   	// #2
  40655c:	csel	x23, x8, x22, hi  // hi = pmore
  406560:	lsl	x0, x23, #2
  406564:	bl	4028f4 <ferror@plt+0x1354>
  406568:	stp	xzr, x23, [sp, #128]
  40656c:	strb	wzr, [sp, #144]
  406570:	stp	x0, xzr, [sp, #104]
  406574:	str	xzr, [sp, #120]
  406578:	ldr	x8, [x20, #24]
  40657c:	ldr	x9, [x20, #8]
  406580:	add	x8, x9, x8
  406584:	cmp	x8, #0x2
  406588:	csel	x22, x8, x22, hi  // hi = pmore
  40658c:	lsl	x0, x22, #2
  406590:	bl	4028f4 <ferror@plt+0x1354>
  406594:	stp	x0, xzr, [sp, #56]
  406598:	add	x0, sp, #0x68
  40659c:	mov	x1, x21
  4065a0:	stp	xzr, x22, [sp, #80]
  4065a4:	strb	wzr, [sp, #96]
  4065a8:	str	xzr, [sp, #72]
  4065ac:	bl	404c64 <ferror@plt+0x36c4>
  4065b0:	add	x0, sp, #0x38
  4065b4:	mov	x1, x20
  4065b8:	bl	404c64 <ferror@plt+0x36c4>
  4065bc:	ldr	x8, [sp, #112]
  4065c0:	add	x0, sp, #0x68
  4065c4:	strb	wzr, [sp, #96]
  4065c8:	strb	wzr, [sp, #144]
  4065cc:	add	x24, x8, x8, lsl #3
  4065d0:	mov	x1, x24
  4065d4:	bl	4081fc <ferror@plt+0x6c5c>
  4065d8:	cbz	w0, 4065e8 <ferror@plt+0x5048>
  4065dc:	mov	w26, w0
  4065e0:	mov	x23, xzr
  4065e4:	b	406648 <ferror@plt+0x50a8>
  4065e8:	ldr	x9, [sp, #128]
  4065ec:	ldr	x8, [sp, #104]
  4065f0:	cbz	x9, 40660c <ferror@plt+0x506c>
  4065f4:	sub	x10, x8, #0x4
  4065f8:	ldr	w11, [x10, x9, lsl #2]
  4065fc:	cbnz	w11, 406780 <ferror@plt+0x51e0>
  406600:	sub	x9, x9, #0x1
  406604:	str	x9, [sp, #128]
  406608:	cbnz	x9, 4065f8 <ferror@plt+0x5058>
  40660c:	mov	x9, xzr
  406610:	mov	x23, xzr
  406614:	strb	wzr, [sp, #144]
  406618:	str	xzr, [sp, #112]
  40661c:	ldr	x10, [sp, #64]
  406620:	sub	x9, x9, x23
  406624:	add	x8, x8, x23, lsl #2
  406628:	add	x0, sp, #0x38
  40662c:	add	x22, x10, x10, lsl #3
  406630:	mov	x1, x22
  406634:	str	x9, [sp, #128]
  406638:	str	x8, [sp, #104]
  40663c:	bl	4081fc <ferror@plt+0x6c5c>
  406640:	cbz	w0, 4066a8 <ferror@plt+0x5108>
  406644:	mov	w26, w0
  406648:	mov	x25, xzr
  40664c:	ldr	x8, [sp, #80]
  406650:	ldr	x9, [sp, #56]
  406654:	add	x8, x8, x25
  406658:	sub	x0, x9, x25, lsl #2
  40665c:	str	x8, [sp, #80]
  406660:	str	x0, [sp, #56]
  406664:	bl	401480 <free@plt>
  406668:	ldr	x8, [sp, #128]
  40666c:	ldr	x9, [sp, #104]
  406670:	add	x8, x8, x23
  406674:	sub	x0, x9, x23, lsl #2
  406678:	str	x8, [sp, #128]
  40667c:	str	x0, [sp, #104]
  406680:	bl	401480 <free@plt>
  406684:	mov	w0, w26
  406688:	add	sp, sp, #0x250
  40668c:	ldp	x20, x19, [sp, #80]
  406690:	ldp	x22, x21, [sp, #64]
  406694:	ldp	x24, x23, [sp, #48]
  406698:	ldp	x26, x25, [sp, #32]
  40669c:	ldp	x28, x27, [sp, #16]
  4066a0:	ldp	x29, x30, [sp], #96
  4066a4:	ret
  4066a8:	ldr	x8, [sp, #80]
  4066ac:	ldr	x9, [sp, #56]
  4066b0:	stp	x25, x22, [sp, #40]
  4066b4:	mov	x25, xzr
  4066b8:	cbz	x8, 4066d4 <ferror@plt+0x5134>
  4066bc:	ldr	w10, [x9, x25, lsl #2]
  4066c0:	cbnz	w10, 4066d4 <ferror@plt+0x5134>
  4066c4:	add	x25, x25, #0x1
  4066c8:	cmp	x8, x25
  4066cc:	b.ne	4066bc <ferror@plt+0x511c>  // b.any
  4066d0:	mov	x25, x8
  4066d4:	subs	x27, x8, x25
  4066d8:	add	x22, x9, x25, lsl #2
  4066dc:	str	x27, [sp, #80]
  4066e0:	str	x22, [sp, #56]
  4066e4:	b.eq	406708 <ferror@plt+0x5168>  // b.none
  4066e8:	add	x8, x9, x8, lsl #2
  4066ec:	sub	x8, x8, #0x4
  4066f0:	ldr	w9, [x8]
  4066f4:	cbnz	w9, 406800 <ferror@plt+0x5260>
  4066f8:	sub	x27, x27, #0x1
  4066fc:	sub	x8, x8, #0x4
  406700:	str	x27, [sp, #80]
  406704:	cbnz	x27, 4066f0 <ferror@plt+0x5150>
  406708:	mov	x8, xzr
  40670c:	mov	x27, xzr
  406710:	strb	wzr, [sp, #96]
  406714:	str	xzr, [sp, #64]
  406718:	ldr	x28, [sp, #128]
  40671c:	mov	w9, wzr
  406720:	cmp	x28, #0x1
  406724:	b.ne	406740 <ferror@plt+0x51a0>  // b.any
  406728:	ldr	x10, [sp, #112]
  40672c:	cbnz	x10, 406740 <ferror@plt+0x51a0>
  406730:	ldr	x9, [sp, #104]
  406734:	ldr	w9, [x9]
  406738:	cmp	w9, #0x1
  40673c:	cset	w9, eq  // eq = none
  406740:	adrp	x10, 427000 <ferror@plt+0x25a60>
  406744:	ldr	x10, [x10, #584]
  406748:	ldr	w11, [x10, #1128]
  40674c:	ldr	w10, [x10, #1132]
  406750:	cmp	w11, w10
  406754:	b.ne	4067f8 <ferror@plt+0x5258>  // b.any
  406758:	mov	w26, wzr
  40675c:	cbz	x28, 406c34 <ferror@plt+0x5694>
  406760:	cbz	x27, 406c34 <ferror@plt+0x5694>
  406764:	tbz	w9, #0, 406818 <ferror@plt+0x5278>
  406768:	add	x1, sp, #0x38
  40676c:	mov	x0, x19
  406770:	bl	404c64 <ferror@plt+0x36c4>
  406774:	ldrb	w8, [sp, #144]
  406778:	cbnz	w8, 406844 <ferror@plt+0x52a4>
  40677c:	b	40683c <ferror@plt+0x529c>
  406780:	ldr	x10, [sp, #112]
  406784:	cmp	x9, x10
  406788:	b.cs	406794 <ferror@plt+0x51f4>  // b.hs, b.nlast
  40678c:	mov	x9, x10
  406790:	str	x10, [sp, #128]
  406794:	mov	x23, xzr
  406798:	ldr	w10, [x8, x23, lsl #2]
  40679c:	cbnz	w10, 40661c <ferror@plt+0x507c>
  4067a0:	add	x23, x23, #0x1
  4067a4:	cmp	x9, x23
  4067a8:	b.ne	406798 <ferror@plt+0x51f8>  // b.any
  4067ac:	mov	x23, x9
  4067b0:	b	40661c <ferror@plt+0x507c>
  4067b4:	cmp	x8, #0x1
  4067b8:	csel	x8, x21, x20, eq  // eq = none
  4067bc:	ldr	x8, [x8]
  4067c0:	csel	x0, x20, x21, eq  // eq = none
  4067c4:	mov	x2, x19
  4067c8:	ldrsw	x1, [x8]
  4067cc:	bl	408ab8 <ferror@plt+0x7518>
  4067d0:	mov	w26, w0
  4067d4:	cbnz	w0, 406684 <ferror@plt+0x50e4>
  4067d8:	ldr	x8, [x19, #24]
  4067dc:	cbz	x8, 406858 <ferror@plt+0x52b8>
  4067e0:	ldrb	w8, [x21, #40]
  4067e4:	ldrb	w9, [x20, #40]
  4067e8:	mov	w26, wzr
  4067ec:	eor	w8, w9, w8
  4067f0:	strb	w8, [x19, #40]
  4067f4:	b	406684 <ferror@plt+0x50e4>
  4067f8:	mov	w26, #0x8                   	// #8
  4067fc:	b	406c34 <ferror@plt+0x5694>
  406800:	ldr	x8, [sp, #64]
  406804:	cmp	x27, x8
  406808:	b.cs	406718 <ferror@plt+0x5178>  // b.hs, b.nlast
  40680c:	mov	x27, x8
  406810:	str	x8, [sp, #80]
  406814:	b	406718 <ferror@plt+0x5178>
  406818:	subs	x9, x27, #0x1
  40681c:	b.ne	406860 <ferror@plt+0x52c0>  // b.any
  406820:	cbnz	x8, 406860 <ferror@plt+0x52c0>
  406824:	ldr	w8, [x22]
  406828:	cmp	w8, #0x1
  40682c:	b.ne	406a9c <ferror@plt+0x54fc>  // b.any
  406830:	add	x1, sp, #0x68
  406834:	mov	x0, x19
  406838:	bl	404c64 <ferror@plt+0x36c4>
  40683c:	ldrb	w8, [sp, #96]
  406840:	cbz	w8, 406c30 <ferror@plt+0x5690>
  406844:	ldrb	w8, [x19, #40]
  406848:	mov	w26, wzr
  40684c:	eor	w8, w8, #0x1
  406850:	strb	w8, [x19, #40]
  406854:	b	406c34 <ferror@plt+0x5694>
  406858:	mov	w26, wzr
  40685c:	b	406684 <ferror@plt+0x50e4>
  406860:	cmp	x28, #0x40
  406864:	b.cc	406a9c <ferror@plt+0x54fc>  // b.lo, b.ul, b.last
  406868:	cmp	x27, #0x3f
  40686c:	b.ls	406a9c <ferror@plt+0x54fc>  // b.plast
  406870:	cmp	x28, x27
  406874:	csel	x8, x28, x27, hi  // hi = pmore
  406878:	cmp	x8, #0x2
  40687c:	mov	w22, #0x2                   	// #2
  406880:	csel	x26, x8, x22, hi  // hi = pmore
  406884:	add	x8, x26, #0x1
  406888:	str	x8, [sp, #8]
  40688c:	lsr	x8, x8, #1
  406890:	mov	w0, #0x6                   	// #6
  406894:	mov	x1, x26
  406898:	str	x8, [sp, #16]
  40689c:	bl	402870 <ferror@plt+0x12d0>
  4068a0:	lsl	x0, x0, #2
  4068a4:	bl	4028f4 <ferror@plt+0x1354>
  4068a8:	add	x8, x0, x26, lsl #2
  4068ac:	stur	x8, [x29, #-104]
  4068b0:	add	x8, x8, x26, lsl #2
  4068b4:	stur	x8, [x29, #-152]
  4068b8:	add	x8, x8, x26, lsl #2
  4068bc:	stur	x8, [x29, #-200]
  4068c0:	add	x8, x8, x26, lsl #2
  4068c4:	stp	x0, xzr, [x29, #-56]
  4068c8:	str	x0, [sp, #32]
  4068cc:	str	x8, [sp, #296]
  4068d0:	add	x8, x8, x26, lsl #2
  4068d4:	mov	w1, #0x1                   	// #1
  4068d8:	mov	x0, x26
  4068dc:	stp	xzr, x26, [x29, #-32]
  4068e0:	sturb	wzr, [x29, #-16]
  4068e4:	stur	xzr, [x29, #-40]
  4068e8:	stp	xzr, x26, [x29, #-80]
  4068ec:	sturb	wzr, [x29, #-64]
  4068f0:	stp	xzr, xzr, [x29, #-96]
  4068f4:	stp	xzr, x26, [x29, #-128]
  4068f8:	sturb	wzr, [x29, #-112]
  4068fc:	stp	xzr, xzr, [x29, #-144]
  406900:	stp	xzr, x26, [x29, #-176]
  406904:	sturb	wzr, [x29, #-160]
  406908:	stp	xzr, xzr, [x29, #-192]
  40690c:	stp	xzr, x26, [sp, #320]
  406910:	strb	wzr, [sp, #336]
  406914:	stp	xzr, xzr, [sp, #304]
  406918:	stp	xzr, x26, [x29, #-224]
  40691c:	sturb	wzr, [x29, #-208]
  406920:	stp	x8, xzr, [x29, #-248]
  406924:	stur	xzr, [x29, #-232]
  406928:	bl	4028c4 <ferror@plt+0x1324>
  40692c:	cmp	x0, #0x2
  406930:	csel	x27, x0, x22, hi  // hi = pmore
  406934:	lsl	x28, x27, #2
  406938:	mov	x26, x0
  40693c:	mov	x0, x28
  406940:	bl	4028f4 <ferror@plt+0x1354>
  406944:	stp	x0, xzr, [sp, #248]
  406948:	mov	x0, x28
  40694c:	stp	xzr, x27, [sp, #272]
  406950:	strb	wzr, [sp, #288]
  406954:	str	xzr, [sp, #264]
  406958:	bl	4028f4 <ferror@plt+0x1354>
  40695c:	stp	x0, xzr, [sp, #200]
  406960:	mov	x0, x28
  406964:	stp	xzr, x27, [sp, #224]
  406968:	strb	wzr, [sp, #240]
  40696c:	str	xzr, [sp, #216]
  406970:	bl	4028f4 <ferror@plt+0x1354>
  406974:	stp	x0, xzr, [sp, #152]
  406978:	mov	x0, x26
  40697c:	mov	x1, x26
  406980:	stp	xzr, x27, [sp, #176]
  406984:	strb	wzr, [sp, #192]
  406988:	str	xzr, [sp, #168]
  40698c:	bl	4028c4 <ferror@plt+0x1324>
  406990:	add	x28, x0, #0x1
  406994:	cmp	x28, #0x2
  406998:	csinc	x22, x22, x0, ls  // ls = plast
  40699c:	lsl	x26, x22, #2
  4069a0:	mov	x0, x26
  4069a4:	bl	4028f4 <ferror@plt+0x1354>
  4069a8:	ldr	x27, [sp, #16]
  4069ac:	str	x0, [sp, #24]
  4069b0:	add	x0, sp, #0x68
  4069b4:	sub	x2, x29, #0x38
  4069b8:	sub	x3, x29, #0x68
  4069bc:	mov	x1, x27
  4069c0:	bl	408fa4 <ferror@plt+0x7a04>
  4069c4:	add	x0, sp, #0x38
  4069c8:	sub	x2, x29, #0x98
  4069cc:	sub	x3, x29, #0xc8
  4069d0:	mov	x1, x27
  4069d4:	bl	408fa4 <ferror@plt+0x7a04>
  4069d8:	ldr	x8, [x19, #32]
  4069dc:	ldr	x0, [x19]
  4069e0:	cmp	x22, x8
  4069e4:	b.ls	4069f8 <ferror@plt+0x5458>  // b.plast
  4069e8:	mov	x1, x26
  4069ec:	bl	402914 <ferror@plt+0x1374>
  4069f0:	str	x0, [x19]
  4069f4:	str	x22, [x19, #32]
  4069f8:	lsl	x2, x28, #2
  4069fc:	mov	w1, wzr
  406a00:	str	x28, [x19, #24]
  406a04:	bl	401370 <memset@plt>
  406a08:	sub	x0, x29, #0x68
  406a0c:	sub	x1, x29, #0x38
  406a10:	bl	405b8c <ferror@plt+0x45ec>
  406a14:	adrp	x4, 405000 <ferror@plt+0x3a60>
  406a18:	mov	x5, x0
  406a1c:	add	x4, x4, #0xe3c
  406a20:	sub	x0, x29, #0x68
  406a24:	sub	x1, x29, #0x38
  406a28:	add	x2, sp, #0x128
  406a2c:	mov	w3, #0x1                   	// #1
  406a30:	bl	405d14 <ferror@plt+0x4774>
  406a34:	mov	w26, w0
  406a38:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406a3c:	sub	x0, x29, #0x98
  406a40:	sub	x1, x29, #0xc8
  406a44:	bl	405b8c <ferror@plt+0x45ec>
  406a48:	adrp	x4, 405000 <ferror@plt+0x3a60>
  406a4c:	mov	x5, x0
  406a50:	add	x4, x4, #0xe3c
  406a54:	sub	x0, x29, #0x98
  406a58:	sub	x1, x29, #0xc8
  406a5c:	sub	x2, x29, #0xf8
  406a60:	mov	w3, #0x1                   	// #1
  406a64:	bl	405d14 <ferror@plt+0x4774>
  406a68:	mov	w26, w0
  406a6c:	cbz	w0, 406cd4 <ferror@plt+0x5734>
  406a70:	ldr	x0, [sp, #32]
  406a74:	bl	401480 <free@plt>
  406a78:	ldr	x0, [sp, #24]
  406a7c:	bl	401480 <free@plt>
  406a80:	ldr	x0, [sp, #152]
  406a84:	bl	401480 <free@plt>
  406a88:	ldr	x0, [sp, #200]
  406a8c:	bl	401480 <free@plt>
  406a90:	ldr	x0, [sp, #248]
  406a94:	bl	401480 <free@plt>
  406a98:	b	406c34 <ferror@plt+0x5694>
  406a9c:	ldr	x26, [sp, #104]
  406aa0:	mov	x0, x28
  406aa4:	mov	x1, x27
  406aa8:	str	x9, [sp, #24]
  406aac:	bl	4028c4 <ferror@plt+0x1324>
  406ab0:	mov	w1, #0x1                   	// #1
  406ab4:	str	x0, [sp, #32]
  406ab8:	bl	4028c4 <ferror@plt+0x1324>
  406abc:	ldr	x8, [x19, #32]
  406ac0:	cmp	x0, #0x2
  406ac4:	mov	w9, #0x2                   	// #2
  406ac8:	csel	x9, x0, x9, hi  // hi = pmore
  406acc:	cmp	x9, x8
  406ad0:	b.ls	406af4 <ferror@plt+0x5554>  // b.plast
  406ad4:	ldr	x0, [x19]
  406ad8:	lsl	x1, x9, #2
  406adc:	stp	x1, x9, [sp, #8]
  406ae0:	bl	402914 <ferror@plt+0x1374>
  406ae4:	ldp	x2, x8, [sp, #8]
  406ae8:	str	x0, [x19]
  406aec:	str	x8, [x19, #32]
  406af0:	b	406afc <ferror@plt+0x555c>
  406af4:	ldr	x0, [x19]
  406af8:	lsl	x2, x8, #2
  406afc:	mov	w1, wzr
  406b00:	str	x0, [sp, #16]
  406b04:	bl	401370 <memset@plt>
  406b08:	adrp	x8, 427000 <ferror@plt+0x25a60>
  406b0c:	ldr	x8, [x8, #584]
  406b10:	ldr	w13, [x8, #1128]
  406b14:	ldr	w14, [x8, #1132]
  406b18:	ldr	x0, [sp, #32]
  406b1c:	cbz	x0, 406c18 <ferror@plt+0x5678>
  406b20:	cmp	w13, w14
  406b24:	b.ne	406c18 <ferror@plt+0x5678>  // b.any
  406b28:	ldp	x2, x1, [sp, #16]
  406b2c:	mov	x12, #0xa7640000            	// #2808348672
  406b30:	mov	w11, #0xca00                	// #51712
  406b34:	movk	x12, #0xb6b3, lsl #32
  406b38:	mov	x9, xzr
  406b3c:	mov	x10, xzr
  406b40:	movk	w11, #0x3b9a, lsl #16
  406b44:	movk	x12, #0xde0, lsl #48
  406b48:	ldr	w16, [x8, #1128]
  406b4c:	cmp	x9, x1
  406b50:	csel	x15, x9, x1, cc  // cc = lo, ul, last
  406b54:	cmp	x15, x27
  406b58:	mov	x14, xzr
  406b5c:	b.cs	406bc4 <ferror@plt+0x5624>  // b.hs, b.nlast
  406b60:	cmp	w16, w13
  406b64:	b.ne	406bc4 <ferror@plt+0x5624>  // b.any
  406b68:	sub	x16, x9, x27
  406b6c:	add	x16, x16, #0x1
  406b70:	bic	x16, x16, x16, asr #63
  406b74:	cmp	x16, x28
  406b78:	b.cs	406bc4 <ferror@plt+0x5624>  // b.hs, b.nlast
  406b7c:	mov	x14, xzr
  406b80:	ldrsw	x17, [x26, x16, lsl #2]
  406b84:	ldrsw	x18, [x22, x15, lsl #2]
  406b88:	madd	x10, x18, x17, x10
  406b8c:	cmp	x10, x12
  406b90:	b.cc	406ba0 <ferror@plt+0x5600>  // b.lo, b.ul, b.last
  406b94:	udiv	x17, x10, x11
  406b98:	add	x14, x17, x14
  406b9c:	msub	x10, x17, x11, x10
  406ba0:	ldr	w17, [x8, #1128]
  406ba4:	sub	x15, x15, #0x1
  406ba8:	cmp	x15, x27
  406bac:	b.cs	406bc4 <ferror@plt+0x5624>  // b.hs, b.nlast
  406bb0:	add	x16, x16, #0x1
  406bb4:	cmp	x16, x28
  406bb8:	b.cs	406bc4 <ferror@plt+0x5624>  // b.hs, b.nlast
  406bbc:	cmp	w17, w13
  406bc0:	b.eq	406b80 <ferror@plt+0x55e0>  // b.none
  406bc4:	sub	x13, x11, #0x1
  406bc8:	cmp	x10, x13
  406bcc:	b.ls	406be0 <ferror@plt+0x5640>  // b.plast
  406bd0:	udiv	x13, x10, x11
  406bd4:	add	x14, x14, x13
  406bd8:	msub	x13, x13, x11, x10
  406bdc:	b	406be4 <ferror@plt+0x5644>
  406be0:	mov	x13, x10
  406be4:	str	w13, [x2, x9, lsl #2]
  406be8:	mov	x10, x14
  406bec:	ldr	w13, [x8, #1128]
  406bf0:	ldr	w14, [x8, #1132]
  406bf4:	add	x9, x9, #0x1
  406bf8:	cmp	x9, x0
  406bfc:	b.cs	406c08 <ferror@plt+0x5668>  // b.hs, b.nlast
  406c00:	cmp	w13, w14
  406c04:	b.eq	406b48 <ferror@plt+0x55a8>  // b.none
  406c08:	cbz	x10, 406c18 <ferror@plt+0x5678>
  406c0c:	str	w10, [x2, x0, lsl #2]
  406c10:	ldr	w14, [x8, #1132]
  406c14:	add	x0, x0, #0x1
  406c18:	str	x0, [x19, #24]
  406c1c:	ldr	w8, [x8, #1128]
  406c20:	cmp	w8, w14
  406c24:	cset	w8, ne  // ne = any
  406c28:	lsl	w26, w8, #3
  406c2c:	b	406c34 <ferror@plt+0x5694>
  406c30:	mov	w26, wzr
  406c34:	cbnz	w26, 40664c <ferror@plt+0x50ac>
  406c38:	mov	x0, x23
  406c3c:	mov	x1, x25
  406c40:	bl	4028c4 <ferror@plt+0x1324>
  406c44:	ldr	x8, [x19, #24]
  406c48:	mov	x1, x0
  406c4c:	mov	x0, x8
  406c50:	bl	4028c4 <ferror@plt+0x1324>
  406c54:	ldr	x8, [x19, #32]
  406c58:	cmp	x0, #0x2
  406c5c:	mov	w9, #0x2                   	// #2
  406c60:	csel	x22, x0, x9, hi  // hi = pmore
  406c64:	mov	x26, x0
  406c68:	cmp	x22, x8
  406c6c:	b.ls	406c84 <ferror@plt+0x56e4>  // b.plast
  406c70:	ldr	x0, [x19]
  406c74:	lsl	x1, x22, #2
  406c78:	bl	402914 <ferror@plt+0x1374>
  406c7c:	str	x0, [x19]
  406c80:	str	x22, [x19, #32]
  406c84:	ldr	x8, [x19, #24]
  406c88:	mov	x0, x19
  406c8c:	sub	x8, x26, x8
  406c90:	add	x1, x8, x8, lsl #3
  406c94:	bl	4081fc <ferror@plt+0x6c5c>
  406c98:	cbz	w0, 406ca4 <ferror@plt+0x5704>
  406c9c:	mov	w26, w0
  406ca0:	b	40664c <ferror@plt+0x50ac>
  406ca4:	ldr	x8, [sp, #48]
  406ca8:	mov	x0, x19
  406cac:	add	x1, x8, x24
  406cb0:	bl	408bec <ferror@plt+0x764c>
  406cb4:	mov	w26, w0
  406cb8:	cbnz	w0, 40664c <ferror@plt+0x50ac>
  406cbc:	ldrb	w2, [x21, #40]
  406cc0:	ldrb	w3, [x20, #40]
  406cc4:	ldr	x1, [sp, #40]
  406cc8:	mov	x0, x19
  406ccc:	bl	408f34 <ferror@plt+0x7994>
  406cd0:	b	40664c <ferror@plt+0x50ac>
  406cd4:	ldur	x8, [x29, #-80]
  406cd8:	cbz	x8, 406d68 <ferror@plt+0x57c8>
  406cdc:	ldur	x8, [x29, #-176]
  406ce0:	cbz	x8, 406d68 <ferror@plt+0x57c8>
  406ce4:	sub	x0, x29, #0x68
  406ce8:	sub	x1, x29, #0xc8
  406cec:	add	x2, sp, #0x98
  406cf0:	mov	x3, xzr
  406cf4:	bl	4064c4 <ferror@plt+0x4f24>
  406cf8:	mov	w26, w0
  406cfc:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406d00:	ldr	x2, [sp, #176]
  406d04:	ldr	x1, [sp, #152]
  406d08:	cbz	x2, 406d24 <ferror@plt+0x5784>
  406d0c:	sub	x8, x1, #0x4
  406d10:	ldr	w9, [x8, x2, lsl #2]
  406d14:	cbnz	w9, 406e58 <ferror@plt+0x58b8>
  406d18:	sub	x2, x2, #0x1
  406d1c:	str	x2, [sp, #176]
  406d20:	cbnz	x2, 406d10 <ferror@plt+0x5770>
  406d24:	mov	x2, xzr
  406d28:	strb	wzr, [sp, #192]
  406d2c:	str	xzr, [sp, #160]
  406d30:	ldr	x9, [sp, #8]
  406d34:	ldr	x8, [x19]
  406d38:	and	x9, x9, #0x3ffffffffffffffe
  406d3c:	add	x0, x8, x9, lsl #2
  406d40:	bl	409030 <ferror@plt+0x7a90>
  406d44:	mov	w26, w0
  406d48:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406d4c:	ldr	x8, [x19]
  406d50:	ldr	x1, [sp, #152]
  406d54:	ldr	x2, [sp, #176]
  406d58:	add	x0, x8, x27, lsl #2
  406d5c:	bl	409030 <ferror@plt+0x7a90>
  406d60:	mov	w26, w0
  406d64:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406d68:	ldur	x8, [x29, #-32]
  406d6c:	cbz	x8, 406df0 <ferror@plt+0x5850>
  406d70:	ldur	x8, [x29, #-128]
  406d74:	cbz	x8, 406df0 <ferror@plt+0x5850>
  406d78:	sub	x0, x29, #0x38
  406d7c:	sub	x1, x29, #0x98
  406d80:	add	x2, sp, #0xf8
  406d84:	mov	x3, xzr
  406d88:	bl	4064c4 <ferror@plt+0x4f24>
  406d8c:	mov	w26, w0
  406d90:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406d94:	ldr	x2, [sp, #272]
  406d98:	ldr	x1, [sp, #248]
  406d9c:	cbz	x2, 406db8 <ferror@plt+0x5818>
  406da0:	sub	x8, x1, #0x4
  406da4:	ldr	w9, [x8, x2, lsl #2]
  406da8:	cbnz	w9, 406e70 <ferror@plt+0x58d0>
  406dac:	sub	x2, x2, #0x1
  406db0:	str	x2, [sp, #272]
  406db4:	cbnz	x2, 406da4 <ferror@plt+0x5804>
  406db8:	mov	x2, xzr
  406dbc:	strb	wzr, [sp, #288]
  406dc0:	str	xzr, [sp, #256]
  406dc4:	ldr	x8, [x19]
  406dc8:	add	x0, x8, x27, lsl #2
  406dcc:	bl	409030 <ferror@plt+0x7a90>
  406dd0:	mov	w26, w0
  406dd4:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406dd8:	ldr	x0, [x19]
  406ddc:	ldr	x1, [sp, #248]
  406de0:	ldr	x2, [sp, #272]
  406de4:	bl	409030 <ferror@plt+0x7a90>
  406de8:	mov	w26, w0
  406dec:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406df0:	ldr	x8, [sp, #320]
  406df4:	cbz	x8, 406e50 <ferror@plt+0x58b0>
  406df8:	ldur	x8, [x29, #-224]
  406dfc:	cbz	x8, 406e50 <ferror@plt+0x58b0>
  406e00:	add	x0, sp, #0x128
  406e04:	sub	x1, x29, #0xf8
  406e08:	add	x2, sp, #0xc8
  406e0c:	mov	x3, xzr
  406e10:	bl	4064c4 <ferror@plt+0x4f24>
  406e14:	mov	w26, w0
  406e18:	cbnz	w0, 406a70 <ferror@plt+0x54d0>
  406e1c:	ldr	x2, [sp, #224]
  406e20:	ldr	x1, [sp, #200]
  406e24:	cbz	x2, 406e40 <ferror@plt+0x58a0>
  406e28:	sub	x8, x1, #0x4
  406e2c:	ldr	w9, [x8, x2, lsl #2]
  406e30:	cbnz	w9, 406e88 <ferror@plt+0x58e8>
  406e34:	sub	x2, x2, #0x1
  406e38:	str	x2, [sp, #224]
  406e3c:	cbnz	x2, 406e2c <ferror@plt+0x588c>
  406e40:	mov	x2, xzr
  406e44:	strb	wzr, [sp, #240]
  406e48:	str	xzr, [sp, #208]
  406e4c:	b	406e9c <ferror@plt+0x58fc>
  406e50:	mov	w26, wzr
  406e54:	b	406a70 <ferror@plt+0x54d0>
  406e58:	ldr	x8, [sp, #160]
  406e5c:	cmp	x2, x8
  406e60:	b.cs	406d30 <ferror@plt+0x5790>  // b.hs, b.nlast
  406e64:	mov	x2, x8
  406e68:	str	x8, [sp, #176]
  406e6c:	b	406d30 <ferror@plt+0x5790>
  406e70:	ldr	x8, [sp, #256]
  406e74:	cmp	x2, x8
  406e78:	b.cs	406dc4 <ferror@plt+0x5824>  // b.hs, b.nlast
  406e7c:	mov	x2, x8
  406e80:	str	x8, [sp, #272]
  406e84:	b	406dc4 <ferror@plt+0x5824>
  406e88:	ldr	x8, [sp, #208]
  406e8c:	cmp	x2, x8
  406e90:	b.cs	406e9c <ferror@plt+0x58fc>  // b.hs, b.nlast
  406e94:	mov	x2, x8
  406e98:	str	x8, [sp, #224]
  406e9c:	ldrb	w8, [sp, #336]
  406ea0:	ldurb	w9, [x29, #-208]
  406ea4:	ldr	x11, [x19]
  406ea8:	adrp	x10, 409000 <ferror@plt+0x7a60>
  406eac:	adrp	x12, 409000 <ferror@plt+0x7a60>
  406eb0:	add	x10, x10, #0x100
  406eb4:	add	x12, x12, #0x30
  406eb8:	cmp	w8, w9
  406ebc:	csel	x8, x12, x10, eq  // eq = none
  406ec0:	add	x0, x11, x27, lsl #2
  406ec4:	blr	x8
  406ec8:	mov	w26, w0
  406ecc:	b	406a70 <ferror@plt+0x54d0>
  406ed0:	stp	x29, x30, [sp, #-48]!
  406ed4:	stp	x20, x19, [sp, #32]
  406ed8:	mov	x20, x2
  406edc:	mov	x2, x3
  406ee0:	stp	x22, x21, [sp, #16]
  406ee4:	mov	x29, sp
  406ee8:	mov	x19, x3
  406eec:	mov	x21, x1
  406ef0:	mov	x22, x0
  406ef4:	bl	405bdc <ferror@plt+0x463c>
  406ef8:	mov	x5, x0
  406efc:	mov	x0, x22
  406f00:	mov	x1, x21
  406f04:	mov	x2, x20
  406f08:	mov	x3, x19
  406f0c:	ldp	x20, x19, [sp, #32]
  406f10:	ldp	x22, x21, [sp, #16]
  406f14:	adrp	x4, 406000 <ferror@plt+0x4a60>
  406f18:	add	x4, x4, #0xf24
  406f1c:	ldp	x29, x30, [sp], #48
  406f20:	b	405d14 <ferror@plt+0x4774>
  406f24:	sub	sp, sp, #0x140
  406f28:	stp	x29, x30, [sp, #224]
  406f2c:	stp	x28, x27, [sp, #240]
  406f30:	stp	x26, x25, [sp, #256]
  406f34:	stp	x24, x23, [sp, #272]
  406f38:	stp	x22, x21, [sp, #288]
  406f3c:	stp	x20, x19, [sp, #304]
  406f40:	ldr	x8, [x1, #24]
  406f44:	add	x29, sp, #0xe0
  406f48:	cbz	x8, 406fac <ferror@plt+0x5a0c>
  406f4c:	ldr	x9, [x0, #24]
  406f50:	mov	x22, x3
  406f54:	mov	x23, x2
  406f58:	mov	x25, x0
  406f5c:	cbz	x9, 4071f8 <ferror@plt+0x5c58>
  406f60:	mov	x20, x1
  406f64:	cmp	x8, #0x1
  406f68:	b.ne	406fc0 <ferror@plt+0x5a20>  // b.any
  406f6c:	ldr	x9, [x20, #8]
  406f70:	cbnz	x9, 406fc0 <ferror@plt+0x5a20>
  406f74:	ldr	x9, [x20]
  406f78:	ldr	w9, [x9]
  406f7c:	cmp	w9, #0x1
  406f80:	b.ne	406fc0 <ferror@plt+0x5a20>  // b.any
  406f84:	mov	x0, x23
  406f88:	mov	x1, x25
  406f8c:	bl	404c64 <ferror@plt+0x36c4>
  406f90:	ldrb	w2, [x25, #40]
  406f94:	ldrb	w3, [x20, #40]
  406f98:	mov	x0, x23
  406f9c:	mov	x1, x22
  406fa0:	bl	408f34 <ferror@plt+0x7994>
  406fa4:	mov	w27, wzr
  406fa8:	b	407654 <ferror@plt+0x60b4>
  406fac:	mov	w0, #0x3                   	// #3
  406fb0:	mov	x1, xzr
  406fb4:	bl	40265c <ferror@plt+0x10bc>
  406fb8:	mov	w27, w0
  406fbc:	b	407654 <ferror@plt+0x60b4>
  406fc0:	ldr	x9, [x25, #8]
  406fc4:	cbnz	x9, 406fd0 <ferror@plt+0x5a30>
  406fc8:	ldr	x9, [x20, #8]
  406fcc:	cbz	x9, 407290 <ferror@plt+0x5cf0>
  406fd0:	mov	x0, x25
  406fd4:	mov	x1, x20
  406fd8:	mov	x2, x22
  406fdc:	bl	405bdc <ferror@plt+0x463c>
  406fe0:	cmp	x0, #0x2
  406fe4:	mov	w8, #0x2                   	// #2
  406fe8:	csel	x19, x0, x8, hi  // hi = pmore
  406fec:	lsl	x0, x19, #2
  406ff0:	bl	4028f4 <ferror@plt+0x1354>
  406ff4:	stp	x0, xzr, [x29, #-104]
  406ff8:	sub	x0, x29, #0x68
  406ffc:	mov	x1, x25
  407000:	stp	xzr, x19, [x29, #-80]
  407004:	sturb	wzr, [x29, #-64]
  407008:	stur	xzr, [x29, #-88]
  40700c:	bl	404c64 <ferror@plt+0x36c4>
  407010:	add	x0, sp, #0x48
  407014:	mov	x1, x20
  407018:	bl	404ce8 <ferror@plt+0x3748>
  40701c:	ldr	x21, [x20, #24]
  407020:	ldur	x8, [x29, #-80]
  407024:	cmp	x21, x8
  407028:	b.ls	407078 <ferror@plt+0x5ad8>  // b.plast
  40702c:	mov	w1, #0x2                   	// #2
  407030:	mov	x0, x21
  407034:	mov	w19, #0x2                   	// #2
  407038:	bl	4028c4 <ferror@plt+0x1324>
  40703c:	ldur	x8, [x29, #-72]
  407040:	cmp	x0, #0x2
  407044:	csel	x19, x0, x19, hi  // hi = pmore
  407048:	cmp	x19, x8
  40704c:	b.ls	407064 <ferror@plt+0x5ac4>  // b.plast
  407050:	ldur	x0, [x29, #-104]
  407054:	lsl	x1, x19, #2
  407058:	bl	402914 <ferror@plt+0x1374>
  40705c:	stur	x0, [x29, #-104]
  407060:	stur	x19, [x29, #-72]
  407064:	ldur	x8, [x29, #-80]
  407068:	sub	x0, x29, #0x68
  40706c:	sub	x8, x21, x8
  407070:	add	x1, x8, x8, lsl #3
  407074:	bl	40810c <ferror@plt+0x6b6c>
  407078:	ldur	x8, [x29, #-96]
  40707c:	sub	x0, x29, #0x68
  407080:	add	x8, x8, x8, lsl #3
  407084:	stur	x8, [x29, #-88]
  407088:	ldr	x1, [x20, #16]
  40708c:	bl	40810c <ferror@plt+0x6b6c>
  407090:	ldr	x0, [x20, #16]
  407094:	mov	w1, #0x8                   	// #8
  407098:	bl	4028c4 <ferror@plt+0x1324>
  40709c:	mov	x9, #0xe38f                	// #58255
  4070a0:	ldur	x8, [x29, #-96]
  4070a4:	movk	x9, #0x8e38, lsl #16
  4070a8:	movk	x9, #0x38e3, lsl #32
  4070ac:	movk	x9, #0xe38e, lsl #48
  4070b0:	umulh	x9, x0, x9
  4070b4:	sub	x8, x8, x9, lsr #3
  4070b8:	stur	x8, [x29, #-96]
  4070bc:	add	x8, x8, x8, lsl #3
  4070c0:	cmp	x8, x22
  4070c4:	stur	x8, [x29, #-88]
  4070c8:	b.cs	4070e4 <ferror@plt+0x5b44>  // b.hs, b.nlast
  4070cc:	sub	x0, x29, #0x68
  4070d0:	mov	x1, x22
  4070d4:	bl	40810c <ferror@plt+0x6b6c>
  4070d8:	ldur	x8, [x29, #-96]
  4070dc:	add	x8, x8, x8, lsl #3
  4070e0:	stur	x8, [x29, #-88]
  4070e4:	ldp	x8, x0, [x29, #-80]
  4070e8:	cmp	x0, x8
  4070ec:	b.ne	407124 <ferror@plt+0x5b84>  // b.any
  4070f0:	mov	w1, #0x1                   	// #1
  4070f4:	bl	4028c4 <ferror@plt+0x1324>
  4070f8:	ldur	x8, [x29, #-72]
  4070fc:	cmp	x0, #0x2
  407100:	mov	w9, #0x2                   	// #2
  407104:	csel	x19, x0, x9, hi  // hi = pmore
  407108:	cmp	x19, x8
  40710c:	b.ls	407124 <ferror@plt+0x5b84>  // b.plast
  407110:	ldur	x0, [x29, #-104]
  407114:	lsl	x1, x19, #2
  407118:	bl	402914 <ferror@plt+0x1374>
  40711c:	stur	x0, [x29, #-104]
  407120:	stur	x19, [x29, #-72]
  407124:	ldur	x10, [x29, #-80]
  407128:	ldur	x8, [x29, #-104]
  40712c:	add	x9, x10, #0x1
  407130:	stur	x9, [x29, #-80]
  407134:	str	wzr, [x8, x10, lsl #2]
  407138:	ldur	x28, [x29, #-96]
  40713c:	cmp	x28, x9
  407140:	b.ne	407164 <ferror@plt+0x5bc4>  // b.any
  407144:	mov	x11, x10
  407148:	cmp	x10, x9
  40714c:	b.cs	40715c <ferror@plt+0x5bbc>  // b.hs, b.nlast
  407150:	ldr	w12, [x8, x11, lsl #2]
  407154:	sub	x10, x11, #0x1
  407158:	cbz	w12, 407144 <ferror@plt+0x5ba4>
  40715c:	add	x8, x11, #0x1
  407160:	stur	x8, [x29, #-80]
  407164:	ldr	x9, [sp, #80]
  407168:	ldr	x24, [sp, #96]
  40716c:	add	x8, sp, #0x48
  407170:	add	x8, x8, #0x8
  407174:	cmp	x9, x24
  407178:	b.ne	4071a4 <ferror@plt+0x5c04>  // b.any
  40717c:	ldr	x10, [sp, #72]
  407180:	mov	x11, x9
  407184:	sub	x10, x10, #0x4
  407188:	mov	x24, x11
  40718c:	sub	x11, x11, #0x1
  407190:	cmp	x11, x9
  407194:	b.cs	4071a0 <ferror@plt+0x5c00>  // b.hs, b.nlast
  407198:	ldr	w12, [x10, x24, lsl #2]
  40719c:	cbz	w12, 407188 <ferror@plt+0x5be8>
  4071a0:	str	x24, [sp, #96]
  4071a4:	ldur	x27, [x29, #-80]
  4071a8:	ldr	x21, [x23, #32]
  4071ac:	stp	x25, x20, [sp, #8]
  4071b0:	ldr	x20, [x23]
  4071b4:	stp	xzr, xzr, [x8]
  4071b8:	mov	w8, #0x2                   	// #2
  4071bc:	cmp	x27, #0x2
  4071c0:	csel	x19, x27, x8, hi  // hi = pmore
  4071c4:	cmp	x19, x21
  4071c8:	sub	x8, x27, x24
  4071cc:	str	x8, [sp, #56]
  4071d0:	b.ls	40720c <ferror@plt+0x5c6c>  // b.plast
  4071d4:	lsl	x26, x19, #2
  4071d8:	mov	x0, x20
  4071dc:	mov	x1, x26
  4071e0:	bl	402914 <ferror@plt+0x1374>
  4071e4:	mov	x20, x0
  4071e8:	mov	x21, x19
  4071ec:	str	x0, [x23]
  4071f0:	str	x19, [x23, #32]
  4071f4:	b	407210 <ferror@plt+0x5c70>
  4071f8:	mov	w27, wzr
  4071fc:	stp	xzr, x22, [x23, #8]
  407200:	str	xzr, [x23, #24]
  407204:	strb	wzr, [x23, #40]
  407208:	b	407654 <ferror@plt+0x60b4>
  40720c:	lsl	x26, x21, #2
  407210:	mov	x0, x20
  407214:	mov	w1, wzr
  407218:	mov	x2, x26
  40721c:	bl	401370 <memset@plt>
  407220:	ldur	x8, [x29, #-88]
  407224:	ldr	x25, [sp, #72]
  407228:	str	x28, [x23, #8]
  40722c:	str	x28, [sp, #40]
  407230:	stp	x8, x27, [x23, #16]
  407234:	sub	x8, x24, #0x1
  407238:	ldrsw	x28, [x25, x8, lsl #2]
  40723c:	cmp	x24, #0x2
  407240:	str	xzr, [sp, #64]
  407244:	b.cc	4073cc <ferror@plt+0x5e2c>  // b.lo, b.ul, b.last
  407248:	cbz	x8, 407284 <ferror@plt+0x5ce4>
  40724c:	mov	x9, x24
  407250:	add	x10, x25, x9, lsl #2
  407254:	ldur	w10, [x10, #-8]
  407258:	sub	x11, x9, #0x3
  40725c:	cmp	x11, x8
  407260:	b.cs	40726c <ferror@plt+0x5ccc>  // b.hs, b.nlast
  407264:	sub	x9, x9, #0x1
  407268:	cbz	w10, 407250 <ferror@plt+0x5cb0>
  40726c:	cbz	w10, 4073c8 <ferror@plt+0x5e28>
  407270:	cmp	w28, #0x10, lsl #12
  407274:	b.ls	4072d0 <ferror@plt+0x5d30>  // b.plast
  407278:	mov	w8, #0x1                   	// #1
  40727c:	str	x8, [sp, #64]
  407280:	b	4073cc <ferror@plt+0x5e2c>
  407284:	str	xzr, [sp, #64]
  407288:	mov	w24, #0x1                   	// #1
  40728c:	b	4073cc <ferror@plt+0x5e2c>
  407290:	cbnz	x22, 406fd0 <ferror@plt+0x5a30>
  407294:	cmp	x8, #0x1
  407298:	b.ne	406fd0 <ferror@plt+0x5a30>  // b.any
  40729c:	ldr	x8, [x20]
  4072a0:	sub	x3, x29, #0x38
  4072a4:	mov	x0, x25
  4072a8:	mov	x2, x23
  4072ac:	ldrsw	x1, [x8]
  4072b0:	bl	4085c4 <ferror@plt+0x7024>
  4072b4:	ldrb	w2, [x25, #40]
  4072b8:	ldrb	w3, [x20, #40]
  4072bc:	mov	w27, w0
  4072c0:	mov	x0, x23
  4072c4:	mov	x1, xzr
  4072c8:	bl	408f34 <ferror@plt+0x7994>
  4072cc:	b	407654 <ferror@plt+0x60b4>
  4072d0:	mov	x25, x22
  4072d4:	mov	x8, xzr
  4072d8:	cbz	w28, 4072f8 <ferror@plt+0x5d58>
  4072dc:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4072e0:	movk	x9, #0xcccd
  4072e4:	umulh	x10, x28, x9
  4072e8:	cmp	x28, #0x9
  4072ec:	lsr	x28, x10, #3
  4072f0:	add	x8, x8, #0x1
  4072f4:	b.hi	4072e4 <ferror@plt+0x5d44>  // b.pmore
  4072f8:	mov	w9, #0x9                   	// #9
  4072fc:	sub	x22, x9, x8
  407300:	sub	x0, x29, #0x68
  407304:	mov	x1, x22
  407308:	bl	4081fc <ferror@plt+0x6c5c>
  40730c:	mov	w27, w0
  407310:	cbnz	w0, 407644 <ferror@plt+0x60a4>
  407314:	add	x0, sp, #0x48
  407318:	mov	x1, x22
  40731c:	bl	4081fc <ferror@plt+0x6c5c>
  407320:	mov	w27, w0
  407324:	cbnz	w0, 407644 <ferror@plt+0x60a4>
  407328:	ldr	x24, [sp, #96]
  40732c:	ldp	x27, x8, [x29, #-80]
  407330:	mov	w10, #0x2                   	// #2
  407334:	str	x20, [sp, #24]
  407338:	mov	x22, x25
  40733c:	cmp	x27, x24
  407340:	csel	x9, x27, x24, hi  // hi = pmore
  407344:	add	x19, x9, #0x1
  407348:	cmp	x19, #0x2
  40734c:	csinc	x20, x10, x9, ls  // ls = plast
  407350:	cmp	x20, x8
  407354:	b.ls	40736c <ferror@plt+0x5dcc>  // b.plast
  407358:	ldur	x0, [x29, #-104]
  40735c:	lsl	x1, x20, #2
  407360:	bl	402914 <ferror@plt+0x1374>
  407364:	stur	x0, [x29, #-104]
  407368:	stur	x20, [x29, #-72]
  40736c:	cmp	x19, x27
  407370:	b.ls	40737c <ferror@plt+0x5ddc>  // b.plast
  407374:	mov	x27, x19
  407378:	stur	x19, [x29, #-80]
  40737c:	ldr	x25, [sp, #72]
  407380:	subs	x8, x24, #0x1
  407384:	ldr	x20, [sp, #24]
  407388:	sub	x12, x27, x24
  40738c:	ldrsw	x28, [x25, x8, lsl #2]
  407390:	str	x12, [sp, #56]
  407394:	b.eq	4073c8 <ferror@plt+0x5e28>  // b.none
  407398:	mov	x9, x24
  40739c:	add	x10, x25, x9, lsl #2
  4073a0:	ldur	w10, [x10, #-8]
  4073a4:	sub	x11, x9, #0x3
  4073a8:	cmp	w10, #0x0
  4073ac:	cset	w13, ne  // ne = any
  4073b0:	cmp	x11, x8
  4073b4:	str	x13, [sp, #64]
  4073b8:	b.cs	4073cc <ferror@plt+0x5e2c>  // b.hs, b.nlast
  4073bc:	sub	x9, x9, #0x1
  4073c0:	cbz	w10, 40739c <ferror@plt+0x5dfc>
  4073c4:	b	4073cc <ferror@plt+0x5e2c>
  4073c8:	str	xzr, [sp, #64]
  4073cc:	cmp	x27, #0x2
  4073d0:	mov	w8, #0x2                   	// #2
  4073d4:	csel	x19, x27, x8, hi  // hi = pmore
  4073d8:	cmp	x19, x21
  4073dc:	b.ls	4073fc <ferror@plt+0x5e5c>  // b.plast
  4073e0:	lsl	x26, x19, #2
  4073e4:	mov	x0, x20
  4073e8:	mov	x1, x26
  4073ec:	bl	402914 <ferror@plt+0x1374>
  4073f0:	mov	x20, x0
  4073f4:	str	x0, [x23]
  4073f8:	str	x19, [x23, #32]
  4073fc:	mov	x0, x20
  407400:	mov	w1, wzr
  407404:	mov	x2, x26
  407408:	bl	401370 <memset@plt>
  40740c:	mov	w1, #0x8                   	// #8
  407410:	mov	x0, x22
  407414:	bl	4028c4 <ferror@plt+0x1324>
  407418:	add	x8, x24, #0x1
  40741c:	cmp	x8, #0x2
  407420:	mov	w8, #0x2                   	// #2
  407424:	csinc	x19, x8, x24, ls  // ls = plast
  407428:	mov	x21, x0
  40742c:	lsl	x0, x19, #2
  407430:	bl	4028f4 <ferror@plt+0x1354>
  407434:	adrp	x8, 427000 <ferror@plt+0x25a60>
  407438:	ldr	x8, [x8, #584]
  40743c:	stp	xzr, x19, [x29, #-32]
  407440:	sturb	wzr, [x29, #-16]
  407444:	stp	xzr, xzr, [x29, #-48]
  407448:	stur	x0, [x29, #-56]
  40744c:	ldr	w9, [x8, #1128]
  407450:	mov	x26, x0
  407454:	str	x23, [sp, #48]
  407458:	cbz	x27, 4075c4 <ferror@plt+0x6024>
  40745c:	mov	x10, #0xe38f                	// #58255
  407460:	movk	x10, #0x8e38, lsl #16
  407464:	ldr	x11, [sp, #40]
  407468:	movk	x10, #0x38e3, lsl #32
  40746c:	movk	x10, #0xe38e, lsl #48
  407470:	umulh	x10, x21, x10
  407474:	sub	x11, x11, x10, lsr #3
  407478:	ldr	x10, [sp, #56]
  40747c:	str	x11, [sp, #40]
  407480:	sub	x23, x10, #0x1
  407484:	cmp	x23, x11
  407488:	b.cc	4075c4 <ferror@plt+0x6024>  // b.lo, b.ul, b.last
  40748c:	cbz	x10, 4075c4 <ferror@plt+0x6024>
  407490:	ldr	w8, [x8, #1132]
  407494:	cmp	w9, w8
  407498:	b.ne	4075c4 <ferror@plt+0x6024>  // b.any
  40749c:	ldr	x8, [sp, #64]
  4074a0:	stp	x20, x22, [sp, #24]
  4074a4:	sub	x19, x24, #0x1
  4074a8:	mov	x21, #0x8000000000000000    	// #-9223372036854775808
  4074ac:	add	x20, x28, x8
  4074b0:	ldur	x8, [x29, #-104]
  4074b4:	str	x8, [sp]
  4074b8:	add	x28, x8, x23, lsl #2
  4074bc:	add	x1, sp, #0x48
  4074c0:	mov	x0, x28
  4074c4:	mov	x2, x24
  4074c8:	bl	4091cc <ferror@plt+0x7c2c>
  4074cc:	cmp	x0, x21
  4074d0:	b.eq	4075c4 <ferror@plt+0x6024>  // b.none
  4074d4:	mov	x22, xzr
  4074d8:	tbnz	x0, #63, 407578 <ferror@plt+0x5fd8>
  4074dc:	ldrsw	x8, [x28, x24, lsl #2]
  4074e0:	ldrsw	x9, [x28, x19, lsl #2]
  4074e4:	mov	w10, #0xca00                	// #51712
  4074e8:	movk	w10, #0x3b9a, lsl #16
  4074ec:	madd	x8, x8, x10, x9
  4074f0:	udiv	x21, x8, x20
  4074f4:	cmp	x21, #0x1
  4074f8:	b.hi	407518 <ferror@plt+0x5f78>  // b.pmore
  4074fc:	mov	x0, x28
  407500:	mov	x1, x25
  407504:	mov	x2, x24
  407508:	bl	409100 <ferror@plt+0x7b60>
  40750c:	cbnz	w0, 4075ec <ferror@plt+0x604c>
  407510:	mov	w21, #0x1                   	// #1
  407514:	b	407544 <ferror@plt+0x5fa4>
  407518:	add	x0, sp, #0x48
  40751c:	sub	x2, x29, #0x38
  407520:	mov	x1, x21
  407524:	bl	408ab8 <ferror@plt+0x7518>
  407528:	cbnz	w0, 4075e8 <ferror@plt+0x6048>
  40752c:	ldur	x26, [x29, #-56]
  407530:	ldur	x2, [x29, #-32]
  407534:	mov	x0, x28
  407538:	mov	x1, x26
  40753c:	bl	409100 <ferror@plt+0x7b60>
  407540:	cbnz	w0, 4075ec <ferror@plt+0x604c>
  407544:	ldr	x8, [sp, #64]
  407548:	add	x22, x21, x22
  40754c:	cbz	w8, 407574 <ferror@plt+0x5fd4>
  407550:	add	x1, sp, #0x48
  407554:	mov	x0, x28
  407558:	mov	x2, x24
  40755c:	bl	4091cc <ferror@plt+0x7c2c>
  407560:	mov	x21, #0x8000000000000000    	// #-9223372036854775808
  407564:	cmp	x0, x21
  407568:	b.eq	4075c0 <ferror@plt+0x6020>  // b.none
  40756c:	tbz	x0, #63, 4074dc <ferror@plt+0x5f3c>
  407570:	b	407578 <ferror@plt+0x5fd8>
  407574:	mov	x21, #0x8000000000000000    	// #-9223372036854775808
  407578:	ldr	x8, [sp, #24]
  40757c:	str	w22, [x8, x23, lsl #2]
  407580:	adrp	x8, 427000 <ferror@plt+0x25a60>
  407584:	ldr	x8, [x8, #584]
  407588:	sub	x23, x23, #0x1
  40758c:	ldr	w9, [x8, #1128]
  407590:	ldr	x10, [sp, #40]
  407594:	cmp	x23, x10
  407598:	b.cc	4075c0 <ferror@plt+0x6020>  // b.lo, b.ul, b.last
  40759c:	ldr	x10, [sp, #56]
  4075a0:	ldr	x22, [sp, #32]
  4075a4:	cmp	x23, x10
  4075a8:	b.cs	4075c4 <ferror@plt+0x6024>  // b.hs, b.nlast
  4075ac:	ldr	w8, [x8, #1132]
  4075b0:	cmp	w9, w8
  4075b4:	ldr	x8, [sp]
  4075b8:	b.eq	4074b8 <ferror@plt+0x5f18>  // b.none
  4075bc:	b	4075c4 <ferror@plt+0x6024>
  4075c0:	ldr	x22, [sp, #32]
  4075c4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4075c8:	ldr	x8, [x8, #584]
  4075cc:	ldr	w9, [x8, #1128]
  4075d0:	ldr	w8, [x8, #1132]
  4075d4:	ldr	x19, [sp, #48]
  4075d8:	cmp	w9, w8
  4075dc:	cset	w8, ne  // ne = any
  4075e0:	lsl	w27, w8, #3
  4075e4:	b	4075f8 <ferror@plt+0x6058>
  4075e8:	ldur	x26, [x29, #-56]
  4075ec:	mov	w27, w0
  4075f0:	ldr	x19, [sp, #48]
  4075f4:	ldr	x22, [sp, #32]
  4075f8:	mov	x0, x26
  4075fc:	bl	401480 <free@plt>
  407600:	cbnz	w27, 407644 <ferror@plt+0x60a4>
  407604:	adrp	x8, 427000 <ferror@plt+0x25a60>
  407608:	ldr	x8, [x8, #584]
  40760c:	ldr	w9, [x8, #1128]
  407610:	ldr	w8, [x8, #1132]
  407614:	cmp	w9, w8
  407618:	b.ne	407640 <ferror@plt+0x60a0>  // b.any
  40761c:	ldr	x8, [sp, #8]
  407620:	mov	x0, x19
  407624:	mov	x1, x22
  407628:	ldrb	w2, [x8, #40]
  40762c:	ldr	x8, [sp, #16]
  407630:	ldrb	w3, [x8, #40]
  407634:	bl	408f34 <ferror@plt+0x7994>
  407638:	mov	w27, wzr
  40763c:	b	407644 <ferror@plt+0x60a4>
  407640:	mov	w27, #0x8                   	// #8
  407644:	ldr	x0, [sp, #72]
  407648:	bl	401480 <free@plt>
  40764c:	ldur	x0, [x29, #-104]
  407650:	bl	401480 <free@plt>
  407654:	mov	w0, w27
  407658:	ldp	x20, x19, [sp, #304]
  40765c:	ldp	x22, x21, [sp, #288]
  407660:	ldp	x24, x23, [sp, #272]
  407664:	ldp	x26, x25, [sp, #256]
  407668:	ldp	x28, x27, [sp, #240]
  40766c:	ldp	x29, x30, [sp, #224]
  407670:	add	sp, sp, #0x140
  407674:	ret
  407678:	stp	x29, x30, [sp, #-48]!
  40767c:	stp	x20, x19, [sp, #32]
  407680:	mov	x20, x2
  407684:	mov	x2, x3
  407688:	stp	x22, x21, [sp, #16]
  40768c:	mov	x29, sp
  407690:	mov	x19, x3
  407694:	mov	x21, x1
  407698:	mov	x22, x0
  40769c:	bl	405bdc <ferror@plt+0x463c>
  4076a0:	mov	x5, x0
  4076a4:	mov	x0, x22
  4076a8:	mov	x1, x21
  4076ac:	mov	x2, x20
  4076b0:	mov	x3, x19
  4076b4:	ldp	x20, x19, [sp, #32]
  4076b8:	ldp	x22, x21, [sp, #16]
  4076bc:	adrp	x4, 407000 <ferror@plt+0x5a60>
  4076c0:	add	x4, x4, #0x6cc
  4076c4:	ldp	x29, x30, [sp], #48
  4076c8:	b	405d14 <ferror@plt+0x4774>
  4076cc:	sub	sp, sp, #0x70
  4076d0:	stp	x29, x30, [sp, #48]
  4076d4:	stp	x24, x23, [sp, #64]
  4076d8:	stp	x22, x21, [sp, #80]
  4076dc:	stp	x20, x19, [sp, #96]
  4076e0:	mov	x21, x1
  4076e4:	ldr	x1, [x1, #16]
  4076e8:	mov	x22, x0
  4076ec:	mov	x0, x3
  4076f0:	add	x29, sp, #0x30
  4076f4:	mov	x19, x3
  4076f8:	mov	x20, x2
  4076fc:	bl	4028c4 <ferror@plt+0x1324>
  407700:	ldr	x8, [x22, #16]
  407704:	mov	x1, x21
  407708:	cmp	x0, x8
  40770c:	csel	x23, x0, x8, hi  // hi = pmore
  407710:	mov	x0, x22
  407714:	mov	x2, x23
  407718:	bl	405bdc <ferror@plt+0x463c>
  40771c:	cmp	x0, #0x2
  407720:	mov	w8, #0x2                   	// #2
  407724:	csel	x24, x0, x8, hi  // hi = pmore
  407728:	lsl	x0, x24, #2
  40772c:	bl	4028f4 <ferror@plt+0x1354>
  407730:	stp	x0, xzr, [sp]
  407734:	mov	x2, sp
  407738:	mov	x0, x22
  40773c:	mov	x1, x21
  407740:	mov	x3, x20
  407744:	mov	x4, x19
  407748:	mov	x5, x23
  40774c:	stp	xzr, x24, [sp, #24]
  407750:	strb	wzr, [sp, #40]
  407754:	str	xzr, [sp, #16]
  407758:	bl	40867c <ferror@plt+0x70dc>
  40775c:	ldr	x8, [sp]
  407760:	mov	w19, w0
  407764:	mov	x0, x8
  407768:	bl	401480 <free@plt>
  40776c:	mov	w0, w19
  407770:	ldp	x20, x19, [sp, #96]
  407774:	ldp	x22, x21, [sp, #80]
  407778:	ldp	x24, x23, [sp, #64]
  40777c:	ldp	x29, x30, [sp, #48]
  407780:	add	sp, sp, #0x70
  407784:	ret
  407788:	stp	x29, x30, [sp, #-48]!
  40778c:	stp	x22, x21, [sp, #16]
  407790:	stp	x20, x19, [sp, #32]
  407794:	mov	x20, x1
  407798:	mov	x21, x0
  40779c:	ldr	x0, [x0, #24]
  4077a0:	ldr	x1, [x1, #24]
  4077a4:	mov	x29, sp
  4077a8:	mov	x19, x3
  4077ac:	mov	x22, x2
  4077b0:	bl	4028c4 <ferror@plt+0x1324>
  4077b4:	mov	w1, #0x1                   	// #1
  4077b8:	bl	4028c4 <ferror@plt+0x1324>
  4077bc:	mov	x5, x0
  4077c0:	mov	x0, x21
  4077c4:	mov	x1, x20
  4077c8:	mov	x2, x22
  4077cc:	mov	x3, x19
  4077d0:	ldp	x20, x19, [sp, #32]
  4077d4:	ldp	x22, x21, [sp, #16]
  4077d8:	adrp	x4, 407000 <ferror@plt+0x5a60>
  4077dc:	add	x4, x4, #0x7e8
  4077e0:	ldp	x29, x30, [sp], #48
  4077e4:	b	405d14 <ferror@plt+0x4774>
  4077e8:	sub	sp, sp, #0xd0
  4077ec:	stp	x29, x30, [sp, #112]
  4077f0:	stp	x28, x27, [sp, #128]
  4077f4:	stp	x26, x25, [sp, #144]
  4077f8:	stp	x24, x23, [sp, #160]
  4077fc:	stp	x22, x21, [sp, #176]
  407800:	stp	x20, x19, [sp, #192]
  407804:	str	xzr, [sp]
  407808:	ldr	x8, [x1, #8]
  40780c:	add	x29, sp, #0x70
  407810:	cbz	x8, 407848 <ferror@plt+0x62a8>
  407814:	mov	w0, #0x1                   	// #1
  407818:	mov	x1, xzr
  40781c:	bl	40265c <ferror@plt+0x10bc>
  407820:	mov	w22, w0
  407824:	mov	w0, w22
  407828:	ldp	x20, x19, [sp, #192]
  40782c:	ldp	x22, x21, [sp, #176]
  407830:	ldp	x24, x23, [sp, #160]
  407834:	ldp	x26, x25, [sp, #144]
  407838:	ldp	x28, x27, [sp, #128]
  40783c:	ldp	x29, x30, [sp, #112]
  407840:	add	sp, sp, #0xd0
  407844:	ret
  407848:	ldr	x8, [x1, #24]
  40784c:	mov	x19, x2
  407850:	mov	x23, x1
  407854:	cbz	x8, 4078dc <ferror@plt+0x633c>
  407858:	ldr	x9, [x0, #24]
  40785c:	mov	x20, x3
  407860:	mov	x21, x0
  407864:	cbz	x9, 407938 <ferror@plt+0x6398>
  407868:	cmp	x8, #0x1
  40786c:	b.ne	4078fc <ferror@plt+0x635c>  // b.any
  407870:	ldr	x8, [x23]
  407874:	ldr	w8, [x8]
  407878:	cmp	w8, #0x1
  40787c:	b.ne	4078fc <ferror@plt+0x635c>  // b.any
  407880:	ldrb	w8, [x23, #40]
  407884:	cbz	w8, 407ad4 <ferror@plt+0x6534>
  407888:	add	x8, sp, #0x38
  40788c:	mov	w9, #0x2                   	// #2
  407890:	mov	w10, #0x1                   	// #1
  407894:	sub	x0, x29, #0x30
  407898:	mov	x1, x21
  40789c:	mov	x2, x20
  4078a0:	sturb	wzr, [x29, #-8]
  4078a4:	stp	x10, x9, [x29, #-24]
  4078a8:	stp	x8, xzr, [x29, #-48]
  4078ac:	stur	xzr, [x29, #-32]
  4078b0:	str	w10, [sp, #56]
  4078b4:	bl	405bdc <ferror@plt+0x463c>
  4078b8:	adrp	x4, 406000 <ferror@plt+0x4a60>
  4078bc:	mov	x5, x0
  4078c0:	add	x4, x4, #0xf24
  4078c4:	sub	x0, x29, #0x30
  4078c8:	mov	x1, x21
  4078cc:	mov	x2, x19
  4078d0:	mov	x3, x20
  4078d4:	bl	405d14 <ferror@plt+0x4774>
  4078d8:	b	407820 <ferror@plt+0x6280>
  4078dc:	ldr	x8, [x19]
  4078e0:	mov	w9, #0x1                   	// #1
  4078e4:	mov	w22, wzr
  4078e8:	strb	wzr, [x19, #40]
  4078ec:	stp	xzr, xzr, [x19, #8]
  4078f0:	str	x9, [x19, #24]
  4078f4:	str	w9, [x8]
  4078f8:	b	407824 <ferror@plt+0x6284>
  4078fc:	ldrb	w26, [x23, #40]
  407900:	mov	x1, sp
  407904:	mov	x0, x23
  407908:	strb	wzr, [x23, #40]
  40790c:	bl	405b24 <ferror@plt+0x4584>
  407910:	mov	w22, w0
  407914:	strb	w26, [x23, #40]
  407918:	cbnz	w0, 407824 <ferror@plt+0x6284>
  40791c:	add	x0, sp, #0x8
  407920:	mov	x1, x21
  407924:	bl	404ce8 <ferror@plt+0x3748>
  407928:	ldr	x21, [x21, #16]
  40792c:	cbz	w26, 40795c <ferror@plt+0x63bc>
  407930:	ldr	x27, [sp]
  407934:	b	407974 <ferror@plt+0x63d4>
  407938:	ldrb	w8, [x23, #40]
  40793c:	cbz	w8, 407948 <ferror@plt+0x63a8>
  407940:	mov	w0, #0x3                   	// #3
  407944:	b	407818 <ferror@plt+0x6278>
  407948:	mov	w22, wzr
  40794c:	stp	xzr, x20, [x19, #8]
  407950:	str	xzr, [x19, #24]
  407954:	strb	wzr, [x19, #40]
  407958:	b	407824 <ferror@plt+0x6284>
  40795c:	ldr	x27, [sp]
  407960:	cmp	x21, x20
  407964:	csel	x8, x20, x21, cc  // cc = lo, ul, last
  407968:	mul	x9, x27, x21
  40796c:	cmp	x9, x8
  407970:	csel	x20, x9, x8, cc  // cc = lo, ul, last
  407974:	adrp	x25, 427000 <ferror@plt+0x25a60>
  407978:	ldr	x9, [x25, #584]
  40797c:	ldr	w10, [x9, #1128]
  407980:	ldr	w8, [x9, #1132]
  407984:	add	x9, x9, #0x468
  407988:	cmp	w10, w8
  40798c:	b.ne	4079f8 <ferror@plt+0x6458>  // b.any
  407990:	tbnz	w27, #0, 4079f8 <ferror@plt+0x6458>
  407994:	adrp	x23, 406000 <ferror@plt+0x4a60>
  407998:	add	x23, x23, #0x4c4
  40799c:	lsl	x21, x21, #1
  4079a0:	add	x0, sp, #0x8
  4079a4:	add	x1, sp, #0x8
  4079a8:	mov	x2, x21
  4079ac:	mov	x24, x27
  4079b0:	bl	405bdc <ferror@plt+0x463c>
  4079b4:	mov	x5, x0
  4079b8:	add	x0, sp, #0x8
  4079bc:	add	x1, sp, #0x8
  4079c0:	add	x2, sp, #0x8
  4079c4:	mov	x3, x21
  4079c8:	mov	x4, x23
  4079cc:	bl	405d14 <ferror@plt+0x4774>
  4079d0:	cbnz	w0, 407ae8 <ferror@plt+0x6548>
  4079d4:	ldr	x9, [x25, #584]
  4079d8:	lsr	x27, x24, #1
  4079dc:	ldr	w10, [x9, #1128]
  4079e0:	ldr	w8, [x9, #1132]
  4079e4:	cmp	w10, w8
  4079e8:	b.ne	4079f0 <ferror@plt+0x6450>  // b.any
  4079ec:	tbz	w24, #1, 40799c <ferror@plt+0x63fc>
  4079f0:	add	x9, x9, #0x468
  4079f4:	str	x27, [sp]
  4079f8:	ldr	w9, [x9]
  4079fc:	cmp	w9, w8
  407a00:	b.ne	407bc4 <ferror@plt+0x6624>  // b.any
  407a04:	add	x1, sp, #0x8
  407a08:	mov	x0, x19
  407a0c:	bl	404c64 <ferror@plt+0x36c4>
  407a10:	ldr	x9, [x25, #584]
  407a14:	ldr	w11, [x9, #1128]
  407a18:	ldr	w8, [x9, #1132]
  407a1c:	add	x9, x9, #0x468
  407a20:	cmp	w11, w8
  407a24:	b.ne	407b18 <ferror@plt+0x6578>  // b.any
  407a28:	lsr	x10, x27, #1
  407a2c:	cbz	x10, 407af4 <ferror@plt+0x6554>
  407a30:	adrp	x23, 406000 <ferror@plt+0x4a60>
  407a34:	add	x23, x23, #0x4c4
  407a38:	mov	x24, x21
  407a3c:	lsl	x21, x21, #1
  407a40:	add	x0, sp, #0x8
  407a44:	add	x1, sp, #0x8
  407a48:	mov	x2, x21
  407a4c:	mov	x28, x10
  407a50:	bl	405bdc <ferror@plt+0x463c>
  407a54:	mov	x5, x0
  407a58:	add	x0, sp, #0x8
  407a5c:	add	x1, sp, #0x8
  407a60:	add	x2, sp, #0x8
  407a64:	mov	x3, x21
  407a68:	mov	x4, x23
  407a6c:	bl	405d14 <ferror@plt+0x4774>
  407a70:	cbnz	w0, 407b00 <ferror@plt+0x6560>
  407a74:	tbz	w27, #1, 407aac <ferror@plt+0x650c>
  407a78:	add	x24, x24, x21
  407a7c:	add	x1, sp, #0x8
  407a80:	mov	x0, x19
  407a84:	mov	x2, x24
  407a88:	bl	405bdc <ferror@plt+0x463c>
  407a8c:	mov	x5, x0
  407a90:	add	x1, sp, #0x8
  407a94:	mov	x0, x19
  407a98:	mov	x2, x19
  407a9c:	mov	x3, x24
  407aa0:	mov	x4, x23
  407aa4:	bl	405d14 <ferror@plt+0x4774>
  407aa8:	cbnz	w0, 407b00 <ferror@plt+0x6560>
  407aac:	ldr	x9, [x25, #584]
  407ab0:	ldr	w8, [x9, #1128]
  407ab4:	ldr	w10, [x9, #1132]
  407ab8:	cmp	w8, w10
  407abc:	b.ne	407b0c <ferror@plt+0x656c>  // b.any
  407ac0:	lsr	x10, x28, #1
  407ac4:	mov	x27, x28
  407ac8:	cbnz	x10, 407a3c <ferror@plt+0x649c>
  407acc:	add	x9, x9, #0x468
  407ad0:	b	407af8 <ferror@plt+0x6558>
  407ad4:	mov	x0, x19
  407ad8:	mov	x1, x21
  407adc:	bl	404c64 <ferror@plt+0x36c4>
  407ae0:	mov	w22, wzr
  407ae4:	b	407824 <ferror@plt+0x6284>
  407ae8:	mov	w22, w0
  407aec:	str	x24, [sp]
  407af0:	b	407bdc <ferror@plt+0x663c>
  407af4:	mov	w8, w11
  407af8:	str	xzr, [sp]
  407afc:	b	407b18 <ferror@plt+0x6578>
  407b00:	mov	w22, w0
  407b04:	str	x28, [sp]
  407b08:	b	407bdc <ferror@plt+0x663c>
  407b0c:	add	x9, x9, #0x468
  407b10:	str	x28, [sp]
  407b14:	mov	w8, w10
  407b18:	ldr	w9, [x9]
  407b1c:	cmp	w9, w8
  407b20:	b.ne	407bc4 <ferror@plt+0x6624>  // b.any
  407b24:	cbz	w26, 407b80 <ferror@plt+0x65e0>
  407b28:	add	x8, sp, #0x38
  407b2c:	mov	w9, #0x2                   	// #2
  407b30:	mov	w10, #0x1                   	// #1
  407b34:	sub	x0, x29, #0x30
  407b38:	mov	x1, x19
  407b3c:	mov	x2, x20
  407b40:	sturb	wzr, [x29, #-8]
  407b44:	stp	x10, x9, [x29, #-24]
  407b48:	stp	x8, xzr, [x29, #-48]
  407b4c:	stur	xzr, [x29, #-32]
  407b50:	str	w10, [sp, #56]
  407b54:	bl	405bdc <ferror@plt+0x463c>
  407b58:	adrp	x4, 406000 <ferror@plt+0x4a60>
  407b5c:	mov	x5, x0
  407b60:	add	x4, x4, #0xf24
  407b64:	sub	x0, x29, #0x30
  407b68:	mov	x1, x19
  407b6c:	mov	x2, x19
  407b70:	mov	x3, x20
  407b74:	bl	405d14 <ferror@plt+0x4774>
  407b78:	mov	w22, w0
  407b7c:	cbnz	w0, 407bdc <ferror@plt+0x663c>
  407b80:	ldr	x8, [x19, #16]
  407b84:	subs	x1, x8, x20
  407b88:	b.ls	407b94 <ferror@plt+0x65f4>  // b.plast
  407b8c:	mov	x0, x19
  407b90:	bl	404310 <ferror@plt+0x2d70>
  407b94:	ldr	x8, [x19, #24]
  407b98:	mov	x9, xzr
  407b9c:	cmp	x8, x9
  407ba0:	b.eq	407bb8 <ferror@plt+0x6618>  // b.none
  407ba4:	ldr	x10, [x19]
  407ba8:	ldr	w10, [x10, x9, lsl #2]
  407bac:	add	x9, x9, #0x1
  407bb0:	cbz	w10, 407b9c <ferror@plt+0x65fc>
  407bb4:	b	407bc4 <ferror@plt+0x6624>
  407bb8:	stp	xzr, x20, [x19, #8]
  407bbc:	str	xzr, [x19, #24]
  407bc0:	strb	wzr, [x19, #40]
  407bc4:	ldr	x8, [x25, #584]
  407bc8:	ldr	w9, [x8, #1128]
  407bcc:	ldr	w8, [x8, #1132]
  407bd0:	cmp	w9, w8
  407bd4:	cset	w8, ne  // ne = any
  407bd8:	lsl	w22, w8, #3
  407bdc:	ldr	x0, [sp, #8]
  407be0:	bl	401480 <free@plt>
  407be4:	b	407824 <ferror@plt+0x6284>
  407be8:	ldr	x8, [x0, #24]
  407bec:	ldr	x9, [x1, #24]
  407bf0:	ldr	x10, [x0, #8]
  407bf4:	ldr	x11, [x1, #8]
  407bf8:	adrp	x4, 407000 <ferror@plt+0x5a60>
  407bfc:	add	x8, x9, x8
  407c00:	sub	x8, x8, x10
  407c04:	sub	x5, x8, x11
  407c08:	add	x4, x4, #0xc10
  407c0c:	b	405d14 <ferror@plt+0x4774>
  407c10:	sub	sp, sp, #0x30
  407c14:	add	x3, sp, #0x8
  407c18:	stp	x29, x30, [sp, #16]
  407c1c:	stp	x20, x19, [sp, #32]
  407c20:	add	x29, sp, #0x10
  407c24:	mov	x19, x2
  407c28:	str	xzr, [sp, #8]
  407c2c:	bl	409208 <ferror@plt+0x7c68>
  407c30:	mov	w20, w0
  407c34:	cbnz	w0, 407c64 <ferror@plt+0x66c4>
  407c38:	ldr	x8, [sp, #8]
  407c3c:	ldr	x9, [x19, #16]
  407c40:	subs	x1, x8, x9
  407c44:	b.cs	407c58 <ferror@plt+0x66b8>  // b.hs, b.nlast
  407c48:	sub	x1, x9, x8
  407c4c:	mov	x0, x19
  407c50:	bl	404310 <ferror@plt+0x2d70>
  407c54:	b	407c64 <ferror@plt+0x66c4>
  407c58:	b.ls	407c64 <ferror@plt+0x66c4>  // b.plast
  407c5c:	mov	x0, x19
  407c60:	bl	40810c <ferror@plt+0x6b6c>
  407c64:	mov	w0, w20
  407c68:	ldp	x20, x19, [sp, #32]
  407c6c:	ldp	x29, x30, [sp, #16]
  407c70:	add	sp, sp, #0x30
  407c74:	ret
  407c78:	ldr	x8, [x0, #24]
  407c7c:	ldr	x9, [x1, #24]
  407c80:	ldr	x10, [x0, #8]
  407c84:	ldr	x11, [x1, #8]
  407c88:	adrp	x4, 407000 <ferror@plt+0x5a60>
  407c8c:	add	x8, x9, x8
  407c90:	sub	x8, x8, x10
  407c94:	sub	x5, x8, x11
  407c98:	add	x4, x4, #0xca0
  407c9c:	b	405d14 <ferror@plt+0x4774>
  407ca0:	stp	x29, x30, [sp, #-32]!
  407ca4:	mov	x29, sp
  407ca8:	add	x3, x29, #0x18
  407cac:	str	x19, [sp, #16]
  407cb0:	mov	x19, x2
  407cb4:	str	xzr, [x29, #24]
  407cb8:	bl	409208 <ferror@plt+0x7c68>
  407cbc:	cbnz	w0, 407ccc <ferror@plt+0x672c>
  407cc0:	ldr	x1, [x29, #24]
  407cc4:	mov	x0, x19
  407cc8:	bl	4081fc <ferror@plt+0x6c5c>
  407ccc:	ldr	x19, [sp, #16]
  407cd0:	ldp	x29, x30, [sp], #32
  407cd4:	ret
  407cd8:	ldr	x8, [x0, #24]
  407cdc:	ldr	x9, [x1, #24]
  407ce0:	ldr	x10, [x0, #8]
  407ce4:	ldr	x11, [x1, #8]
  407ce8:	adrp	x4, 407000 <ferror@plt+0x5a60>
  407cec:	add	x8, x9, x8
  407cf0:	sub	x8, x8, x10
  407cf4:	sub	x5, x8, x11
  407cf8:	add	x4, x4, #0xd00
  407cfc:	b	405d14 <ferror@plt+0x4774>
  407d00:	stp	x29, x30, [sp, #-32]!
  407d04:	mov	x29, sp
  407d08:	add	x3, x29, #0x18
  407d0c:	str	x19, [sp, #16]
  407d10:	mov	x19, x2
  407d14:	str	xzr, [x29, #24]
  407d18:	bl	409208 <ferror@plt+0x7c68>
  407d1c:	cbnz	w0, 407d3c <ferror@plt+0x679c>
  407d20:	ldr	x8, [x19, #24]
  407d24:	cbz	x8, 407d38 <ferror@plt+0x6798>
  407d28:	ldr	x1, [x29, #24]
  407d2c:	mov	x0, x19
  407d30:	bl	408bec <ferror@plt+0x764c>
  407d34:	b	407d3c <ferror@plt+0x679c>
  407d38:	mov	w0, wzr
  407d3c:	ldr	x19, [sp, #16]
  407d40:	ldp	x29, x30, [sp], #32
  407d44:	ret
  407d48:	sub	sp, sp, #0x170
  407d4c:	ldrb	w8, [x0, #40]
  407d50:	stp	x29, x30, [sp, #272]
  407d54:	stp	x28, x27, [sp, #288]
  407d58:	stp	x26, x25, [sp, #304]
  407d5c:	stp	x24, x23, [sp, #320]
  407d60:	stp	x22, x21, [sp, #336]
  407d64:	stp	x20, x19, [sp, #352]
  407d68:	add	x29, sp, #0x110
  407d6c:	cbz	w8, 407d84 <ferror@plt+0x67e4>
  407d70:	mov	w0, wzr
  407d74:	mov	x1, xzr
  407d78:	bl	40265c <ferror@plt+0x10bc>
  407d7c:	mov	w26, w0
  407d80:	b	4080e8 <ferror@plt+0x6b48>
  407d84:	ldr	x8, [x0, #16]
  407d88:	mov	x21, x0
  407d8c:	mov	x19, x1
  407d90:	cmp	x8, x2
  407d94:	csel	x27, x8, x2, hi  // hi = pmore
  407d98:	bl	404ef4 <ferror@plt+0x3954>
  407d9c:	mov	w1, #0x1                   	// #1
  407da0:	bl	4028c4 <ferror@plt+0x1324>
  407da4:	mov	x22, x0
  407da8:	mov	w1, #0x8                   	// #8
  407dac:	mov	x0, x27
  407db0:	bl	4028c4 <ferror@plt+0x1324>
  407db4:	mov	x8, #0xe38f                	// #58255
  407db8:	movk	x8, #0x8e38, lsl #16
  407dbc:	ldr	x23, [x21, #8]
  407dc0:	movk	x8, #0x38e3, lsl #32
  407dc4:	movk	x8, #0xe38e, lsl #48
  407dc8:	umulh	x8, x0, x8
  407dcc:	lsr	x8, x8, #3
  407dd0:	cmp	x8, x23
  407dd4:	csel	x0, x8, x23, hi  // hi = pmore
  407dd8:	lsr	x1, x22, #1
  407ddc:	bl	4028c4 <ferror@plt+0x1324>
  407de0:	mov	w1, #0x1                   	// #1
  407de4:	bl	4028c4 <ferror@plt+0x1324>
  407de8:	cmp	x0, #0x2
  407dec:	mov	w8, #0x2                   	// #2
  407df0:	csel	x20, x0, x8, hi  // hi = pmore
  407df4:	lsl	x0, x20, #2
  407df8:	bl	4028f4 <ferror@plt+0x1354>
  407dfc:	ldr	x22, [x21, #24]
  407e00:	mov	x8, x19
  407e04:	str	x0, [x19]
  407e08:	stp	xzr, x20, [x19, #24]
  407e0c:	str	xzr, [x8, #8]!
  407e10:	cmp	x22, #0x1
  407e14:	strb	wzr, [x19, #40]
  407e18:	str	xzr, [x19, #16]
  407e1c:	b.eq	407e38 <ferror@plt+0x6898>  // b.none
  407e20:	cbnz	x22, 407e74 <ferror@plt+0x68d4>
  407e24:	mov	w26, wzr
  407e28:	stp	xzr, x27, [x19, #8]
  407e2c:	str	xzr, [x19, #24]
  407e30:	strb	wzr, [x19, #40]
  407e34:	b	4080e8 <ferror@plt+0x6b48>
  407e38:	cbnz	x23, 407e74 <ferror@plt+0x68d4>
  407e3c:	ldr	x9, [x21]
  407e40:	ldr	w9, [x9]
  407e44:	cmp	w9, #0x1
  407e48:	b.ne	407e74 <ferror@plt+0x68d4>  // b.any
  407e4c:	strb	wzr, [x19, #40]
  407e50:	stp	xzr, xzr, [x8]
  407e54:	mov	w8, #0x1                   	// #1
  407e58:	str	x8, [x19, #24]
  407e5c:	str	w8, [x0]
  407e60:	mov	x0, x19
  407e64:	mov	x1, x27
  407e68:	bl	40810c <ferror@plt+0x6b6c>
  407e6c:	mov	w26, wzr
  407e70:	b	4080e8 <ferror@plt+0x6b48>
  407e74:	mov	w1, #0x8                   	// #8
  407e78:	mov	x0, x27
  407e7c:	sub	x20, x29, #0x68
  407e80:	bl	4028c4 <ferror@plt+0x1324>
  407e84:	mov	x8, #0xe38f                	// #58255
  407e88:	movk	x8, #0x8e38, lsl #16
  407e8c:	movk	x8, #0x38e3, lsl #32
  407e90:	movk	x8, #0xe38e, lsl #48
  407e94:	umulh	x8, x0, x8
  407e98:	lsr	x8, x8, #3
  407e9c:	cmp	x8, x23
  407ea0:	csel	x1, x8, x23, hi  // hi = pmore
  407ea4:	mov	x0, x22
  407ea8:	bl	4028c4 <ferror@plt+0x1324>
  407eac:	cmp	x0, #0x2
  407eb0:	mov	w24, #0x2                   	// #2
  407eb4:	csel	x25, x0, x24, hi  // hi = pmore
  407eb8:	lsl	x23, x25, #2
  407ebc:	mov	x0, x23
  407ec0:	bl	4028f4 <ferror@plt+0x1354>
  407ec4:	mov	x22, x0
  407ec8:	str	x0, [x20, #48]
  407ecc:	mov	x0, x23
  407ed0:	str	x25, [x20, #80]
  407ed4:	stp	xzr, xzr, [x20, #56]
  407ed8:	bl	4028f4 <ferror@plt+0x1354>
  407edc:	add	x8, sp, #0x14
  407ee0:	str	x8, [sp, #120]
  407ee4:	mov	w8, #0x6500                	// #25856
  407ee8:	mov	w26, #0x1                   	// #1
  407eec:	stp	x0, xzr, [x20]
  407ef0:	movk	w8, #0x1dcd, lsl #16
  407ef4:	dup	v0.2d, x26
  407ef8:	mov	x0, x23
  407efc:	stp	xzr, x25, [x20, #24]
  407f00:	sturb	wzr, [x29, #-64]
  407f04:	str	xzr, [x20, #16]
  407f08:	strb	wzr, [sp, #160]
  407f0c:	str	w8, [sp, #20]
  407f10:	stp	q0, q0, [sp, #128]
  407f14:	bl	4028f4 <ferror@plt+0x1354>
  407f18:	stp	x0, xzr, [sp, #72]
  407f1c:	mov	x0, x23
  407f20:	stp	xzr, x25, [sp, #96]
  407f24:	strb	wzr, [sp, #112]
  407f28:	str	xzr, [sp, #88]
  407f2c:	bl	4028f4 <ferror@plt+0x1354>
  407f30:	stp	x0, xzr, [sp, #24]
  407f34:	mov	x0, x21
  407f38:	stp	xzr, x25, [sp, #48]
  407f3c:	strb	wzr, [sp, #64]
  407f40:	str	xzr, [sp, #40]
  407f44:	sturb	wzr, [x29, #-16]
  407f48:	stp	xzr, xzr, [x20, #56]
  407f4c:	str	x26, [x20, #72]
  407f50:	str	w26, [x22]
  407f54:	bl	404ef4 <ferror@plt+0x3954>
  407f58:	cbz	x0, 407f88 <ferror@plt+0x69e8>
  407f5c:	orr	x9, x0, #0xfffffffffffffffe
  407f60:	tst	x0, #0x1
  407f64:	mov	w8, #0x6                   	// #6
  407f68:	add	x9, x9, x0
  407f6c:	csel	w8, w8, w24, eq  // eq = none
  407f70:	lsr	x1, x9, #1
  407f74:	sub	x0, x29, #0x38
  407f78:	str	w8, [x22]
  407f7c:	bl	4081fc <ferror@plt+0x6c5c>
  407f80:	mov	w26, w0
  407f84:	cbnz	w0, 4080c0 <ferror@plt+0x6b20>
  407f88:	str	x27, [sp, #8]
  407f8c:	add	x23, x27, #0xb
  407f90:	adrp	x24, 406000 <ferror@plt+0x4a60>
  407f94:	adrp	x27, 406000 <ferror@plt+0x4a60>
  407f98:	sub	x8, x29, #0x38
  407f9c:	sub	x22, x29, #0x38
  407fa0:	sub	x9, x29, #0x68
  407fa4:	adrp	x25, 427000 <ferror@plt+0x25a60>
  407fa8:	add	x24, x24, #0xf24
  407fac:	add	x27, x27, #0x4c4
  407fb0:	stp	xzr, xzr, [x8, #8]!
  407fb4:	ldr	x8, [x25, #584]
  407fb8:	ldr	w11, [x8, #1128]
  407fbc:	ldr	w10, [x8, #1132]
  407fc0:	cmp	w11, w10
  407fc4:	b.ne	408084 <ferror@plt+0x6ae4>  // b.any
  407fc8:	mov	x0, x9
  407fcc:	mov	x1, x22
  407fd0:	mov	x28, x9
  407fd4:	bl	404114 <ferror@plt+0x2b74>
  407fd8:	cbz	x0, 40807c <ferror@plt+0x6adc>
  407fdc:	mov	x0, x21
  407fe0:	mov	x1, x22
  407fe4:	mov	x2, x23
  407fe8:	bl	405bdc <ferror@plt+0x463c>
  407fec:	mov	x5, x0
  407ff0:	add	x2, sp, #0x48
  407ff4:	mov	x0, x21
  407ff8:	mov	x1, x22
  407ffc:	mov	x3, x23
  408000:	mov	x4, x24
  408004:	bl	405d14 <ferror@plt+0x4774>
  408008:	cbnz	w0, 408074 <ferror@plt+0x6ad4>
  40800c:	add	x1, sp, #0x48
  408010:	mov	x0, x22
  408014:	bl	405b8c <ferror@plt+0x45ec>
  408018:	adrp	x4, 405000 <ferror@plt+0x3a60>
  40801c:	mov	x5, x0
  408020:	add	x1, sp, #0x48
  408024:	add	x2, sp, #0x18
  408028:	mov	x0, x22
  40802c:	mov	x3, xzr
  408030:	add	x4, x4, #0xe3c
  408034:	bl	405d14 <ferror@plt+0x4774>
  408038:	cbnz	w0, 408074 <ferror@plt+0x6ad4>
  40803c:	add	x0, sp, #0x18
  408040:	add	x1, sp, #0x78
  408044:	mov	x2, x23
  408048:	bl	405bdc <ferror@plt+0x463c>
  40804c:	mov	x5, x0
  408050:	add	x0, sp, #0x18
  408054:	add	x1, sp, #0x78
  408058:	mov	x2, x28
  40805c:	mov	x3, x23
  408060:	mov	x4, x27
  408064:	bl	405d14 <ferror@plt+0x4774>
  408068:	mov	x9, x22
  40806c:	mov	x22, x28
  408070:	cbz	w0, 407fb4 <ferror@plt+0x6a14>
  408074:	mov	w26, w0
  408078:	b	4080c0 <ferror@plt+0x6b20>
  40807c:	ldr	x8, [x25, #584]
  408080:	ldr	w10, [x8, #1132]
  408084:	ldr	w8, [x8, #1128]
  408088:	ldr	x21, [sp, #8]
  40808c:	cmp	w8, w10
  408090:	b.ne	4080bc <ferror@plt+0x6b1c>  // b.any
  408094:	mov	x0, x19
  408098:	mov	x1, x22
  40809c:	bl	404c64 <ferror@plt+0x36c4>
  4080a0:	ldr	x8, [x19, #16]
  4080a4:	subs	x1, x8, x21
  4080a8:	b.ls	4080b4 <ferror@plt+0x6b14>  // b.plast
  4080ac:	mov	x0, x19
  4080b0:	bl	404310 <ferror@plt+0x2d70>
  4080b4:	mov	w26, wzr
  4080b8:	b	4080c8 <ferror@plt+0x6b28>
  4080bc:	mov	w26, #0x8                   	// #8
  4080c0:	ldr	x0, [x19]
  4080c4:	bl	401480 <free@plt>
  4080c8:	ldr	x0, [sp, #24]
  4080cc:	bl	401480 <free@plt>
  4080d0:	ldr	x0, [sp, #72]
  4080d4:	bl	401480 <free@plt>
  4080d8:	ldr	x0, [x20]
  4080dc:	bl	401480 <free@plt>
  4080e0:	ldr	x0, [x20, #48]
  4080e4:	bl	401480 <free@plt>
  4080e8:	mov	w0, w26
  4080ec:	ldp	x20, x19, [sp, #352]
  4080f0:	ldp	x22, x21, [sp, #336]
  4080f4:	ldp	x24, x23, [sp, #320]
  4080f8:	ldp	x26, x25, [sp, #304]
  4080fc:	ldp	x28, x27, [sp, #288]
  408100:	ldp	x29, x30, [sp, #272]
  408104:	add	sp, sp, #0x170
  408108:	ret
  40810c:	stp	x29, x30, [sp, #-80]!
  408110:	str	x25, [sp, #16]
  408114:	stp	x24, x23, [sp, #32]
  408118:	stp	x22, x21, [sp, #48]
  40811c:	stp	x20, x19, [sp, #64]
  408120:	mov	x29, sp
  408124:	cbz	x1, 4081e4 <ferror@plt+0x6c44>
  408128:	ldp	x8, x20, [x0, #16]
  40812c:	mov	x19, x0
  408130:	add	x21, x8, x1
  408134:	cbz	x20, 4081a8 <ferror@plt+0x6c08>
  408138:	mov	w1, #0x8                   	// #8
  40813c:	mov	x0, x21
  408140:	bl	4028c4 <ferror@plt+0x1324>
  408144:	mov	x9, #0xe38f                	// #58255
  408148:	movk	x9, #0x8e38, lsl #16
  40814c:	ldr	x8, [x19, #8]
  408150:	movk	x9, #0x38e3, lsl #32
  408154:	movk	x9, #0xe38e, lsl #48
  408158:	umulh	x9, x0, x9
  40815c:	lsr	x25, x9, #3
  408160:	subs	x22, x25, x8
  408164:	b.eq	4081d8 <ferror@plt+0x6c38>  // b.none
  408168:	mov	x0, x20
  40816c:	mov	x1, x22
  408170:	bl	4028c4 <ferror@plt+0x1324>
  408174:	ldr	x8, [x19, #32]
  408178:	cmp	x0, #0x2
  40817c:	mov	w9, #0x2                   	// #2
  408180:	csel	x24, x0, x9, hi  // hi = pmore
  408184:	cmp	x24, x8
  408188:	b.ls	4081b0 <ferror@plt+0x6c10>  // b.plast
  40818c:	ldr	x0, [x19]
  408190:	lsl	x1, x24, #2
  408194:	bl	402914 <ferror@plt+0x1374>
  408198:	mov	x23, x0
  40819c:	str	x0, [x19]
  4081a0:	str	x24, [x19, #32]
  4081a4:	b	4081b4 <ferror@plt+0x6c14>
  4081a8:	str	x21, [x19, #16]
  4081ac:	b	4081e4 <ferror@plt+0x6c44>
  4081b0:	ldr	x23, [x19]
  4081b4:	add	x0, x23, x22, lsl #2
  4081b8:	lsl	x2, x20, #2
  4081bc:	mov	x1, x23
  4081c0:	lsl	x24, x22, #2
  4081c4:	bl	401260 <memmove@plt>
  4081c8:	mov	x0, x23
  4081cc:	mov	w1, wzr
  4081d0:	mov	x2, x24
  4081d4:	bl	401370 <memset@plt>
  4081d8:	add	x8, x22, x20
  4081dc:	stp	x25, x21, [x19, #8]
  4081e0:	str	x8, [x19, #24]
  4081e4:	ldp	x20, x19, [sp, #64]
  4081e8:	ldp	x22, x21, [sp, #48]
  4081ec:	ldp	x24, x23, [sp, #32]
  4081f0:	ldr	x25, [sp, #16]
  4081f4:	ldp	x29, x30, [sp], #80
  4081f8:	ret
  4081fc:	stp	x29, x30, [sp, #-80]!
  408200:	stp	x26, x25, [sp, #16]
  408204:	stp	x24, x23, [sp, #32]
  408208:	stp	x22, x21, [sp, #48]
  40820c:	stp	x20, x19, [sp, #64]
  408210:	mov	x29, sp
  408214:	cbz	x1, 4082b8 <ferror@plt+0x6d18>
  408218:	ldr	x25, [x0, #16]
  40821c:	mov	x20, x1
  408220:	mov	x19, x0
  408224:	cmp	x25, x1
  408228:	b.cs	4082c0 <ferror@plt+0x6d20>  // b.hs, b.nlast
  40822c:	sub	x0, x20, x25
  408230:	mov	w1, #0x8                   	// #8
  408234:	bl	4028c4 <ferror@plt+0x1324>
  408238:	mov	x8, #0xe38f                	// #58255
  40823c:	ldr	x21, [x19, #24]
  408240:	movk	x8, #0x8e38, lsl #16
  408244:	movk	x8, #0x38e3, lsl #32
  408248:	movk	x8, #0xe38e, lsl #48
  40824c:	umulh	x8, x0, x8
  408250:	lsr	x0, x8, #3
  408254:	mov	x1, x21
  408258:	bl	4028c4 <ferror@plt+0x1324>
  40825c:	cmn	x0, #0x1
  408260:	b.eq	4082dc <ferror@plt+0x6d3c>  // b.none
  408264:	cbz	x21, 4082c8 <ferror@plt+0x6d28>
  408268:	mov	x22, #0xe38f                	// #58255
  40826c:	movk	x22, #0x8e38, lsl #16
  408270:	movk	x22, #0x38e3, lsl #32
  408274:	movk	x22, #0xe38e, lsl #48
  408278:	umulh	x8, x20, x22
  40827c:	lsr	x9, x8, #3
  408280:	lsl	x9, x9, #3
  408284:	add	x8, x9, x8, lsr #3
  408288:	mov	w1, #0x8                   	// #8
  40828c:	mov	x0, x20
  408290:	sub	x26, x20, x8
  408294:	bl	4028c4 <ferror@plt+0x1324>
  408298:	umulh	x8, x0, x22
  40829c:	lsr	x22, x8, #3
  4082a0:	cbz	x25, 4082b0 <ferror@plt+0x6d10>
  4082a4:	ldr	x8, [x19, #8]
  4082a8:	subs	x22, x22, x8
  4082ac:	b.ls	4082fc <ferror@plt+0x6d5c>  // b.plast
  4082b0:	cbnz	x22, 408344 <ferror@plt+0x6da4>
  4082b4:	b	4083b4 <ferror@plt+0x6e14>
  4082b8:	mov	w0, wzr
  4082bc:	b	408434 <ferror@plt+0x6e94>
  4082c0:	ldr	x21, [x19, #24]
  4082c4:	cbnz	x21, 408268 <ferror@plt+0x6cc8>
  4082c8:	subs	x8, x25, x20
  4082cc:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4082d0:	mov	w0, wzr
  4082d4:	str	x8, [x19, #16]
  4082d8:	b	408434 <ferror@plt+0x6e94>
  4082dc:	ldp	x20, x19, [sp, #64]
  4082e0:	ldp	x22, x21, [sp, #48]
  4082e4:	ldp	x24, x23, [sp, #32]
  4082e8:	ldp	x26, x25, [sp, #16]
  4082ec:	mov	w0, #0x2                   	// #2
  4082f0:	mov	x1, xzr
  4082f4:	ldp	x29, x30, [sp], #80
  4082f8:	b	40265c <ferror@plt+0x10bc>
  4082fc:	mov	x8, #0xe38f                	// #58255
  408300:	movk	x8, #0x8e38, lsl #16
  408304:	movk	x8, #0x38e3, lsl #32
  408308:	movk	x8, #0xe38e, lsl #48
  40830c:	umulh	x8, x25, x8
  408310:	lsr	x11, x8, #3
  408314:	lsl	x11, x11, #3
  408318:	add	x8, x11, x8, lsr #3
  40831c:	mov	w9, #0x9                   	// #9
  408320:	subs	x8, x25, x8
  408324:	sub	x10, x9, x26
  408328:	csel	x8, x9, x8, eq  // eq = none
  40832c:	cmp	x26, #0x0
  408330:	csel	x9, x10, xzr, ne  // ne = any
  408334:	add	x8, x8, x9
  408338:	cmp	x8, #0x9
  40833c:	b.ls	4083b4 <ferror@plt+0x6e14>  // b.plast
  408340:	mov	w22, #0x1                   	// #1
  408344:	mov	x0, x21
  408348:	mov	x1, x22
  40834c:	bl	4028c4 <ferror@plt+0x1324>
  408350:	ldr	x8, [x19, #32]
  408354:	cmp	x0, #0x2
  408358:	mov	w9, #0x2                   	// #2
  40835c:	csel	x24, x0, x9, hi  // hi = pmore
  408360:	cmp	x24, x8
  408364:	b.ls	408384 <ferror@plt+0x6de4>  // b.plast
  408368:	ldr	x0, [x19]
  40836c:	lsl	x1, x24, #2
  408370:	bl	402914 <ferror@plt+0x1374>
  408374:	mov	x23, x0
  408378:	str	x0, [x19]
  40837c:	str	x24, [x19, #32]
  408380:	b	408388 <ferror@plt+0x6de8>
  408384:	ldr	x23, [x19]
  408388:	add	x0, x23, x22, lsl #2
  40838c:	lsl	x2, x21, #2
  408390:	mov	x1, x23
  408394:	lsl	x24, x22, #2
  408398:	bl	401260 <memmove@plt>
  40839c:	mov	x0, x23
  4083a0:	mov	w1, wzr
  4083a4:	mov	x2, x24
  4083a8:	bl	401370 <memset@plt>
  4083ac:	add	x8, x22, x21
  4083b0:	str	x8, [x19, #24]
  4083b4:	subs	x0, x25, x20
  4083b8:	b.cs	4083cc <ferror@plt+0x6e2c>  // b.hs, b.nlast
  4083bc:	stp	xzr, xzr, [x19, #8]
  4083c0:	cbnz	x26, 4083f8 <ferror@plt+0x6e58>
  4083c4:	mov	w20, wzr
  4083c8:	b	40840c <ferror@plt+0x6e6c>
  4083cc:	mov	w1, #0x8                   	// #8
  4083d0:	str	x0, [x19, #16]
  4083d4:	bl	4028c4 <ferror@plt+0x1324>
  4083d8:	mov	x8, #0xe38f                	// #58255
  4083dc:	movk	x8, #0x8e38, lsl #16
  4083e0:	movk	x8, #0x38e3, lsl #32
  4083e4:	movk	x8, #0xe38e, lsl #48
  4083e8:	umulh	x8, x0, x8
  4083ec:	lsr	x8, x8, #3
  4083f0:	str	x8, [x19, #8]
  4083f4:	cbz	x26, 4083c4 <ferror@plt+0x6e24>
  4083f8:	mov	w8, #0x9                   	// #9
  4083fc:	sub	x1, x8, x26
  408400:	mov	x0, x19
  408404:	bl	408df4 <ferror@plt+0x7854>
  408408:	mov	w20, w0
  40840c:	mov	x0, x19
  408410:	bl	404400 <ferror@plt+0x2e60>
  408414:	adrp	x8, 427000 <ferror@plt+0x25a60>
  408418:	ldr	x8, [x8, #584]
  40841c:	ldr	w9, [x8, #1128]
  408420:	ldr	w8, [x8, #1132]
  408424:	cmp	w9, w8
  408428:	ccmp	w20, #0x0, #0x0, ne  // ne = any
  40842c:	mov	w8, #0x8                   	// #8
  408430:	csel	w0, w20, w8, ne  // ne = any
  408434:	ldp	x20, x19, [sp, #64]
  408438:	ldp	x22, x21, [sp, #48]
  40843c:	ldp	x24, x23, [sp, #32]
  408440:	ldp	x26, x25, [sp, #16]
  408444:	ldp	x29, x30, [sp], #80
  408448:	ret
  40844c:	sub	sp, sp, #0x90
  408450:	stp	x29, x30, [sp, #64]
  408454:	stp	x26, x25, [sp, #80]
  408458:	stp	x24, x23, [sp, #96]
  40845c:	stp	x22, x21, [sp, #112]
  408460:	stp	x20, x19, [sp, #128]
  408464:	ldr	x8, [x1, #16]
  408468:	ldr	x9, [x0, #16]
  40846c:	mov	x20, x2
  408470:	add	x29, sp, #0x40
  408474:	add	x8, x8, x4
  408478:	cmp	x8, x9
  40847c:	csel	x23, x8, x9, hi  // hi = pmore
  408480:	mov	x2, x23
  408484:	mov	x21, x4
  408488:	mov	x19, x3
  40848c:	mov	x22, x1
  408490:	mov	x24, x0
  408494:	bl	405bdc <ferror@plt+0x463c>
  408498:	cmp	x20, x24
  40849c:	b.eq	4084d4 <ferror@plt+0x6f34>  // b.none
  4084a0:	ldr	x8, [x20, #32]
  4084a4:	cmp	x0, #0x2
  4084a8:	mov	w9, #0x2                   	// #2
  4084ac:	csel	x26, x0, x9, hi  // hi = pmore
  4084b0:	cmp	x26, x8
  4084b4:	b.ls	408514 <ferror@plt+0x6f74>  // b.plast
  4084b8:	ldr	x0, [x20]
  4084bc:	lsl	x1, x26, #2
  4084c0:	bl	402914 <ferror@plt+0x1374>
  4084c4:	mov	w25, wzr
  4084c8:	str	x0, [x20]
  4084cc:	str	x26, [x20, #32]
  4084d0:	b	408518 <ferror@plt+0x6f78>
  4084d4:	ldp	q0, q1, [x24]
  4084d8:	ldr	q2, [x24, #32]
  4084dc:	cmp	x0, #0x2
  4084e0:	mov	w8, #0x2                   	// #2
  4084e4:	csel	x25, x0, x8, hi  // hi = pmore
  4084e8:	lsl	x0, x25, #2
  4084ec:	stp	q1, q2, [sp, #32]
  4084f0:	str	q0, [sp, #16]
  4084f4:	bl	4028f4 <ferror@plt+0x1354>
  4084f8:	stp	xzr, x25, [x24, #24]
  4084fc:	strb	wzr, [x24, #40]
  408500:	stp	x0, xzr, [x24]
  408504:	str	xzr, [x24, #16]
  408508:	add	x0, sp, #0x10
  40850c:	mov	w25, #0x1                   	// #1
  408510:	b	40851c <ferror@plt+0x6f7c>
  408514:	mov	w25, wzr
  408518:	mov	x0, x24
  40851c:	ldr	x8, [x24, #24]
  408520:	cbz	x8, 408534 <ferror@plt+0x6f94>
  408524:	ldr	x8, [x24, #8]
  408528:	cbnz	x8, 408534 <ferror@plt+0x6f94>
  40852c:	ldr	x8, [x22, #8]
  408530:	cbz	x8, 40857c <ferror@plt+0x6fdc>
  408534:	mov	x1, x22
  408538:	mov	x2, x20
  40853c:	mov	x3, x19
  408540:	mov	x4, x21
  408544:	mov	x5, x23
  408548:	bl	40867c <ferror@plt+0x70dc>
  40854c:	mov	w20, w0
  408550:	cbz	w25, 40855c <ferror@plt+0x6fbc>
  408554:	ldr	x0, [sp, #16]
  408558:	bl	401480 <free@plt>
  40855c:	mov	w0, w20
  408560:	ldp	x20, x19, [sp, #128]
  408564:	ldp	x22, x21, [sp, #112]
  408568:	ldp	x24, x23, [sp, #96]
  40856c:	ldp	x26, x25, [sp, #80]
  408570:	ldp	x29, x30, [sp, #64]
  408574:	add	sp, sp, #0x90
  408578:	ret
  40857c:	cbnz	x21, 408534 <ferror@plt+0x6f94>
  408580:	ldr	x8, [x22, #24]
  408584:	cmp	x8, #0x1
  408588:	b.ne	408534 <ferror@plt+0x6f94>  // b.any
  40858c:	ldr	x8, [x22]
  408590:	add	x3, sp, #0x8
  408594:	mov	x2, x20
  408598:	ldrsw	x1, [x8]
  40859c:	bl	4085c4 <ferror@plt+0x7024>
  4085a0:	ldr	x8, [sp, #8]
  4085a4:	ldr	x9, [x19]
  4085a8:	mov	w20, w0
  4085ac:	cmp	x8, #0x0
  4085b0:	str	w8, [x9]
  4085b4:	cset	w8, ne  // ne = any
  4085b8:	str	x8, [x19, #24]
  4085bc:	cbnz	w25, 408554 <ferror@plt+0x6fb4>
  4085c0:	b	40855c <ferror@plt+0x6fbc>
  4085c4:	stp	x29, x30, [sp, #-48]!
  4085c8:	stp	x20, x19, [sp, #32]
  4085cc:	adrp	x20, 427000 <ferror@plt+0x25a60>
  4085d0:	ldr	x9, [x20, #584]
  4085d4:	str	x21, [sp, #16]
  4085d8:	ldr	x8, [x0, #24]
  4085dc:	mov	x19, x3
  4085e0:	ldr	w10, [x9, #1128]
  4085e4:	mov	x21, xzr
  4085e8:	mov	x29, sp
  4085ec:	cbz	x8, 408644 <ferror@plt+0x70a4>
  4085f0:	ldr	w11, [x9, #1132]
  4085f4:	cmp	w10, w11
  4085f8:	b.ne	408644 <ferror@plt+0x70a4>  // b.any
  4085fc:	ldr	x10, [x0]
  408600:	ldr	x11, [x2]
  408604:	mov	w13, #0xca00                	// #51712
  408608:	mov	x21, xzr
  40860c:	sub	x12, x8, #0x1
  408610:	movk	w13, #0x3b9a, lsl #16
  408614:	ldrsw	x14, [x10, x12, lsl #2]
  408618:	madd	x15, x21, x13, x14
  40861c:	udiv	x16, x15, x1
  408620:	str	w16, [x11, x12, lsl #2]
  408624:	ldr	w14, [x9, #1128]
  408628:	sub	x12, x12, #0x1
  40862c:	cmp	x12, x8
  408630:	msub	x21, x16, x1, x15
  408634:	b.cs	408644 <ferror@plt+0x70a4>  // b.hs, b.nlast
  408638:	ldr	w15, [x9, #1132]
  40863c:	cmp	w14, w15
  408640:	b.eq	408614 <ferror@plt+0x7074>  // b.none
  408644:	mov	x0, x2
  408648:	str	x8, [x2, #24]
  40864c:	bl	404400 <ferror@plt+0x2e60>
  408650:	str	x21, [x19]
  408654:	ldr	x8, [x20, #584]
  408658:	ldr	w9, [x8, #1128]
  40865c:	ldr	w8, [x8, #1132]
  408660:	ldp	x20, x19, [sp, #32]
  408664:	ldr	x21, [sp, #16]
  408668:	cmp	w9, w8
  40866c:	cset	w8, ne  // ne = any
  408670:	lsl	w0, w8, #3
  408674:	ldp	x29, x30, [sp], #48
  408678:	ret
  40867c:	sub	sp, sp, #0x80
  408680:	stp	x29, x30, [sp, #48]
  408684:	stp	x24, x23, [sp, #80]
  408688:	stp	x22, x21, [sp, #96]
  40868c:	stp	x20, x19, [sp, #112]
  408690:	ldr	x8, [x1, #24]
  408694:	str	x25, [sp, #64]
  408698:	add	x29, sp, #0x30
  40869c:	cbz	x8, 4087bc <ferror@plt+0x721c>
  4086a0:	ldr	x8, [x0, #24]
  4086a4:	mov	x20, x5
  4086a8:	mov	x19, x3
  4086ac:	mov	x23, x2
  4086b0:	mov	x22, x0
  4086b4:	cbz	x8, 4087d0 <ferror@plt+0x7230>
  4086b8:	ldr	x8, [x19, #32]
  4086bc:	mov	w9, #0x2                   	// #2
  4086c0:	mov	x25, x4
  4086c4:	mov	x21, x1
  4086c8:	cmp	x8, #0x2
  4086cc:	csel	x24, x8, x9, hi  // hi = pmore
  4086d0:	lsl	x0, x24, #2
  4086d4:	bl	4028f4 <ferror@plt+0x1354>
  4086d8:	stp	x0, xzr, [sp]
  4086dc:	mov	x0, x22
  4086e0:	mov	x1, x21
  4086e4:	mov	x2, x23
  4086e8:	mov	x3, x25
  4086ec:	stp	xzr, x24, [sp, #24]
  4086f0:	strb	wzr, [sp, #40]
  4086f4:	str	xzr, [sp, #16]
  4086f8:	bl	406f24 <ferror@plt+0x5984>
  4086fc:	mov	w24, w0
  408700:	cbnz	w0, 4087b0 <ferror@plt+0x7210>
  408704:	cmp	x25, #0x0
  408708:	csinc	x3, xzr, x20, eq  // eq = none
  40870c:	mov	x2, sp
  408710:	mov	x0, x23
  408714:	mov	x1, x21
  408718:	bl	4064c4 <ferror@plt+0x4f24>
  40871c:	mov	w24, w0
  408720:	cbnz	w0, 4087b0 <ferror@plt+0x7210>
  408724:	mov	x1, sp
  408728:	mov	x0, x22
  40872c:	bl	405b8c <ferror@plt+0x45ec>
  408730:	adrp	x4, 405000 <ferror@plt+0x3a60>
  408734:	mov	x5, x0
  408738:	add	x4, x4, #0xe3c
  40873c:	mov	x1, sp
  408740:	mov	w3, #0x1                   	// #1
  408744:	mov	x0, x22
  408748:	mov	x2, x19
  40874c:	bl	405d14 <ferror@plt+0x4774>
  408750:	mov	w24, w0
  408754:	cbnz	w0, 4087b0 <ferror@plt+0x7210>
  408758:	ldr	x8, [x19, #16]
  40875c:	cmp	x8, x20
  408760:	b.cs	408778 <ferror@plt+0x71d8>  // b.hs, b.nlast
  408764:	ldr	x9, [x19, #24]
  408768:	cbz	x9, 408778 <ferror@plt+0x71d8>
  40876c:	sub	x1, x20, x8
  408770:	mov	x0, x19
  408774:	bl	40810c <ferror@plt+0x6b6c>
  408778:	ldrb	w2, [x22, #40]
  40877c:	ldrb	w3, [x21, #40]
  408780:	ldrb	w23, [x19, #40]
  408784:	mov	x0, x19
  408788:	mov	x1, x20
  40878c:	bl	408f34 <ferror@plt+0x7994>
  408790:	ldr	x8, [x19, #24]
  408794:	mov	w24, wzr
  408798:	cmp	x8, #0x0
  40879c:	cset	w8, ne  // ne = any
  4087a0:	cmp	w23, #0x0
  4087a4:	cset	w9, ne  // ne = any
  4087a8:	and	w8, w9, w8
  4087ac:	strb	w8, [x19, #40]
  4087b0:	ldr	x0, [sp]
  4087b4:	bl	401480 <free@plt>
  4087b8:	b	4087ec <ferror@plt+0x724c>
  4087bc:	mov	w0, #0x3                   	// #3
  4087c0:	mov	x1, xzr
  4087c4:	bl	40265c <ferror@plt+0x10bc>
  4087c8:	mov	w24, w0
  4087cc:	b	4087ec <ferror@plt+0x724c>
  4087d0:	mov	w24, wzr
  4087d4:	stp	xzr, x20, [x23, #8]
  4087d8:	str	xzr, [x23, #24]
  4087dc:	strb	wzr, [x23, #40]
  4087e0:	stp	xzr, x20, [x19, #8]
  4087e4:	str	xzr, [x19, #24]
  4087e8:	strb	wzr, [x19, #40]
  4087ec:	mov	w0, w24
  4087f0:	ldp	x20, x19, [sp, #112]
  4087f4:	ldp	x22, x21, [sp, #96]
  4087f8:	ldp	x24, x23, [sp, #80]
  4087fc:	ldr	x25, [sp, #64]
  408800:	ldp	x29, x30, [sp, #48]
  408804:	add	sp, sp, #0x80
  408808:	ret
  40880c:	sub	sp, sp, #0x120
  408810:	stp	x29, x30, [sp, #208]
  408814:	stp	x28, x25, [sp, #224]
  408818:	stp	x24, x23, [sp, #240]
  40881c:	stp	x22, x21, [sp, #256]
  408820:	stp	x20, x19, [sp, #272]
  408824:	ldr	x8, [x2, #24]
  408828:	add	x29, sp, #0xd0
  40882c:	cbz	x8, 408844 <ferror@plt+0x72a4>
  408830:	ldrb	w9, [x1, #40]
  408834:	mov	x21, x1
  408838:	cbz	w9, 40884c <ferror@plt+0x72ac>
  40883c:	mov	w0, wzr
  408840:	b	408870 <ferror@plt+0x72d0>
  408844:	mov	w0, #0x3                   	// #3
  408848:	b	408870 <ferror@plt+0x72d0>
  40884c:	ldr	x9, [x0, #8]
  408850:	mov	x22, x0
  408854:	cbnz	x9, 40886c <ferror@plt+0x72cc>
  408858:	ldr	x9, [x21, #8]
  40885c:	cbnz	x9, 40886c <ferror@plt+0x72cc>
  408860:	ldr	x9, [x2, #8]
  408864:	mov	x20, x2
  408868:	cbz	x9, 40889c <ferror@plt+0x72fc>
  40886c:	mov	w0, #0x1                   	// #1
  408870:	mov	x1, xzr
  408874:	bl	40265c <ferror@plt+0x10bc>
  408878:	mov	w22, w0
  40887c:	mov	w0, w22
  408880:	ldp	x20, x19, [sp, #272]
  408884:	ldp	x22, x21, [sp, #256]
  408888:	ldp	x24, x23, [sp, #240]
  40888c:	ldp	x28, x25, [sp, #224]
  408890:	ldp	x29, x30, [sp, #208]
  408894:	add	sp, sp, #0x120
  408898:	ret
  40889c:	ldr	x9, [x3, #32]
  4088a0:	cmp	x8, #0x2
  4088a4:	mov	w24, #0x2                   	// #2
  4088a8:	csel	x23, x8, x24, hi  // hi = pmore
  4088ac:	mov	x19, x3
  4088b0:	cmp	x23, x9
  4088b4:	b.ls	4088d0 <ferror@plt+0x7330>  // b.plast
  4088b8:	ldr	x0, [x19]
  4088bc:	lsl	x1, x23, #2
  4088c0:	bl	402914 <ferror@plt+0x1374>
  4088c4:	str	x0, [x19]
  4088c8:	str	x23, [x19, #32]
  4088cc:	ldr	x8, [x20, #24]
  4088d0:	cmp	x8, #0x2
  4088d4:	csel	x23, x8, x24, hi  // hi = pmore
  4088d8:	lsl	x0, x23, #2
  4088dc:	bl	4028f4 <ferror@plt+0x1354>
  4088e0:	add	x8, sp, #0x8
  4088e4:	stp	xzr, x23, [x29, #-24]
  4088e8:	sturb	wzr, [x29, #-8]
  4088ec:	stp	x0, xzr, [x29, #-48]
  4088f0:	stur	xzr, [x29, #-32]
  4088f4:	str	x24, [sp, #96]
  4088f8:	stp	xzr, xzr, [sp, #72]
  4088fc:	str	x8, [sp, #64]
  408900:	ldr	x8, [x21, #24]
  408904:	add	x9, x8, #0x1
  408908:	cmp	x9, #0x2
  40890c:	csinc	x25, x24, x8, ls  // ls = plast
  408910:	lsl	x0, x25, #2
  408914:	bl	4028f4 <ferror@plt+0x1354>
  408918:	ldr	x9, [x19]
  40891c:	mov	x23, x0
  408920:	stp	x0, xzr, [sp, #16]
  408924:	mov	w8, #0x1                   	// #1
  408928:	sub	x2, x29, #0x30
  40892c:	mov	x0, x22
  408930:	mov	x1, x20
  408934:	mov	x3, xzr
  408938:	stp	xzr, x25, [sp, #40]
  40893c:	strb	wzr, [sp, #56]
  408940:	str	xzr, [sp, #32]
  408944:	strb	wzr, [sp, #104]
  408948:	stp	xzr, xzr, [sp, #72]
  40894c:	str	w24, [sp, #8]
  408950:	strb	wzr, [x19, #40]
  408954:	str	x8, [sp, #88]
  408958:	stp	xzr, xzr, [x19, #8]
  40895c:	str	x8, [x19, #24]
  408960:	str	w8, [x9]
  408964:	bl	4076cc <ferror@plt+0x612c>
  408968:	cbz	w0, 408974 <ferror@plt+0x73d4>
  40896c:	mov	w22, w0
  408970:	b	408aa4 <ferror@plt+0x7504>
  408974:	sub	x0, x29, #0x60
  408978:	mov	x1, x21
  40897c:	bl	404ce8 <ferror@plt+0x3748>
  408980:	adrp	x21, 406000 <ferror@plt+0x4a60>
  408984:	adrp	x23, 427000 <ferror@plt+0x25a60>
  408988:	add	x21, x21, #0x4c4
  40898c:	ldr	x8, [x23, #584]
  408990:	ldr	w10, [x8, #1128]
  408994:	ldr	w9, [x8, #1132]
  408998:	ldur	x11, [x29, #-72]
  40899c:	cmp	w10, w9
  4089a0:	ccmp	x11, #0x0, #0x4, eq  // eq = none
  4089a4:	b.eq	408a88 <ferror@plt+0x74e8>  // b.none
  4089a8:	sub	x0, x29, #0x60
  4089ac:	add	x1, sp, #0x40
  4089b0:	sub	x2, x29, #0x60
  4089b4:	add	x3, sp, #0x10
  4089b8:	mov	x4, xzr
  4089bc:	bl	40844c <ferror@plt+0x6eac>
  4089c0:	cbnz	w0, 408a80 <ferror@plt+0x74e0>
  4089c4:	ldr	x8, [sp, #40]
  4089c8:	cmp	x8, #0x1
  4089cc:	b.ne	408a38 <ferror@plt+0x7498>  // b.any
  4089d0:	ldr	x8, [sp, #24]
  4089d4:	cbnz	x8, 408a38 <ferror@plt+0x7498>
  4089d8:	ldr	x8, [sp, #16]
  4089dc:	ldr	w8, [x8]
  4089e0:	cmp	w8, #0x1
  4089e4:	b.ne	408a38 <ferror@plt+0x7498>  // b.any
  4089e8:	ldrb	w8, [sp, #56]
  4089ec:	cbnz	w8, 408a38 <ferror@plt+0x7498>
  4089f0:	sub	x1, x29, #0x30
  4089f4:	mov	x0, x19
  4089f8:	mov	x2, xzr
  4089fc:	bl	405bdc <ferror@plt+0x463c>
  408a00:	mov	x5, x0
  408a04:	sub	x1, x29, #0x30
  408a08:	add	x2, sp, #0x10
  408a0c:	mov	x0, x19
  408a10:	mov	x3, xzr
  408a14:	mov	x4, x21
  408a18:	bl	405d14 <ferror@plt+0x4774>
  408a1c:	cbnz	w0, 408a80 <ferror@plt+0x74e0>
  408a20:	add	x0, sp, #0x10
  408a24:	mov	x1, x20
  408a28:	mov	x2, x19
  408a2c:	mov	x3, xzr
  408a30:	bl	4076cc <ferror@plt+0x612c>
  408a34:	cbnz	w0, 408a80 <ferror@plt+0x74e0>
  408a38:	sub	x0, x29, #0x30
  408a3c:	sub	x1, x29, #0x30
  408a40:	mov	x2, xzr
  408a44:	bl	405bdc <ferror@plt+0x463c>
  408a48:	mov	x5, x0
  408a4c:	sub	x0, x29, #0x30
  408a50:	sub	x1, x29, #0x30
  408a54:	add	x2, sp, #0x10
  408a58:	mov	x3, xzr
  408a5c:	mov	x4, x21
  408a60:	bl	405d14 <ferror@plt+0x4774>
  408a64:	cbnz	w0, 408a80 <ferror@plt+0x74e0>
  408a68:	add	x0, sp, #0x10
  408a6c:	sub	x2, x29, #0x30
  408a70:	mov	x1, x20
  408a74:	mov	x3, xzr
  408a78:	bl	4076cc <ferror@plt+0x612c>
  408a7c:	cbz	w0, 40898c <ferror@plt+0x73ec>
  408a80:	mov	w22, w0
  408a84:	b	408a98 <ferror@plt+0x74f8>
  408a88:	ldr	w8, [x8, #1128]
  408a8c:	cmp	w8, w9
  408a90:	cset	w8, ne  // ne = any
  408a94:	lsl	w22, w8, #3
  408a98:	ldur	x0, [x29, #-96]
  408a9c:	bl	401480 <free@plt>
  408aa0:	ldr	x23, [sp, #16]
  408aa4:	mov	x0, x23
  408aa8:	bl	401480 <free@plt>
  408aac:	ldur	x0, [x29, #-48]
  408ab0:	bl	401480 <free@plt>
  408ab4:	b	40887c <ferror@plt+0x72dc>
  408ab8:	stp	x29, x30, [sp, #-64]!
  408abc:	stp	x24, x23, [sp, #16]
  408ac0:	ldr	x23, [x0, #24]
  408ac4:	ldr	x8, [x2, #32]
  408ac8:	stp	x22, x21, [sp, #32]
  408acc:	stp	x20, x19, [sp, #48]
  408ad0:	add	x9, x23, #0x1
  408ad4:	mov	x19, x2
  408ad8:	mov	x22, x0
  408adc:	cmp	x9, x8
  408ae0:	mov	x20, x1
  408ae4:	mov	x29, sp
  408ae8:	b.ls	408b18 <ferror@plt+0x7578>  // b.plast
  408aec:	cmp	x9, #0x2
  408af0:	mov	w10, #0x2                   	// #2
  408af4:	csel	x21, x9, x10, hi  // hi = pmore
  408af8:	cmp	x21, x8
  408afc:	b.ls	408b18 <ferror@plt+0x7578>  // b.plast
  408b00:	ldr	x0, [x19]
  408b04:	lsl	x1, x21, #2
  408b08:	bl	402914 <ferror@plt+0x1374>
  408b0c:	mov	x8, x21
  408b10:	str	x0, [x19]
  408b14:	str	x21, [x19, #32]
  408b18:	ldr	x21, [x19]
  408b1c:	lsl	x2, x8, #2
  408b20:	mov	w1, wzr
  408b24:	mov	x0, x21
  408b28:	bl	401370 <memset@plt>
  408b2c:	adrp	x24, 427000 <ferror@plt+0x25a60>
  408b30:	ldr	x8, [x24, #584]
  408b34:	mov	x9, xzr
  408b38:	ldr	w10, [x8, #1128]
  408b3c:	ldr	w11, [x8, #1132]
  408b40:	cbz	x23, 408b98 <ferror@plt+0x75f8>
  408b44:	cmp	w10, w11
  408b48:	mov	x10, x9
  408b4c:	b.ne	408b9c <ferror@plt+0x75fc>  // b.any
  408b50:	ldr	x12, [x22]
  408b54:	mov	w13, #0xca00                	// #51712
  408b58:	mov	x10, xzr
  408b5c:	mov	x9, xzr
  408b60:	movk	w13, #0x3b9a, lsl #16
  408b64:	ldrsw	x11, [x12, x10, lsl #2]
  408b68:	madd	x11, x11, x20, x9
  408b6c:	udiv	x9, x11, x13
  408b70:	msub	w11, w9, w13, w11
  408b74:	str	w11, [x21, x10, lsl #2]
  408b78:	ldr	w14, [x8, #1128]
  408b7c:	ldr	w11, [x8, #1132]
  408b80:	add	x10, x10, #0x1
  408b84:	cmp	x10, x23
  408b88:	b.cs	408b9c <ferror@plt+0x75fc>  // b.hs, b.nlast
  408b8c:	cmp	w14, w11
  408b90:	b.eq	408b64 <ferror@plt+0x75c4>  // b.none
  408b94:	b	408b9c <ferror@plt+0x75fc>
  408b98:	mov	x10, x9
  408b9c:	ldr	w8, [x8, #1128]
  408ba0:	cmp	w8, w11
  408ba4:	b.ne	408bb8 <ferror@plt+0x7618>  // b.any
  408ba8:	cmp	x9, #0x0
  408bac:	cinc	x8, x23, ne  // ne = any
  408bb0:	str	w9, [x21, x10, lsl #2]
  408bb4:	str	x8, [x19, #24]
  408bb8:	mov	x0, x19
  408bbc:	bl	404400 <ferror@plt+0x2e60>
  408bc0:	ldr	x8, [x24, #584]
  408bc4:	ldr	w9, [x8, #1128]
  408bc8:	ldr	w8, [x8, #1132]
  408bcc:	ldp	x20, x19, [sp, #48]
  408bd0:	ldp	x22, x21, [sp, #32]
  408bd4:	ldp	x24, x23, [sp, #16]
  408bd8:	cmp	w9, w8
  408bdc:	cset	w8, ne  // ne = any
  408be0:	lsl	w0, w8, #3
  408be4:	ldp	x29, x30, [sp], #64
  408be8:	ret
  408bec:	stp	x29, x30, [sp, #-96]!
  408bf0:	str	x27, [sp, #16]
  408bf4:	stp	x26, x25, [sp, #32]
  408bf8:	stp	x24, x23, [sp, #48]
  408bfc:	stp	x22, x21, [sp, #64]
  408c00:	stp	x20, x19, [sp, #80]
  408c04:	mov	x29, sp
  408c08:	cbz	x1, 408d48 <ferror@plt+0x77a8>
  408c0c:	ldr	x8, [x0, #24]
  408c10:	mov	x20, x1
  408c14:	mov	x19, x0
  408c18:	cbz	x8, 408ce4 <ferror@plt+0x7744>
  408c1c:	mov	x22, #0xe38f                	// #58255
  408c20:	movk	x22, #0x8e38, lsl #16
  408c24:	movk	x22, #0x38e3, lsl #32
  408c28:	movk	x22, #0xe38e, lsl #48
  408c2c:	ldr	x24, [x19, #16]
  408c30:	umulh	x9, x20, x22
  408c34:	lsr	x10, x9, #3
  408c38:	lsl	x10, x10, #3
  408c3c:	add	x9, x10, x9, lsr #3
  408c40:	umulh	x10, x24, x22
  408c44:	lsr	x11, x10, #3
  408c48:	mov	x25, x19
  408c4c:	lsl	x11, x11, #3
  408c50:	add	x10, x11, x10, lsr #3
  408c54:	ldr	x11, [x25, #8]!
  408c58:	mov	w23, #0x9                   	// #9
  408c5c:	sub	x21, x20, x9
  408c60:	subs	x9, x24, x10
  408c64:	mov	w1, #0x8                   	// #8
  408c68:	mov	x0, x20
  408c6c:	csel	x26, x23, x9, eq  // eq = none
  408c70:	sub	x27, x8, x11
  408c74:	bl	4028c4 <ferror@plt+0x1324>
  408c78:	add	x9, x26, x21
  408c7c:	umulh	x8, x0, x22
  408c80:	cmp	x9, #0x9
  408c84:	lsr	x8, x8, #3
  408c88:	cset	w9, hi  // hi = pmore
  408c8c:	sub	x8, x8, x9
  408c90:	csel	x1, x23, xzr, hi  // hi = pmore
  408c94:	subs	x8, x8, x27
  408c98:	mov	x0, x19
  408c9c:	csel	x22, xzr, x8, cc  // cc = lo, ul, last
  408ca0:	bl	40810c <ferror@plt+0x6b6c>
  408ca4:	ldr	x23, [x19, #24]
  408ca8:	mov	x0, x22
  408cac:	mov	x1, x23
  408cb0:	bl	4028c4 <ferror@plt+0x1324>
  408cb4:	ldr	x8, [x19, #32]
  408cb8:	cmp	x0, #0x2
  408cbc:	mov	w9, #0x2                   	// #2
  408cc0:	csel	x26, x0, x9, hi  // hi = pmore
  408cc4:	cmp	x26, x8
  408cc8:	b.ls	408d50 <ferror@plt+0x77b0>  // b.plast
  408ccc:	ldr	x0, [x19]
  408cd0:	lsl	x1, x26, #2
  408cd4:	bl	402914 <ferror@plt+0x1374>
  408cd8:	str	x0, [x19]
  408cdc:	str	x26, [x19, #32]
  408ce0:	b	408d54 <ferror@plt+0x77b4>
  408ce4:	ldr	x8, [x19, #16]
  408ce8:	mov	w1, #0x8                   	// #8
  408cec:	add	x0, x8, x20
  408cf0:	str	x0, [x19, #16]
  408cf4:	bl	4028c4 <ferror@plt+0x1324>
  408cf8:	mov	x8, #0xe38f                	// #58255
  408cfc:	movk	x8, #0x8e38, lsl #16
  408d00:	movk	x8, #0x38e3, lsl #32
  408d04:	movk	x8, #0xe38e, lsl #48
  408d08:	ldr	x9, [x19, #32]
  408d0c:	umulh	x8, x0, x8
  408d10:	lsr	x8, x8, #3
  408d14:	cmp	x8, #0x2
  408d18:	mov	w10, #0x2                   	// #2
  408d1c:	csel	x20, x8, x10, hi  // hi = pmore
  408d20:	cmp	x20, x9
  408d24:	b.ls	408d48 <ferror@plt+0x77a8>  // b.plast
  408d28:	ldr	x0, [x19]
  408d2c:	lsl	x1, x20, #2
  408d30:	bl	402914 <ferror@plt+0x1374>
  408d34:	mov	x8, x0
  408d38:	mov	w0, wzr
  408d3c:	str	x8, [x19]
  408d40:	str	x20, [x19, #32]
  408d44:	b	408dd8 <ferror@plt+0x7838>
  408d48:	mov	w0, wzr
  408d4c:	b	408dd8 <ferror@plt+0x7838>
  408d50:	ldr	x0, [x19]
  408d54:	add	x0, x0, x23, lsl #2
  408d58:	lsl	x2, x22, #2
  408d5c:	mov	w1, wzr
  408d60:	bl	401370 <memset@plt>
  408d64:	add	x8, x22, x23
  408d68:	str	x8, [x19, #24]
  408d6c:	stp	xzr, xzr, [x25]
  408d70:	cbz	x21, 408d84 <ferror@plt+0x77e4>
  408d74:	mov	x0, x19
  408d78:	mov	x1, x21
  408d7c:	bl	408df4 <ferror@plt+0x7854>
  408d80:	mov	w21, w0
  408d84:	add	x0, x24, x20
  408d88:	mov	w1, #0x8                   	// #8
  408d8c:	str	x0, [x19, #16]
  408d90:	mov	w20, #0x8                   	// #8
  408d94:	bl	4028c4 <ferror@plt+0x1324>
  408d98:	mov	x8, #0xe38f                	// #58255
  408d9c:	movk	x8, #0x8e38, lsl #16
  408da0:	movk	x8, #0x38e3, lsl #32
  408da4:	movk	x8, #0xe38e, lsl #48
  408da8:	umulh	x8, x0, x8
  408dac:	lsr	x8, x8, #3
  408db0:	mov	x0, x19
  408db4:	str	x8, [x19, #8]
  408db8:	bl	404400 <ferror@plt+0x2e60>
  408dbc:	adrp	x8, 427000 <ferror@plt+0x25a60>
  408dc0:	ldr	x8, [x8, #584]
  408dc4:	ldr	w9, [x8, #1128]
  408dc8:	ldr	w8, [x8, #1132]
  408dcc:	cmp	w9, w8
  408dd0:	ccmp	w21, #0x0, #0x0, ne  // ne = any
  408dd4:	csel	w0, w21, w20, ne  // ne = any
  408dd8:	ldp	x20, x19, [sp, #80]
  408ddc:	ldp	x22, x21, [sp, #64]
  408de0:	ldp	x24, x23, [sp, #48]
  408de4:	ldp	x26, x25, [sp, #32]
  408de8:	ldr	x27, [sp, #16]
  408dec:	ldp	x29, x30, [sp], #96
  408df0:	ret
  408df4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  408df8:	ldr	x8, [x8, #584]
  408dfc:	ldr	x9, [x0, #24]
  408e00:	ldr	x12, [x0]
  408e04:	ldr	w10, [x8, #1128]
  408e08:	ldr	w14, [x8, #1132]
  408e0c:	cbz	x9, 408e70 <ferror@plt+0x78d0>
  408e10:	cmp	w10, w14
  408e14:	b.ne	408e70 <ferror@plt+0x78d0>  // b.any
  408e18:	adrp	x11, 413000 <ferror@plt+0x11a60>
  408e1c:	mov	w14, #0x9                   	// #9
  408e20:	add	x11, x11, #0x9f0
  408e24:	sub	x14, x14, x1
  408e28:	ldr	x10, [x11, x1, lsl #3]
  408e2c:	ldr	x11, [x11, x14, lsl #3]
  408e30:	mov	x13, xzr
  408e34:	sub	x12, x12, #0x4
  408e38:	mov	x15, x9
  408e3c:	ldrsw	x16, [x12, x15, lsl #2]
  408e40:	udiv	x17, x16, x10
  408e44:	madd	w13, w13, w11, w17
  408e48:	str	w13, [x12, x15, lsl #2]
  408e4c:	ldr	w18, [x8, #1128]
  408e50:	ldr	w14, [x8, #1132]
  408e54:	sub	x13, x15, #0x2
  408e58:	cmp	x13, x9
  408e5c:	b.cs	408e70 <ferror@plt+0x78d0>  // b.hs, b.nlast
  408e60:	msub	x13, x17, x10, x16
  408e64:	cmp	w18, w14
  408e68:	sub	x15, x15, #0x1
  408e6c:	b.eq	408e3c <ferror@plt+0x789c>  // b.none
  408e70:	ldr	w8, [x8, #1128]
  408e74:	cmp	w8, w14
  408e78:	cset	w8, ne  // ne = any
  408e7c:	lsl	w0, w8, #3
  408e80:	ret
  408e84:	stp	x29, x30, [sp, #-64]!
  408e88:	tst	w2, #0x1
  408e8c:	mov	w8, #0x20                  	// #32
  408e90:	mov	w9, #0x2e                  	// #46
  408e94:	str	x23, [sp, #16]
  408e98:	stp	x22, x21, [sp, #32]
  408e9c:	stp	x20, x19, [sp, #48]
  408ea0:	mov	x29, sp
  408ea4:	mov	x19, x1
  408ea8:	mov	x20, x0
  408eac:	csel	w21, w9, w8, ne  // ne = any
  408eb0:	bl	4058f4 <ferror@plt+0x4354>
  408eb4:	mov	w0, w21
  408eb8:	bl	4025f8 <ferror@plt+0x1058>
  408ebc:	cmp	x19, #0x1
  408ec0:	b.eq	408ee8 <ferror@plt+0x7948>  // b.none
  408ec4:	mov	w8, #0x1                   	// #1
  408ec8:	mov	w22, #0x1                   	// #1
  408ecc:	add	x9, x22, x22, lsl #2
  408ed0:	add	x8, x8, #0x1
  408ed4:	cmp	x19, x8
  408ed8:	lsl	x22, x9, #1
  408edc:	b.ne	408ecc <ferror@plt+0x792c>  // b.any
  408ee0:	cbnz	x19, 408eec <ferror@plt+0x794c>
  408ee4:	b	408f20 <ferror@plt+0x7980>
  408ee8:	mov	w22, #0x1                   	// #1
  408eec:	mov	x23, #0xcccccccccccccccc    	// #-3689348814741910324
  408ef0:	movk	x23, #0xcccd
  408ef4:	udiv	x8, x20, x22
  408ef8:	msub	x20, x8, x22, x20
  408efc:	and	w8, w8, #0xff
  408f00:	add	w21, w8, #0x30
  408f04:	bl	4058f4 <ferror@plt+0x4354>
  408f08:	mov	w0, w21
  408f0c:	bl	4025f8 <ferror@plt+0x1058>
  408f10:	umulh	x8, x22, x23
  408f14:	subs	x19, x19, #0x1
  408f18:	lsr	x22, x8, #3
  408f1c:	b.ne	408ef4 <ferror@plt+0x7954>  // b.any
  408f20:	ldp	x20, x19, [sp, #48]
  408f24:	ldp	x22, x21, [sp, #32]
  408f28:	ldr	x23, [sp, #16]
  408f2c:	ldp	x29, x30, [sp], #64
  408f30:	ret
  408f34:	stp	x29, x30, [sp, #-48]!
  408f38:	ldr	x9, [x0, #16]
  408f3c:	str	x21, [sp, #16]
  408f40:	stp	x20, x19, [sp, #32]
  408f44:	mov	w19, w3
  408f48:	mov	x20, x0
  408f4c:	mov	x8, x1
  408f50:	subs	x1, x9, x1
  408f54:	mov	w21, w2
  408f58:	mov	x29, sp
  408f5c:	b.cs	408f70 <ferror@plt+0x79d0>  // b.hs, b.nlast
  408f60:	sub	x1, x8, x9
  408f64:	mov	x0, x20
  408f68:	bl	40810c <ferror@plt+0x6b6c>
  408f6c:	b	408f78 <ferror@plt+0x79d8>
  408f70:	mov	x0, x20
  408f74:	bl	404310 <ferror@plt+0x2d70>
  408f78:	mov	x0, x20
  408f7c:	bl	404400 <ferror@plt+0x2e60>
  408f80:	ldr	x8, [x20, #24]
  408f84:	cbz	x8, 408f94 <ferror@plt+0x79f4>
  408f88:	eor	w8, w21, w19
  408f8c:	and	w8, w8, #0x1
  408f90:	strb	w8, [x20, #40]
  408f94:	ldp	x20, x19, [sp, #32]
  408f98:	ldr	x21, [sp, #16]
  408f9c:	ldp	x29, x30, [sp], #48
  408fa0:	ret
  408fa4:	stp	x29, x30, [sp, #-48]!
  408fa8:	stp	x22, x21, [sp, #16]
  408fac:	stp	x20, x19, [sp, #32]
  408fb0:	ldr	x8, [x0, #24]
  408fb4:	mov	x21, x0
  408fb8:	mov	x19, x2
  408fbc:	mov	x29, sp
  408fc0:	subs	x8, x8, x1
  408fc4:	b.ls	409010 <ferror@plt+0x7a70>  // b.plast
  408fc8:	ldr	x9, [x21]
  408fcc:	ldr	x0, [x3]
  408fd0:	stp	xzr, x1, [x19, #16]
  408fd4:	lsl	x22, x1, #2
  408fd8:	add	x1, x9, x1, lsl #2
  408fdc:	lsl	x2, x8, #2
  408fe0:	mov	x20, x3
  408fe4:	stp	xzr, x8, [x3, #16]
  408fe8:	str	xzr, [x3, #8]
  408fec:	str	xzr, [x19, #8]
  408ff0:	bl	401250 <memcpy@plt>
  408ff4:	ldr	x0, [x19]
  408ff8:	ldr	x1, [x21]
  408ffc:	mov	x2, x22
  409000:	bl	401250 <memcpy@plt>
  409004:	mov	x0, x20
  409008:	bl	404400 <ferror@plt+0x2e60>
  40900c:	b	40901c <ferror@plt+0x7a7c>
  409010:	mov	x0, x19
  409014:	mov	x1, x21
  409018:	bl	404c64 <ferror@plt+0x36c4>
  40901c:	mov	x0, x19
  409020:	ldp	x20, x19, [sp, #32]
  409024:	ldp	x22, x21, [sp, #16]
  409028:	ldp	x29, x30, [sp], #48
  40902c:	b	404400 <ferror@plt+0x2e60>
  409030:	adrp	x8, 427000 <ferror@plt+0x25a60>
  409034:	ldr	x8, [x8, #584]
  409038:	ldr	w12, [x8, #1128]
  40903c:	ldr	w9, [x8, #1132]
  409040:	cbz	x2, 4090e8 <ferror@plt+0x7b48>
  409044:	cmp	w12, w9
  409048:	b.ne	4090e8 <ferror@plt+0x7b48>  // b.any
  40904c:	mov	w10, #0x3600                	// #13824
  409050:	mov	w11, #0xc9ff                	// #51711
  409054:	mov	x13, xzr
  409058:	mov	w14, wzr
  40905c:	movk	w10, #0xc465, lsl #16
  409060:	movk	w11, #0x3b9a, lsl #16
  409064:	ldr	w15, [x0]
  409068:	ldr	w16, [x1, x13, lsl #2]
  40906c:	add	x13, x13, #0x1
  409070:	add	w14, w15, w14
  409074:	add	w15, w14, w16
  409078:	cmp	w15, w11
  40907c:	add	w16, w15, w10
  409080:	csel	w16, w16, w15, gt
  409084:	str	w16, [x0], #4
  409088:	ldr	w16, [x8, #1128]
  40908c:	cset	w14, gt
  409090:	cmp	x13, x2
  409094:	b.cs	4090a0 <ferror@plt+0x7b00>  // b.hs, b.nlast
  409098:	cmp	w16, w12
  40909c:	b.eq	409064 <ferror@plt+0x7ac4>  // b.none
  4090a0:	ldr	w12, [x8, #1128]
  4090a4:	cmp	w15, w11
  4090a8:	b.le	4090ec <ferror@plt+0x7b4c>
  4090ac:	cmp	w12, w9
  4090b0:	b.ne	4090ec <ferror@plt+0x7b4c>  // b.any
  4090b4:	mov	w12, #0x1                   	// #1
  4090b8:	ldr	w13, [x0]
  4090bc:	add	w12, w13, w12
  4090c0:	cmp	w12, w11
  4090c4:	add	w13, w12, w10
  4090c8:	csel	w12, w13, w12, gt
  4090cc:	str	w12, [x0], #4
  4090d0:	ldr	w13, [x8, #1128]
  4090d4:	cset	w12, gt
  4090d8:	b.le	4090ec <ferror@plt+0x7b4c>
  4090dc:	cmp	w13, w9
  4090e0:	b.eq	4090b8 <ferror@plt+0x7b18>  // b.none
  4090e4:	b	4090ec <ferror@plt+0x7b4c>
  4090e8:	ldr	wzr, [x8, #1128]
  4090ec:	ldr	w8, [x8, #1128]
  4090f0:	cmp	w8, w9
  4090f4:	cset	w8, ne  // ne = any
  4090f8:	lsl	w0, w8, #3
  4090fc:	ret
  409100:	adrp	x8, 427000 <ferror@plt+0x25a60>
  409104:	ldr	x8, [x8, #584]
  409108:	ldr	w11, [x8, #1128]
  40910c:	ldr	w9, [x8, #1132]
  409110:	cbz	x2, 4091b4 <ferror@plt+0x7c14>
  409114:	cmp	w11, w9
  409118:	b.ne	4091b4 <ferror@plt+0x7c14>  // b.any
  40911c:	mov	w10, #0xca00                	// #51712
  409120:	mov	x12, xzr
  409124:	mov	w13, wzr
  409128:	movk	w10, #0x3b9a, lsl #16
  40912c:	ldr	w15, [x1, x12, lsl #2]
  409130:	ldr	w14, [x0]
  409134:	add	x12, x12, #0x1
  409138:	add	w15, w15, w13
  40913c:	add	w16, w14, w10
  409140:	cmp	w15, w14
  409144:	csel	w16, w16, w14, gt
  409148:	sub	w16, w16, w15
  40914c:	str	w16, [x0], #4
  409150:	ldr	w16, [x8, #1128]
  409154:	cset	w13, gt
  409158:	cmp	x12, x2
  40915c:	b.cs	409168 <ferror@plt+0x7bc8>  // b.hs, b.nlast
  409160:	cmp	w16, w11
  409164:	b.eq	40912c <ferror@plt+0x7b8c>  // b.none
  409168:	ldr	w11, [x8, #1128]
  40916c:	cmp	w15, w14
  409170:	b.le	4091b8 <ferror@plt+0x7c18>
  409174:	cmp	w11, w9
  409178:	b.ne	4091b8 <ferror@plt+0x7c18>  // b.any
  40917c:	mov	w11, #0x1                   	// #1
  409180:	ldr	w13, [x0]
  409184:	add	w12, w13, w10
  409188:	cmp	w13, w11
  40918c:	csel	w12, w12, w13, lt  // lt = tstop
  409190:	sub	w12, w12, w11
  409194:	str	w12, [x0], #4
  409198:	ldr	w12, [x8, #1128]
  40919c:	cmp	w13, w11
  4091a0:	cset	w11, lt  // lt = tstop
  4091a4:	b.ge	4091b8 <ferror@plt+0x7c18>  // b.tcont
  4091a8:	cmp	w12, w9
  4091ac:	b.eq	409180 <ferror@plt+0x7be0>  // b.none
  4091b0:	b	4091b8 <ferror@plt+0x7c18>
  4091b4:	ldr	wzr, [x8, #1128]
  4091b8:	ldr	w8, [x8, #1128]
  4091bc:	cmp	w8, w9
  4091c0:	cset	w8, ne  // ne = any
  4091c4:	lsl	w0, w8, #3
  4091c8:	ret
  4091cc:	ldr	x9, [x1, #24]
  4091d0:	ldr	w8, [x0, x2, lsl #2]
  4091d4:	cmp	x9, x2
  4091d8:	b.ls	4091ec <ferror@plt+0x7c4c>  // b.plast
  4091dc:	cbz	w8, 4091f8 <ferror@plt+0x7c58>
  4091e0:	ldr	x1, [x1]
  4091e4:	add	x2, x2, #0x1
  4091e8:	b	4042a4 <ferror@plt+0x2d04>
  4091ec:	cbz	w8, 409200 <ferror@plt+0x7c60>
  4091f0:	mov	w0, #0x1                   	// #1
  4091f4:	ret
  4091f8:	mov	x0, #0xffffffffffffffff    	// #-1
  4091fc:	ret
  409200:	ldr	x1, [x1]
  409204:	b	4042a4 <ferror@plt+0x2d04>
  409208:	stp	x29, x30, [sp, #-32]!
  40920c:	stp	x20, x19, [sp, #16]
  409210:	ldr	x8, [x1, #8]
  409214:	mov	x29, sp
  409218:	cbz	x8, 409230 <ferror@plt+0x7c90>
  40921c:	ldp	x20, x19, [sp, #16]
  409220:	mov	w0, #0x1                   	// #1
  409224:	mov	x1, xzr
  409228:	ldp	x29, x30, [sp], #32
  40922c:	b	40265c <ferror@plt+0x10bc>
  409230:	mov	x20, x1
  409234:	mov	x1, x0
  409238:	mov	x0, x2
  40923c:	mov	x19, x3
  409240:	bl	404c64 <ferror@plt+0x36c4>
  409244:	mov	x0, x20
  409248:	mov	x1, x19
  40924c:	ldp	x20, x19, [sp, #16]
  409250:	ldp	x29, x30, [sp], #32
  409254:	b	405b24 <ferror@plt+0x4584>
  409258:	sub	sp, sp, #0x70
  40925c:	stp	x26, x25, [sp, #48]
  409260:	stp	x24, x23, [sp, #64]
  409264:	stp	x22, x21, [sp, #80]
  409268:	adrp	x22, 411000 <ferror@plt+0xfa60>
  40926c:	adrp	x21, 411000 <ferror@plt+0xfa60>
  409270:	adrp	x26, 411000 <ferror@plt+0xfa60>
  409274:	adrp	x23, 411000 <ferror@plt+0xfa60>
  409278:	stp	x28, x27, [sp, #32]
  40927c:	stp	x20, x19, [sp, #96]
  409280:	mov	x19, x1
  409284:	mov	w20, w0
  409288:	mov	w27, wzr
  40928c:	mov	w28, wzr
  409290:	adrp	x8, 427000 <ferror@plt+0x25a60>
  409294:	add	x22, x22, #0x6b8
  409298:	add	x21, x21, #0x518
  40929c:	adrp	x25, 427000 <ferror@plt+0x25a60>
  4092a0:	add	x26, x26, #0x500
  4092a4:	add	x23, x23, #0x4d6
  4092a8:	stp	x29, x30, [sp, #16]
  4092ac:	add	x29, sp, #0x10
  4092b0:	str	wzr, [sp, #4]
  4092b4:	str	wzr, [x8, #552]
  4092b8:	add	x4, sp, #0x4
  4092bc:	mov	w0, w20
  4092c0:	mov	x1, x19
  4092c4:	mov	x2, x22
  4092c8:	mov	x3, x21
  4092cc:	bl	401450 <getopt_long@plt>
  4092d0:	cmp	w0, #0x4f
  4092d4:	b.gt	4092e0 <ferror@plt+0x7d40>
  4092d8:	cbz	w0, 4092b8 <ferror@plt+0x7d18>
  4092dc:	b	409498 <ferror@plt+0x7ef8>
  4092e0:	sub	w8, w0, #0x65
  4092e4:	cmp	w8, #0x13
  4092e8:	b.hi	409324 <ferror@plt+0x7d84>  // b.pmore
  4092ec:	adr	x9, 4092fc <ferror@plt+0x7d5c>
  4092f0:	ldrb	w10, [x26, x8]
  4092f4:	add	x9, x9, x10, lsl #2
  4092f8:	br	x9
  4092fc:	ldr	x8, [x25, #584]
  409300:	adrp	x9, 427000 <ferror@plt+0x25a60>
  409304:	ldr	x1, [x9, #544]
  409308:	add	x24, x8, #0x4b8
  40930c:	mov	x0, x24
  409310:	bl	401a0c <ferror@plt+0x46c>
  409314:	mov	x0, x24
  409318:	mov	x1, x23
  40931c:	bl	401a0c <ferror@plt+0x46c>
  409320:	b	4092b8 <ferror@plt+0x7d18>
  409324:	cmp	w0, #0x50
  409328:	b.eq	409484 <ferror@plt+0x7ee4>  // b.none
  40932c:	cmp	w0, #0x56
  409330:	b.ne	409540 <ferror@plt+0x7fa0>  // b.any
  409334:	mov	w27, #0x1                   	// #1
  409338:	mov	w28, #0x1                   	// #1
  40933c:	b	4092b8 <ferror@plt+0x7d18>
  409340:	ldr	x8, [x25, #584]
  409344:	ldr	x9, [x8, #1248]
  409348:	ldrh	w10, [x8, #1138]
  40934c:	ldrb	w9, [x9]
  409350:	orr	w10, w10, #0x10
  409354:	strh	w10, [x8, #1138]
  409358:	cmp	w9, #0x64
  40935c:	b.ne	4092b8 <ferror@plt+0x7d18>  // b.any
  409360:	b	409558 <ferror@plt+0x7fb8>
  409364:	ldr	x8, [x25, #584]
  409368:	ldr	x9, [x8, #1248]
  40936c:	ldrh	w10, [x8, #1138]
  409370:	ldrb	w9, [x9]
  409374:	orr	w10, w10, #0x8
  409378:	strh	w10, [x8, #1138]
  40937c:	cmp	w9, #0x64
  409380:	b.ne	4092b8 <ferror@plt+0x7d18>  // b.any
  409384:	b	409570 <ferror@plt+0x7fd0>
  409388:	ldr	x8, [x25, #584]
  40938c:	ldr	x9, [x8, #1248]
  409390:	ldrh	w10, [x8, #1138]
  409394:	ldrb	w9, [x9]
  409398:	orr	w10, w10, #0x2
  40939c:	strh	w10, [x8, #1138]
  4093a0:	cmp	w9, #0x64
  4093a4:	b.ne	4092b8 <ferror@plt+0x7d18>  // b.any
  4093a8:	b	409568 <ferror@plt+0x7fc8>
  4093ac:	adrp	x8, 427000 <ferror@plt+0x25a60>
  4093b0:	ldr	x24, [x25, #584]
  4093b4:	ldr	x0, [x8, #544]
  4093b8:	add	x1, sp, #0x8
  4093bc:	str	x0, [x24, #1112]
  4093c0:	bl	403ee0 <ferror@plt+0x2940>
  4093c4:	cbnz	w0, 4095c4 <ferror@plt+0x8024>
  4093c8:	ldr	x1, [sp, #8]
  4093cc:	add	x24, x24, #0x4b8
  4093d0:	mov	x0, x24
  4093d4:	bl	401a0c <ferror@plt+0x46c>
  4093d8:	mov	x0, x24
  4093dc:	mov	x1, x23
  4093e0:	bl	401a0c <ferror@plt+0x46c>
  4093e4:	ldr	x0, [sp, #8]
  4093e8:	bl	401480 <free@plt>
  4093ec:	b	4092b8 <ferror@plt+0x7d18>
  4093f0:	ldr	x8, [x25, #584]
  4093f4:	ldrh	w9, [x8, #1138]
  4093f8:	orr	w9, w9, #0x20
  4093fc:	strh	w9, [x8, #1138]
  409400:	b	4092b8 <ferror@plt+0x7d18>
  409404:	ldr	x8, [x25, #584]
  409408:	ldr	x9, [x8, #1248]
  40940c:	ldrh	w10, [x8, #1138]
  409410:	ldrb	w9, [x9]
  409414:	orr	w10, w10, #0x40
  409418:	strh	w10, [x8, #1138]
  40941c:	cmp	w9, #0x64
  409420:	b.ne	4092b8 <ferror@plt+0x7d18>  // b.any
  409424:	b	409578 <ferror@plt+0x7fd8>
  409428:	ldr	x8, [x25, #584]
  40942c:	ldr	x0, [x8, #1256]
  409430:	bl	402490 <ferror@plt+0xef0>
  409434:	mov	w27, #0x1                   	// #1
  409438:	b	4092b8 <ferror@plt+0x7d18>
  40943c:	ldr	x8, [x25, #584]
  409440:	ldr	x9, [x8, #1248]
  409444:	ldrh	w10, [x8, #1138]
  409448:	ldrb	w9, [x9]
  40944c:	orr	w10, w10, #0x4
  409450:	strh	w10, [x8, #1138]
  409454:	cmp	w9, #0x64
  409458:	b.ne	4092b8 <ferror@plt+0x7d18>  // b.any
  40945c:	b	409560 <ferror@plt+0x7fc0>
  409460:	ldr	x8, [x25, #584]
  409464:	ldr	x9, [x8, #1248]
  409468:	ldrh	w10, [x8, #1138]
  40946c:	ldrb	w9, [x9]
  409470:	orr	w10, w10, #0x1
  409474:	strh	w10, [x8, #1138]
  409478:	cmp	w9, #0x64
  40947c:	b.eq	4092b8 <ferror@plt+0x7d18>  // b.none
  409480:	b	409550 <ferror@plt+0x7fb0>
  409484:	ldr	x8, [x25, #584]
  409488:	ldrh	w9, [x8, #1138]
  40948c:	orr	w9, w9, #0x80
  409490:	strh	w9, [x8, #1138]
  409494:	b	4092b8 <ferror@plt+0x7d18>
  409498:	cmn	w0, #0x1
  40949c:	b.ne	409540 <ferror@plt+0x7fa0>  // b.any
  4094a0:	tbz	w28, #0, 4094ac <ferror@plt+0x7f0c>
  4094a4:	mov	x0, xzr
  4094a8:	bl	402490 <ferror@plt+0xef0>
  4094ac:	tbnz	w27, #0, 4095e4 <ferror@plt+0x8044>
  4094b0:	ldr	x21, [x25, #584]
  4094b4:	ldr	x8, [x21, #1216]
  4094b8:	cmp	x8, #0x1
  4094bc:	b.hi	4094d0 <ferror@plt+0x7f30>  // b.pmore
  4094c0:	ldr	x8, [x21, #1248]
  4094c4:	ldrb	w8, [x8]
  4094c8:	cmp	w8, #0x64
  4094cc:	b.ne	4094dc <ferror@plt+0x7f3c>  // b.any
  4094d0:	ldrh	w8, [x21, #1138]
  4094d4:	orr	w8, w8, #0x8
  4094d8:	strh	w8, [x21, #1138]
  4094dc:	adrp	x23, 427000 <ferror@plt+0x25a60>
  4094e0:	ldrsw	x22, [x23, #552]
  4094e4:	ldr	x0, [x19, x22, lsl #3]
  4094e8:	cbz	x0, 409504 <ferror@plt+0x7f64>
  4094ec:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4094f0:	add	x1, x1, #0x6c8
  4094f4:	bl	401460 <strcmp@plt>
  4094f8:	cbnz	w0, 409504 <ferror@plt+0x7f64>
  4094fc:	add	w22, w22, #0x1
  409500:	str	w22, [x23, #552]
  409504:	cmp	w22, w20
  409508:	str	w22, [sp, #4]
  40950c:	b.ge	409548 <ferror@plt+0x7fa8>  // b.tcont
  409510:	add	x0, x21, #0x490
  409514:	add	x1, x19, w22, sxtw #3
  409518:	bl	4018ac <ferror@plt+0x30c>
  40951c:	ldr	w8, [sp, #4]
  409520:	add	w8, w8, #0x1
  409524:	cmp	w8, w20
  409528:	str	w8, [sp, #4]
  40952c:	b.ge	409548 <ferror@plt+0x7fa8>  // b.tcont
  409530:	ldr	x9, [x25, #584]
  409534:	add	x1, x19, w8, sxtw #3
  409538:	add	x0, x9, #0x490
  40953c:	b	409518 <ferror@plt+0x7f78>
  409540:	mov	w0, #0x4                   	// #4
  409544:	b	4095c4 <ferror@plt+0x8024>
  409548:	mov	w0, wzr
  40954c:	b	4095c4 <ferror@plt+0x8024>
  409550:	mov	w2, #0x78                  	// #120
  409554:	b	40957c <ferror@plt+0x7fdc>
  409558:	mov	w2, #0x6c                  	// #108
  40955c:	b	40957c <ferror@plt+0x7fdc>
  409560:	mov	w2, #0x73                  	// #115
  409564:	b	40957c <ferror@plt+0x7fdc>
  409568:	mov	w2, #0x77                  	// #119
  40956c:	b	40957c <ferror@plt+0x7fdc>
  409570:	mov	w2, #0x71                  	// #113
  409574:	b	40957c <ferror@plt+0x7fdc>
  409578:	mov	w2, #0x67                  	// #103
  40957c:	adrp	x9, 411000 <ferror@plt+0xfa60>
  409580:	mov	x8, xzr
  409584:	add	x9, x9, #0x530
  409588:	str	wzr, [sp, #4]
  40958c:	ldr	w10, [x9]
  409590:	cmp	w10, w2
  409594:	b.eq	4095ac <ferror@plt+0x800c>  // b.none
  409598:	add	x8, x8, #0x1
  40959c:	cmp	x8, #0xc
  4095a0:	add	x9, x9, #0x20
  4095a4:	str	w8, [sp, #4]
  4095a8:	b.ne	40958c <ferror@plt+0x7fec>  // b.any
  4095ac:	and	x8, x8, #0xffffffff
  4095b0:	lsl	x8, x8, #5
  4095b4:	ldr	x3, [x21, x8]
  4095b8:	mov	w0, #0x9                   	// #9
  4095bc:	mov	x1, xzr
  4095c0:	bl	40265c <ferror@plt+0x10bc>
  4095c4:	ldp	x20, x19, [sp, #96]
  4095c8:	ldp	x22, x21, [sp, #80]
  4095cc:	ldp	x24, x23, [sp, #64]
  4095d0:	ldp	x26, x25, [sp, #48]
  4095d4:	ldp	x28, x27, [sp, #32]
  4095d8:	ldp	x29, x30, [sp, #16]
  4095dc:	add	sp, sp, #0x70
  4095e0:	ret
  4095e4:	mov	w0, wzr
  4095e8:	bl	401290 <exit@plt>
  4095ec:	sub	sp, sp, #0x70
  4095f0:	add	x8, x0, #0x130
  4095f4:	add	x9, x0, #0x180
  4095f8:	tst	w2, #0x1
  4095fc:	stp	x29, x30, [sp, #64]
  409600:	stp	x20, x19, [sp, #96]
  409604:	csel	x20, x8, x9, ne  // ne = any
  409608:	ldr	x8, [x20, #8]
  40960c:	add	x9, x0, #0x158
  409610:	add	x10, x0, #0x1a8
  409614:	add	x29, sp, #0x40
  409618:	csel	x19, x9, x10, ne  // ne = any
  40961c:	str	x21, [sp, #80]
  409620:	mov	w21, w2
  409624:	stp	x1, x8, [x29, #-16]
  409628:	sub	x1, x29, #0x10
  40962c:	add	x2, x29, #0x18
  409630:	mov	x0, x19
  409634:	bl	401c3c <ferror@plt+0x69c>
  409638:	tbz	w0, #0, 409678 <ferror@plt+0x80d8>
  40963c:	and	w1, w21, #0x1
  409640:	mov	x0, sp
  409644:	bl	40c29c <ferror@plt+0xacfc>
  409648:	mov	x1, sp
  40964c:	mov	x0, x20
  409650:	bl	4018ac <ferror@plt+0x30c>
  409654:	ldr	x1, [x29, #24]
  409658:	mov	x0, x19
  40965c:	bl	401b54 <ferror@plt+0x5b4>
  409660:	ldur	x8, [x29, #-16]
  409664:	mov	x19, x0
  409668:	mov	x0, x8
  40966c:	bl	402934 <ferror@plt+0x1394>
  409670:	str	x0, [x19]
  409674:	b	409688 <ferror@plt+0x80e8>
  409678:	ldr	x1, [x29, #24]
  40967c:	mov	x0, x19
  409680:	bl	401b54 <ferror@plt+0x5b4>
  409684:	mov	x19, x0
  409688:	ldr	x0, [x19, #8]
  40968c:	ldp	x20, x19, [sp, #96]
  409690:	ldr	x21, [sp, #80]
  409694:	ldp	x29, x30, [sp, #64]
  409698:	add	sp, sp, #0x70
  40969c:	ret
  4096a0:	stp	x29, x30, [sp, #-32]!
  4096a4:	str	x19, [sp, #16]
  4096a8:	mov	x19, x0
  4096ac:	add	x0, x0, #0x8
  4096b0:	mov	x29, sp
  4096b4:	bl	404c64 <ferror@plt+0x36c4>
  4096b8:	ldr	x8, [x19, #32]
  4096bc:	cbz	x8, 4096cc <ferror@plt+0x812c>
  4096c0:	ldrb	w8, [x19, #48]
  4096c4:	eor	w8, w8, #0x1
  4096c8:	strb	w8, [x19, #48]
  4096cc:	ldr	x19, [sp, #16]
  4096d0:	ldp	x29, x30, [sp], #32
  4096d4:	ret
  4096d8:	stp	x29, x30, [sp, #-32]!
  4096dc:	str	x19, [sp, #16]
  4096e0:	mov	x19, x0
  4096e4:	mov	x0, x1
  4096e8:	mov	x29, sp
  4096ec:	bl	4040d4 <ferror@plt+0x2b34>
  4096f0:	cbz	x0, 409700 <ferror@plt+0x8160>
  4096f4:	ldr	x19, [sp, #16]
  4096f8:	ldp	x29, x30, [sp], #32
  4096fc:	ret
  409700:	add	x0, x19, #0x8
  409704:	ldr	x19, [sp, #16]
  409708:	ldp	x29, x30, [sp], #32
  40970c:	b	4040f8 <ferror@plt+0x2b58>
  409710:	stp	x29, x30, [sp, #-32]!
  409714:	stp	x20, x19, [sp, #16]
  409718:	add	x20, x0, #0x8
  40971c:	mov	x0, x20
  409720:	mov	x29, sp
  409724:	mov	x19, x1
  409728:	bl	404c64 <ferror@plt+0x36c4>
  40972c:	ldr	x1, [x19, #16]
  409730:	mov	x0, x20
  409734:	ldp	x20, x19, [sp, #16]
  409738:	ldp	x29, x30, [sp], #32
  40973c:	b	404310 <ferror@plt+0x2d70>
  409740:	sub	sp, sp, #0x60
  409744:	mov	w8, #0xa                   	// #10
  409748:	mov	w2, #0x318                 	// #792
  40974c:	mov	w1, wzr
  409750:	stp	x29, x30, [sp, #32]
  409754:	str	x23, [sp, #48]
  409758:	stp	x22, x21, [sp, #64]
  40975c:	stp	x20, x19, [sp, #80]
  409760:	add	x29, sp, #0x20
  409764:	mov	x19, x0
  409768:	str	x8, [sp]
  40976c:	bl	401370 <memset@plt>
  409770:	mov	x21, xzr
  409774:	mov	x22, xzr
  409778:	mov	w23, #0x18                  	// #24
  40977c:	stp	xzr, xzr, [sp, #16]
  409780:	str	xzr, [sp, #8]
  409784:	str	xzr, [x29, #24]
  409788:	add	x20, x19, x23
  40978c:	mov	w1, #0x8                   	// #8
  409790:	mov	x0, x20
  409794:	mov	x2, xzr
  409798:	bl	4016bc <ferror@plt+0x11c>
  40979c:	ldr	x8, [sp]
  4097a0:	cmp	x21, #0x10
  4097a4:	mov	x1, sp
  4097a8:	mov	x0, x20
  4097ac:	csel	x8, xzr, x8, eq  // eq = none
  4097b0:	str	x8, [sp]
  4097b4:	bl	4018ac <ferror@plt+0x30c>
  4097b8:	ldr	x8, [sp]
  4097bc:	cmp	x22, #0x2
  4097c0:	add	x22, x22, #0x1
  4097c4:	add	x23, x23, #0x28
  4097c8:	str	x8, [x19, x21]
  4097cc:	add	x21, x21, #0x8
  4097d0:	str	x22, [x29, #24]
  4097d4:	b.cc	409788 <ferror@plt+0x81e8>  // b.lo, b.ul, b.last
  4097d8:	adrp	x21, 427000 <ferror@plt+0x25a60>
  4097dc:	ldr	x8, [x21, #584]
  4097e0:	ldr	x8, [x8, #1248]
  4097e4:	ldrb	w8, [x8]
  4097e8:	cmp	w8, #0x64
  4097ec:	b.ne	40983c <ferror@plt+0x829c>  // b.any
  4097f0:	add	x20, x19, #0x1d0
  4097f4:	mov	w1, #0x8                   	// #8
  4097f8:	mov	x0, x20
  4097fc:	mov	x2, xzr
  409800:	bl	4016bc <ferror@plt+0x11c>
  409804:	add	x1, x29, #0x18
  409808:	mov	x0, x20
  40980c:	str	xzr, [x29, #24]
  409810:	bl	4018ac <ferror@plt+0x30c>
  409814:	add	x20, x19, #0x200
  409818:	mov	w8, #0x100                 	// #256
  40981c:	add	x1, x19, #0x290
  409820:	mov	w2, #0x21                  	// #33
  409824:	mov	x0, x20
  409828:	str	x8, [x19, #504]
  40982c:	bl	404c08 <ferror@plt+0x3668>
  409830:	ldr	x1, [x19, #504]
  409834:	mov	x0, x20
  409838:	bl	404d84 <ferror@plt+0x37e4>
  40983c:	add	x20, x19, #0x230
  409840:	add	x1, x19, #0x314
  409844:	mov	w2, #0x1                   	// #1
  409848:	mov	x0, x20
  40984c:	bl	404c08 <ferror@plt+0x3668>
  409850:	mov	x0, x20
  409854:	bl	4040f8 <ferror@plt+0x2b58>
  409858:	ldr	x8, [x21, #584]
  40985c:	ldr	x8, [x8, #1248]
  409860:	ldrb	w8, [x8]
  409864:	cmp	w8, #0x64
  409868:	b.eq	409878 <ferror@plt+0x82d8>  // b.none
  40986c:	add	x0, x19, #0x260
  409870:	mov	w1, #0x2                   	// #2
  409874:	bl	404c1c <ferror@plt+0x367c>
  409878:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  40987c:	add	x0, x19, #0xe0
  409880:	add	x2, x2, #0x23c
  409884:	mov	w1, #0xe0                  	// #224
  409888:	bl	4016bc <ferror@plt+0x11c>
  40988c:	add	x0, x19, #0x108
  409890:	mov	w1, #0x10                  	// #16
  409894:	mov	x2, xzr
  409898:	bl	4016bc <ferror@plt+0x11c>
  40989c:	adrp	x0, 413000 <ferror@plt+0x11a60>
  4098a0:	add	x0, x0, #0x7a8
  4098a4:	bl	402934 <ferror@plt+0x1394>
  4098a8:	mov	x1, x0
  4098ac:	mov	x0, x19
  4098b0:	bl	409960 <ferror@plt+0x83c0>
  4098b4:	adrp	x0, 413000 <ferror@plt+0x11a60>
  4098b8:	add	x0, x0, #0x7af
  4098bc:	bl	402934 <ferror@plt+0x1394>
  4098c0:	mov	x1, x0
  4098c4:	mov	x0, x19
  4098c8:	bl	409960 <ferror@plt+0x83c0>
  4098cc:	adrp	x20, 401000 <memcpy@plt-0x250>
  4098d0:	add	x20, x20, #0xbc4
  4098d4:	add	x0, x19, #0x130
  4098d8:	mov	w1, #0x28                  	// #40
  4098dc:	mov	x2, x20
  4098e0:	bl	4016bc <ferror@plt+0x11c>
  4098e4:	add	x0, x19, #0x158
  4098e8:	mov	w1, #0x10                  	// #16
  4098ec:	mov	x2, xzr
  4098f0:	bl	4016bc <ferror@plt+0x11c>
  4098f4:	add	x0, x19, #0x180
  4098f8:	mov	w1, #0x28                  	// #40
  4098fc:	mov	x2, x20
  409900:	bl	4016bc <ferror@plt+0x11c>
  409904:	add	x0, x19, #0x1a8
  409908:	mov	w1, #0x10                  	// #16
  40990c:	mov	x2, xzr
  409910:	bl	4016bc <ferror@plt+0x11c>
  409914:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  409918:	add	x0, x19, #0x90
  40991c:	add	x2, x2, #0x4a8
  409920:	mov	w1, #0x38                  	// #56
  409924:	bl	4016bc <ferror@plt+0x11c>
  409928:	add	x19, x19, #0xb8
  40992c:	mov	w1, #0x18                  	// #24
  409930:	mov	x0, x19
  409934:	mov	x2, xzr
  409938:	bl	4016bc <ferror@plt+0x11c>
  40993c:	add	x1, sp, #0x8
  409940:	mov	x0, x19
  409944:	bl	4018ac <ferror@plt+0x30c>
  409948:	ldp	x20, x19, [sp, #80]
  40994c:	ldp	x22, x21, [sp, #64]
  409950:	ldr	x23, [sp, #48]
  409954:	ldp	x29, x30, [sp, #32]
  409958:	add	sp, sp, #0x60
  40995c:	ret
  409960:	sub	sp, sp, #0x130
  409964:	stp	x29, x30, [sp, #240]
  409968:	stp	x22, x21, [sp, #272]
  40996c:	stp	x20, x19, [sp, #288]
  409970:	ldr	x8, [x0, #232]
  409974:	add	x29, sp, #0xf0
  409978:	add	x21, x0, #0x108
  40997c:	mov	x19, x1
  409980:	mov	x20, x0
  409984:	stp	x1, x8, [x29, #-16]
  409988:	sub	x1, x29, #0x10
  40998c:	add	x2, x29, #0x18
  409990:	mov	x0, x21
  409994:	str	x28, [sp, #256]
  409998:	bl	401c3c <ferror@plt+0x69c>
  40999c:	ldr	x1, [x29, #24]
  4099a0:	mov	w22, w0
  4099a4:	mov	x0, x21
  4099a8:	bl	401b54 <ferror@plt+0x5b4>
  4099ac:	ldr	x1, [x0, #8]
  4099b0:	str	x1, [x29, #24]
  4099b4:	tbz	w22, #0, 4099d4 <ferror@plt+0x8434>
  4099b8:	mov	x0, sp
  4099bc:	mov	x1, x19
  4099c0:	bl	40c130 <ferror@plt+0xab90>
  4099c4:	add	x0, x20, #0xe0
  4099c8:	mov	x1, sp
  4099cc:	bl	4018ac <ferror@plt+0x30c>
  4099d0:	b	4099e8 <ferror@plt+0x8448>
  4099d4:	add	x0, x20, #0xe0
  4099d8:	bl	401b54 <ferror@plt+0x5b4>
  4099dc:	bl	40c1c8 <ferror@plt+0xac28>
  4099e0:	mov	x0, x19
  4099e4:	bl	401480 <free@plt>
  4099e8:	ldr	x0, [x29, #24]
  4099ec:	ldp	x20, x19, [sp, #288]
  4099f0:	ldp	x22, x21, [sp, #272]
  4099f4:	ldr	x28, [sp, #256]
  4099f8:	ldp	x29, x30, [sp, #240]
  4099fc:	add	sp, sp, #0x130
  409a00:	ret
  409a04:	stp	x29, x30, [sp, #-32]!
  409a08:	stp	x20, x19, [sp, #16]
  409a0c:	mov	x19, x1
  409a10:	mov	x20, x0
  409a14:	mov	x0, x1
  409a18:	mov	x1, x2
  409a1c:	mov	x29, sp
  409a20:	bl	40c130 <ferror@plt+0xab90>
  409a24:	add	x0, x20, #0xe0
  409a28:	mov	x1, x19
  409a2c:	ldp	x20, x19, [sp, #16]
  409a30:	ldp	x29, x30, [sp], #32
  409a34:	b	4018ac <ferror@plt+0x30c>
  409a38:	stp	x29, x30, [sp, #-48]!
  409a3c:	stp	x20, x19, [sp, #32]
  409a40:	ldr	x8, [x0, #192]
  409a44:	str	x21, [sp, #16]
  409a48:	add	x21, x0, #0xb8
  409a4c:	mov	w19, w1
  409a50:	mov	x20, x0
  409a54:	sub	x1, x8, #0x1
  409a58:	mov	x0, x21
  409a5c:	mov	x29, sp
  409a60:	bl	401750 <ferror@plt+0x1b0>
  409a64:	ldr	x1, [x20, #152]
  409a68:	add	x0, x20, #0x90
  409a6c:	bl	401750 <ferror@plt+0x1b0>
  409a70:	add	x0, x20, #0xe0
  409a74:	mov	x1, xzr
  409a78:	bl	401b54 <ferror@plt+0x5b4>
  409a7c:	mov	x20, x0
  409a80:	mov	x0, x21
  409a84:	mov	x1, xzr
  409a88:	bl	401bac <ferror@plt+0x60c>
  409a8c:	ldr	x8, [x20, #8]
  409a90:	mov	w10, #0x7fffffff            	// #2147483647
  409a94:	str	x8, [x0, #8]
  409a98:	adrp	x8, 427000 <ferror@plt+0x25a60>
  409a9c:	ldr	x8, [x8, #584]
  409aa0:	ldr	w9, [x8, #1128]
  409aa4:	cmp	w9, w10
  409aa8:	b.ne	409ab4 <ferror@plt+0x8514>  // b.any
  409aac:	mov	w19, #0x7                   	// #7
  409ab0:	b	409b20 <ferror@plt+0x8580>
  409ab4:	ldr	w9, [x8, #1128]
  409ab8:	cbz	w19, 409acc <ferror@plt+0x852c>
  409abc:	tst	w19, #0xfffffff7
  409ac0:	str	w9, [x8, #1132]
  409ac4:	b.ne	409b20 <ferror@plt+0x8580>  // b.any
  409ac8:	b	409af0 <ferror@plt+0x8550>
  409acc:	cbz	w9, 409ae8 <ferror@plt+0x8548>
  409ad0:	ldr	w9, [x8, #1128]
  409ad4:	mov	w10, #0x7fffffff            	// #2147483647
  409ad8:	cmp	w9, w10
  409adc:	b.eq	409ae8 <ferror@plt+0x8548>  // b.none
  409ae0:	ldrb	w9, [x8, #1138]
  409ae4:	tbnz	w9, #5, 409aac <ferror@plt+0x850c>
  409ae8:	ldr	w9, [x8, #1128]
  409aec:	str	w9, [x8, #1132]
  409af0:	ldrh	w8, [x8, #1138]
  409af4:	mov	w9, #0x120                 	// #288
  409af8:	tst	w8, w9
  409afc:	b.eq	409aac <ferror@plt+0x850c>  // b.none
  409b00:	adrp	x19, 427000 <ferror@plt+0x25a60>
  409b04:	ldr	x1, [x19, #536]
  409b08:	adrp	x0, 413000 <ferror@plt+0x11a60>
  409b0c:	add	x0, x0, #0xaf8
  409b10:	bl	4025c0 <ferror@plt+0x1020>
  409b14:	ldr	x0, [x19, #536]
  409b18:	bl	402954 <ferror@plt+0x13b4>
  409b1c:	mov	w19, wzr
  409b20:	mov	w0, w19
  409b24:	ldp	x20, x19, [sp, #32]
  409b28:	ldr	x21, [sp, #16]
  409b2c:	ldp	x29, x30, [sp], #48
  409b30:	ret
  409b34:	stp	x29, x30, [sp, #-96]!
  409b38:	stp	x28, x27, [sp, #16]
  409b3c:	stp	x26, x25, [sp, #32]
  409b40:	stp	x24, x23, [sp, #48]
  409b44:	stp	x22, x21, [sp, #64]
  409b48:	stp	x20, x19, [sp, #80]
  409b4c:	mov	x29, sp
  409b50:	sub	sp, sp, #0x280
  409b54:	add	x20, x0, #0xb8
  409b58:	mov	x19, x0
  409b5c:	mov	x0, x20
  409b60:	mov	x1, xzr
  409b64:	bl	401bac <ferror@plt+0x60c>
  409b68:	ldr	x1, [x0]
  409b6c:	mov	x22, x0
  409b70:	add	x0, x19, #0xe0
  409b74:	str	x0, [sp, #88]
  409b78:	bl	401b54 <ferror@plt+0x5b4>
  409b7c:	adrp	x21, 427000 <ferror@plt+0x25a60>
  409b80:	ldr	x8, [x21, #584]
  409b84:	ldr	x28, [x0]
  409b88:	ldr	w11, [x8, #1128]
  409b8c:	ldr	w9, [x8, #1132]
  409b90:	add	x10, x8, #0x468
  409b94:	cmp	w11, w9
  409b98:	b.ne	40b160 <ferror@plt+0x9bc0>  // b.any
  409b9c:	mov	x25, x22
  409ba0:	ldr	x9, [x25, #8]!
  409ba4:	ldr	x24, [x0, #8]
  409ba8:	mov	x27, x0
  409bac:	cmp	x9, x24
  409bb0:	b.cs	40b168 <ferror@plt+0x9bc8>  // b.hs, b.nlast
  409bb4:	add	x10, x19, #0x90
  409bb8:	str	x10, [sp, #80]
  409bbc:	add	x10, x19, #0x1d0
  409bc0:	add	x11, x19, #0x130
  409bc4:	str	x10, [sp, #40]
  409bc8:	add	x10, sp, #0xb0
  409bcc:	stp	x11, x20, [sp, #56]
  409bd0:	add	x11, x19, #0x200
  409bd4:	str	x11, [sp, #16]
  409bd8:	sub	x11, x29, #0x48
  409bdc:	add	x12, x19, #0x180
  409be0:	add	x10, x10, #0x8
  409be4:	str	x12, [sp, #24]
  409be8:	add	x12, x19, #0x18
  409bec:	str	x10, [sp, #72]
  409bf0:	add	x10, x11, #0x8
  409bf4:	str	x12, [sp, #32]
  409bf8:	str	x10, [sp, #48]
  409bfc:	add	x10, x9, #0x1
  409c00:	str	x10, [x25]
  409c04:	ldrb	w26, [x28, x9]
  409c08:	cmp	w26, #0x5b
  409c0c:	b.hi	40a878 <ferror@plt+0x92d8>  // b.pmore
  409c10:	adrp	x11, 414000 <ferror@plt+0x12a60>
  409c14:	add	x11, x11, #0x230
  409c18:	adr	x9, 409c28 <ferror@plt+0x8688>
  409c1c:	ldrh	w10, [x11, x26, lsl #1]
  409c20:	add	x9, x9, x10, lsl #2
  409c24:	br	x9
  409c28:	mov	x0, x19
  409c2c:	mov	w1, w26
  409c30:	bl	40b4dc <ferror@plt+0x9f3c>
  409c34:	mov	w23, w0
  409c38:	b	40b128 <ferror@plt+0x9b88>
  409c3c:	sub	x1, x29, #0x48
  409c40:	sub	x2, x29, #0x10
  409c44:	sub	x3, x29, #0x80
  409c48:	sub	x4, x29, #0x50
  409c4c:	mov	x0, x19
  409c50:	bl	40be40 <ferror@plt+0xa8a0>
  409c54:	mov	w23, w0
  409c58:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  409c5c:	adrp	x8, 413000 <ferror@plt+0x11a60>
  409c60:	sub	x20, x26, #0x7
  409c64:	add	x8, x8, #0xa88
  409c68:	ldur	x23, [x29, #-16]
  409c6c:	ldur	x24, [x29, #-80]
  409c70:	ldr	x8, [x8, x20, lsl #3]
  409c74:	ldr	x2, [x19, #16]
  409c78:	mov	x0, x23
  409c7c:	mov	x1, x24
  409c80:	blr	x8
  409c84:	ldr	x25, [sp, #72]
  409c88:	mov	x1, x0
  409c8c:	mov	x0, x25
  409c90:	bl	404c1c <ferror@plt+0x367c>
  409c94:	adrp	x8, 413000 <ferror@plt+0x11a60>
  409c98:	add	x8, x8, #0xa40
  409c9c:	ldr	x8, [x8, x20, lsl #3]
  409ca0:	ldr	x3, [x19, #16]
  409ca4:	mov	x0, x23
  409ca8:	mov	x1, x24
  409cac:	mov	x2, x25
  409cb0:	blr	x8
  409cb4:	mov	w23, w0
  409cb8:	cbz	w0, 40a12c <ferror@plt+0x8b8c>
  409cbc:	mov	x0, x25
  409cc0:	b	409da0 <ferror@plt+0x8800>
  409cc4:	sub	x1, x29, #0x48
  409cc8:	sub	x2, x29, #0x10
  409ccc:	sub	x3, x29, #0x80
  409cd0:	sub	x4, x29, #0x50
  409cd4:	mov	x0, x19
  409cd8:	bl	40be40 <ferror@plt+0xa8a0>
  409cdc:	mov	w23, w0
  409ce0:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  409ce4:	cmp	w26, #0x17
  409ce8:	b.ne	40a104 <ferror@plt+0x8b64>  // b.any
  409cec:	ldur	x0, [x29, #-16]
  409cf0:	bl	4040d4 <ferror@plt+0x2b34>
  409cf4:	cbnz	x0, 40a158 <ferror@plt+0x8bb8>
  409cf8:	ldr	x0, [sp, #72]
  409cfc:	mov	w1, #0x2                   	// #2
  409d00:	bl	404c1c <ferror@plt+0x367c>
  409d04:	b	40a180 <ferror@plt+0x8be0>
  409d08:	sub	x1, x29, #0x80
  409d0c:	sub	x2, x29, #0x10
  409d10:	mov	x0, x19
  409d14:	bl	40b1c4 <ferror@plt+0x9c24>
  409d18:	mov	w23, w0
  409d1c:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  409d20:	orr	w23, w26, #0x1
  409d24:	cmp	w23, #0x23
  409d28:	cset	w8, ne  // ne = any
  409d2c:	cmp	w26, #0x2
  409d30:	cset	w9, cc  // cc = lo, ul, last
  409d34:	and	w20, w9, w8
  409d38:	cmp	w20, #0x1
  409d3c:	b.ne	409d54 <ferror@plt+0x87b4>  // b.any
  409d40:	ldur	x1, [x29, #-16]
  409d44:	ldr	x0, [sp, #48]
  409d48:	mov	w8, #0x5                   	// #5
  409d4c:	stur	w8, [x29, #-72]
  409d50:	bl	404ce8 <ferror@plt+0x3748>
  409d54:	ldr	x0, [sp, #80]
  409d58:	mov	w8, #0x6                   	// #6
  409d5c:	mov	w9, #0x1c                  	// #28
  409d60:	cmp	w26, #0x23
  409d64:	mov	w10, #0x28                  	// #40
  409d68:	str	w8, [sp, #176]
  409d6c:	bfxil	w9, w26, #0, #1
  409d70:	cinc	w8, w10, eq  // eq = none
  409d74:	cmp	w23, #0x23
  409d78:	add	x1, sp, #0xb0
  409d7c:	csel	w23, w9, w8, ne  // ne = any
  409d80:	bl	4018ac <ferror@plt+0x30c>
  409d84:	mov	x0, x19
  409d88:	mov	w1, w23
  409d8c:	bl	40b4dc <ferror@plt+0x9f3c>
  409d90:	mov	w23, w0
  409d94:	cbz	w20, 40ab74 <ferror@plt+0x95d4>
  409d98:	cbz	w23, 40ab58 <ferror@plt+0x95b8>
  409d9c:	ldr	x0, [sp, #48]
  409da0:	bl	404c5c <ferror@plt+0x36bc>
  409da4:	b	40ab74 <ferror@plt+0x95d4>
  409da8:	sub	x1, x29, #0x48
  409dac:	sub	x2, x29, #0x80
  409db0:	mov	x0, x19
  409db4:	mov	x3, xzr
  409db8:	bl	40baa4 <ferror@plt+0xa504>
  409dbc:	mov	w23, w0
  409dc0:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  409dc4:	sub	w8, w26, #0x37
  409dc8:	cmp	w8, #0x2
  409dcc:	b.cs	40aa10 <ferror@plt+0x9470>  // b.hs, b.nlast
  409dd0:	ldr	x8, [x21, #584]
  409dd4:	cmp	w26, #0x37
  409dd8:	ldr	x8, [x8, #1248]
  409ddc:	ldrb	w10, [x8]
  409de0:	b.ne	40ab7c <ferror@plt+0x95dc>  // b.any
  409de4:	ldur	x9, [x29, #-72]
  409de8:	cmp	w10, #0x64
  409dec:	ldr	w8, [x9]
  409df0:	b.eq	40adbc <ferror@plt+0x981c>  // b.none
  409df4:	cmp	w8, #0x2
  409df8:	b.ne	40adbc <ferror@plt+0x981c>  // b.any
  409dfc:	ldur	x8, [x29, #-128]
  409e00:	ldr	x1, [x8, #8]
  409e04:	b	40af68 <ferror@plt+0x99c8>
  409e08:	sub	x1, x29, #0x48
  409e0c:	sub	x2, x29, #0x80
  409e10:	mov	x0, x19
  409e14:	bl	40b1c4 <ferror@plt+0x9c24>
  409e18:	mov	w23, w0
  409e1c:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  409e20:	ldur	x24, [x29, #-128]
  409e24:	ldr	x0, [sp, #72]
  409e28:	ldr	x1, [x24, #24]
  409e2c:	bl	404c1c <ferror@plt+0x367c>
  409e30:	adrp	x8, 413000 <ferror@plt+0x11a60>
  409e34:	add	x8, x8, #0xad0
  409e38:	add	x8, x8, x26, lsl #3
  409e3c:	ldur	x8, [x8, #-32]
  409e40:	add	x0, sp, #0xb0
  409e44:	mov	x1, x24
  409e48:	blr	x8
  409e4c:	ldr	x24, [sp, #80]
  409e50:	mov	w8, #0x5                   	// #5
  409e54:	mov	w1, #0x1                   	// #1
  409e58:	str	w8, [sp, #176]
  409e5c:	mov	x0, x24
  409e60:	bl	401750 <ferror@plt+0x1b0>
  409e64:	add	x1, sp, #0xb0
  409e68:	mov	x0, x24
  409e6c:	bl	4018ac <ferror@plt+0x30c>
  409e70:	b	40b128 <ferror@plt+0x9b88>
  409e74:	add	x8, x19, x26, lsl #3
  409e78:	sub	x8, x8, #0x1a0
  409e7c:	ldr	x1, [x8]
  409e80:	ldr	x0, [sp, #72]
  409e84:	sub	w20, w26, #0x2b
  409e88:	bl	404d40 <ferror@plt+0x37a0>
  409e8c:	str	w20, [sp, #176]
  409e90:	ldr	x20, [sp, #64]
  409e94:	b	40a86c <ferror@plt+0x92cc>
  409e98:	add	x8, x8, x26, lsl #3
  409e9c:	ldr	x1, [x8, #664]
  409ea0:	ldr	x0, [sp, #72]
  409ea4:	bl	404d40 <ferror@plt+0x37a0>
  409ea8:	mov	w8, #0x5                   	// #5
  409eac:	b	409f80 <ferror@plt+0x89e0>
  409eb0:	mov	x0, x19
  409eb4:	mov	w1, w26
  409eb8:	mov	x2, xzr
  409ebc:	bl	40b260 <ferror@plt+0x9cc0>
  409ec0:	b	409c34 <ferror@plt+0x8694>
  409ec4:	mov	x0, x20
  409ec8:	mov	x1, xzr
  409ecc:	bl	401bac <ferror@plt+0x60c>
  409ed0:	ldr	x8, [x21, #584]
  409ed4:	mov	x22, x0
  409ed8:	ldr	x8, [x8, #1248]
  409edc:	ldrb	w8, [x8]
  409ee0:	cmp	w8, #0x64
  409ee4:	b.ne	409f14 <ferror@plt+0x8974>  // b.any
  409ee8:	ldr	x8, [x22, #16]
  409eec:	ldr	x9, [x19, #152]
  409ef0:	cmp	w26, #0x46
  409ef4:	cinc	x8, x8, eq  // eq = none
  409ef8:	cmp	x9, x8
  409efc:	b.cs	409f14 <ferror@plt+0x8974>  // b.hs, b.nlast
  409f00:	mov	w0, #0x10                  	// #16
  409f04:	mov	x1, xzr
  409f08:	bl	40265c <ferror@plt+0x10bc>
  409f0c:	mov	w23, w0
  409f10:	cbnz	w0, 40b104 <ferror@plt+0x9b64>
  409f14:	ldr	x1, [x22]
  409f18:	ldr	x0, [sp, #88]
  409f1c:	bl	401b54 <ferror@plt+0x5b4>
  409f20:	mov	x25, x0
  409f24:	mov	w8, #0x5                   	// #5
  409f28:	cmp	w26, #0x46
  409f2c:	str	w8, [sp, #176]
  409f30:	b.ne	40a13c <ferror@plt+0x8b9c>  // b.any
  409f34:	sub	x1, x29, #0x80
  409f38:	sub	x2, x29, #0x48
  409f3c:	mov	x0, x19
  409f40:	mov	x3, xzr
  409f44:	bl	40baa4 <ferror@plt+0xa504>
  409f48:	cbnz	w0, 40acb4 <ferror@plt+0x9714>
  409f4c:	ldur	x1, [x29, #-72]
  409f50:	ldr	x0, [sp, #72]
  409f54:	bl	404ce8 <ferror@plt+0x3748>
  409f58:	ldr	x20, [sp, #56]
  409f5c:	ldp	x26, x27, [sp, #24]
  409f60:	b	40aa7c <ferror@plt+0x94dc>
  409f64:	mov	x0, x28
  409f68:	mov	x1, x25
  409f6c:	bl	40b204 <ferror@plt+0x9c64>
  409f70:	cmp	w26, #0x31
  409f74:	str	x0, [sp, #184]
  409f78:	b.ne	40a984 <ferror@plt+0x93e4>  // b.any
  409f7c:	mov	w8, #0x2                   	// #2
  409f80:	str	w8, [sp, #176]
  409f84:	b	40a86c <ferror@plt+0x92cc>
  409f88:	sub	w8, w26, #0x2c
  409f8c:	str	w8, [sp, #112]
  409f90:	b	40a290 <ferror@plt+0x8cf0>
  409f94:	sub	x1, x29, #0x80
  409f98:	sub	x2, x29, #0x10
  409f9c:	mov	x0, x19
  409fa0:	mov	x3, xzr
  409fa4:	bl	40baa4 <ferror@plt+0xa504>
  409fa8:	mov	w23, w0
  409fac:	cbnz	w0, 40b104 <ferror@plt+0x9b64>
  409fb0:	cmp	w26, #0x4f
  409fb4:	b.ne	40ab8c <ferror@plt+0x95ec>  // b.any
  409fb8:	mov	x0, x28
  409fbc:	mov	x1, x25
  409fc0:	bl	40b204 <ferror@plt+0x9c64>
  409fc4:	mov	x22, x0
  409fc8:	mov	x0, x28
  409fcc:	mov	x1, x25
  409fd0:	bl	40b204 <ferror@plt+0x9c64>
  409fd4:	ldur	x8, [x29, #-128]
  409fd8:	ldr	x9, [sp, #56]
  409fdc:	cmn	x0, #0x1
  409fe0:	ldr	x8, [x8, #32]
  409fe4:	b.ne	40ae1c <ferror@plt+0x987c>  // b.any
  409fe8:	cbnz	x8, 40ae1c <ferror@plt+0x987c>
  409fec:	mov	w23, wzr
  409ff0:	b	40b014 <ferror@plt+0x9a74>
  409ff4:	mov	x0, x28
  409ff8:	mov	x1, x25
  409ffc:	bl	40b204 <ferror@plt+0x9c64>
  40a000:	mov	x1, x0
  40a004:	str	x0, [sp, #184]
  40a008:	ldr	x0, [sp, #56]
  40a00c:	str	wzr, [sp, #176]
  40a010:	bl	401b54 <ferror@plt+0x5b4>
  40a014:	mov	x1, xzr
  40a018:	mov	x25, x0
  40a01c:	bl	401bac <ferror@plt+0x60c>
  40a020:	ldr	x8, [x21, #584]
  40a024:	mov	x24, x0
  40a028:	ldr	x8, [x8, #1248]
  40a02c:	ldrb	w8, [x8]
  40a030:	cmp	w8, #0x64
  40a034:	b.ne	40a064 <ferror@plt+0x8ac4>  // b.any
  40a038:	ldr	x8, [x25, #8]
  40a03c:	cmp	w26, #0x57
  40a040:	mov	w9, #0x1                   	// #1
  40a044:	cinc	x9, x9, ne  // ne = any
  40a048:	cmp	x8, x9
  40a04c:	b.cs	40a064 <ferror@plt+0x8ac4>  // b.hs, b.nlast
  40a050:	mov	w0, #0x10                  	// #16
  40a054:	mov	x1, xzr
  40a058:	bl	40265c <ferror@plt+0x10bc>
  40a05c:	mov	w23, w0
  40a060:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a064:	ldr	x8, [x24]
  40a068:	cbnz	x8, 40a074 <ferror@plt+0x8ad4>
  40a06c:	ldr	x8, [x24, #32]
  40a070:	cbz	x8, 40acbc <ferror@plt+0x971c>
  40a074:	ldr	x0, [sp, #72]
  40a078:	mov	w8, #0x5                   	// #5
  40a07c:	mov	x1, x24
  40a080:	str	w8, [sp, #176]
  40a084:	bl	404ce8 <ferror@plt+0x3748>
  40a088:	cmp	w26, #0x57
  40a08c:	b.eq	40a86c <ferror@plt+0x92cc>  // b.none
  40a090:	mov	w1, #0x1                   	// #1
  40a094:	mov	x0, x25
  40a098:	bl	401750 <ferror@plt+0x1b0>
  40a09c:	b	40a86c <ferror@plt+0x92cc>
  40a0a0:	cmp	w26, #0x5a
  40a0a4:	b.ne	40a9c4 <ferror@plt+0x9424>  // b.any
  40a0a8:	mov	w8, #0x2                   	// #2
  40a0ac:	stur	x8, [x29, #-128]
  40a0b0:	ldr	x23, [sp, #40]
  40a0b4:	mov	x22, xzr
  40a0b8:	ldr	x8, [x19, #472]
  40a0bc:	cmp	x22, x8
  40a0c0:	b.cs	40a0f0 <ferror@plt+0x8b50>  // b.hs, b.nlast
  40a0c4:	mov	x0, x23
  40a0c8:	mov	x1, x22
  40a0cc:	bl	401bac <ferror@plt+0x60c>
  40a0d0:	ldr	x8, [x0]
  40a0d4:	ldur	x9, [x29, #-128]
  40a0d8:	add	x22, x22, #0x1
  40a0dc:	add	x8, x8, #0x1
  40a0e0:	subs	x8, x9, x8
  40a0e4:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  40a0e8:	stur	x8, [x29, #-128]
  40a0ec:	b.hi	40a0b8 <ferror@plt+0x8b18>  // b.pmore
  40a0f0:	ldr	x8, [x19, #192]
  40a0f4:	cmp	x22, x8
  40a0f8:	b.ne	40ab38 <ferror@plt+0x9598>  // b.any
  40a0fc:	mov	w23, #0x7                   	// #7
  40a100:	b	40b104 <ferror@plt+0x9b64>
  40a104:	ldur	x0, [x29, #-16]
  40a108:	cmp	w26, #0x16
  40a10c:	b.ne	40aa54 <ferror@plt+0x94b4>  // b.any
  40a110:	bl	4040d4 <ferror@plt+0x2b34>
  40a114:	cbz	x0, 40a158 <ferror@plt+0x8bb8>
  40a118:	ldr	x24, [sp, #72]
  40a11c:	mov	w1, #0x2                   	// #2
  40a120:	mov	x0, x24
  40a124:	bl	404c1c <ferror@plt+0x367c>
  40a128:	b	40a178 <ferror@plt+0x8bd8>
  40a12c:	add	x1, sp, #0xb0
  40a130:	mov	x0, x19
  40a134:	bl	40bea0 <ferror@plt+0xa900>
  40a138:	b	40ab74 <ferror@plt+0x95d4>
  40a13c:	cmp	w26, #0x48
  40a140:	ldr	x20, [sp, #56]
  40a144:	ldp	x26, x27, [sp, #24]
  40a148:	b.ne	40aa70 <ferror@plt+0x94d0>  // b.any
  40a14c:	mov	w8, #0x8                   	// #8
  40a150:	str	w8, [sp, #176]
  40a154:	b	40aa7c <ferror@plt+0x94dc>
  40a158:	ldur	x0, [x29, #-80]
  40a15c:	bl	4040d4 <ferror@plt+0x2b34>
  40a160:	mov	x23, x0
  40a164:	ldr	x24, [sp, #72]
  40a168:	mov	w1, #0x2                   	// #2
  40a16c:	mov	x0, x24
  40a170:	bl	404c1c <ferror@plt+0x367c>
  40a174:	cbz	x23, 40a180 <ferror@plt+0x8be0>
  40a178:	mov	x0, x24
  40a17c:	bl	4040f8 <ferror@plt+0x2b58>
  40a180:	add	x1, sp, #0xb0
  40a184:	mov	x0, x19
  40a188:	bl	40bea0 <ferror@plt+0xa900>
  40a18c:	b	40a878 <ferror@plt+0x92d8>
  40a190:	mov	w8, #0x4                   	// #4
  40a194:	b	40a27c <ferror@plt+0x8cdc>
  40a198:	mov	x0, x28
  40a19c:	mov	x1, x25
  40a1a0:	bl	40b204 <ferror@plt+0x9c64>
  40a1a4:	str	wzr, [sp, #176]
  40a1a8:	str	x0, [sp, #184]
  40a1ac:	b	40a86c <ferror@plt+0x92cc>
  40a1b0:	ldr	x0, [sp, #88]
  40a1b4:	mov	w1, #0x1                   	// #1
  40a1b8:	bl	401b54 <ferror@plt+0x5b4>
  40a1bc:	ldr	x8, [x19, #192]
  40a1c0:	mov	x22, x0
  40a1c4:	cbz	x8, 40a1f4 <ferror@plt+0x8c54>
  40a1c8:	mov	x23, xzr
  40a1cc:	mov	x0, x20
  40a1d0:	mov	x1, x23
  40a1d4:	bl	401b54 <ferror@plt+0x5b4>
  40a1d8:	ldr	x8, [x0]
  40a1dc:	cmp	x8, #0x1
  40a1e0:	b.eq	40ac94 <ferror@plt+0x96f4>  // b.none
  40a1e4:	ldr	x8, [x19, #192]
  40a1e8:	add	x23, x23, #0x1
  40a1ec:	cmp	x23, x8
  40a1f0:	b.cc	40a1cc <ferror@plt+0x8c2c>  // b.lo, b.ul, b.last
  40a1f4:	ldr	x8, [x21, #584]
  40a1f8:	adrp	x1, 413000 <ferror@plt+0x11a60>
  40a1fc:	add	x1, x1, #0xaf0
  40a200:	add	x0, sp, #0xb0
  40a204:	ldr	x24, [x8, #1112]
  40a208:	bl	40239c <ferror@plt+0xdfc>
  40a20c:	ldr	x1, [x22, #8]
  40a210:	mov	x0, x22
  40a214:	bl	401750 <ferror@plt+0x1b0>
  40a218:	sub	x0, x29, #0x48
  40a21c:	mov	w1, #0x1                   	// #1
  40a220:	mov	x2, xzr
  40a224:	bl	4016bc <ferror@plt+0x11c>
  40a228:	ldr	x8, [x21, #584]
  40a22c:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40a230:	adrp	x10, 414000 <ferror@plt+0x12a60>
  40a234:	add	x9, x9, #0x300
  40a238:	ldr	x8, [x8, #1248]
  40a23c:	add	x10, x10, #0x307
  40a240:	sub	x0, x29, #0x48
  40a244:	ldrb	w8, [x8]
  40a248:	cmp	w8, #0x64
  40a24c:	csel	x1, x10, x9, eq  // eq = none
  40a250:	bl	403dec <ferror@plt+0x284c>
  40a254:	cbz	w0, 40acd0 <ferror@plt+0x9730>
  40a258:	mov	w23, w0
  40a25c:	cmp	w0, #0x5
  40a260:	b.ne	40b0f4 <ferror@plt+0x9b54>  // b.any
  40a264:	mov	w0, #0xd                   	// #13
  40a268:	mov	x1, xzr
  40a26c:	bl	40265c <ferror@plt+0x10bc>
  40a270:	mov	w23, w0
  40a274:	b	40b0f4 <ferror@plt+0x9b54>
  40a278:	mov	w8, #0x3                   	// #3
  40a27c:	mov	x0, x28
  40a280:	mov	x1, x25
  40a284:	str	w8, [sp, #112]
  40a288:	bl	40b204 <ferror@plt+0x9c64>
  40a28c:	str	x0, [sp, #120]
  40a290:	add	x1, sp, #0x70
  40a294:	b	40a870 <ferror@plt+0x92d0>
  40a298:	mov	x0, x28
  40a29c:	mov	x1, x25
  40a2a0:	bl	40b204 <ferror@plt+0x9c64>
  40a2a4:	b	40a2e4 <ferror@plt+0x8d44>
  40a2a8:	add	x1, sp, #0x68
  40a2ac:	add	x2, sp, #0x60
  40a2b0:	mov	x0, x19
  40a2b4:	bl	40b1c4 <ferror@plt+0x9c24>
  40a2b8:	cbnz	w0, 40b188 <ferror@plt+0x9be8>
  40a2bc:	ldr	x0, [sp, #96]
  40a2c0:	bl	4040d4 <ferror@plt+0x2b34>
  40a2c4:	mov	x23, x0
  40a2c8:	ldr	x0, [sp, #80]
  40a2cc:	mov	w1, #0x1                   	// #1
  40a2d0:	bl	401750 <ferror@plt+0x1b0>
  40a2d4:	mov	x0, x28
  40a2d8:	mov	x1, x25
  40a2dc:	bl	40b204 <ferror@plt+0x9c64>
  40a2e0:	cbnz	x23, 40a878 <ferror@plt+0x92d8>
  40a2e4:	mov	x1, x0
  40a2e8:	add	x0, x27, #0x28
  40a2ec:	bl	401b54 <ferror@plt+0x5b4>
  40a2f0:	ldr	x8, [x0]
  40a2f4:	mov	w23, wzr
  40a2f8:	str	x8, [x25]
  40a2fc:	b	40b128 <ferror@plt+0x9b88>
  40a300:	mov	x0, x28
  40a304:	mov	x1, x25
  40a308:	bl	40b204 <ferror@plt+0x9c64>
  40a30c:	mov	x22, x0
  40a310:	mov	x0, x28
  40a314:	mov	x1, x25
  40a318:	stur	xzr, [x29, #-64]
  40a31c:	bl	40b204 <ferror@plt+0x9c64>
  40a320:	mov	x1, x0
  40a324:	stur	x0, [x29, #-72]
  40a328:	ldr	x0, [sp, #88]
  40a32c:	bl	401b54 <ferror@plt+0x5b4>
  40a330:	ldr	x8, [x0, #8]
  40a334:	mov	x25, x0
  40a338:	cbz	x8, 40ac40 <ferror@plt+0x96a0>
  40a33c:	ldr	x2, [x25, #120]
  40a340:	cmp	x22, x2
  40a344:	b.ne	40aca4 <ferror@plt+0x9704>  // b.any
  40a348:	ldr	x8, [x19, #152]
  40a34c:	ldr	x9, [x21, #584]
  40a350:	ldr	x24, [sp, #32]
  40a354:	sub	x8, x8, x22
  40a358:	stur	x8, [x29, #-56]
  40a35c:	ldrb	w8, [x9, #1138]
  40a360:	tbz	w8, #6, 40a388 <ferror@plt+0x8de8>
  40a364:	mov	x20, xzr
  40a368:	mov	x23, x19
  40a36c:	add	x0, x24, x20
  40a370:	mov	x1, x23
  40a374:	bl	4018ac <ferror@plt+0x30c>
  40a378:	add	x20, x20, #0x28
  40a37c:	cmp	x20, #0x78
  40a380:	add	x23, x23, #0x8
  40a384:	b.ne	40a36c <ferror@plt+0x8dcc>  // b.any
  40a388:	ldr	x20, [sp, #64]
  40a38c:	cbz	x22, 40a46c <ferror@plt+0x8ecc>
  40a390:	mov	x24, xzr
  40a394:	add	x26, x25, #0x50
  40a398:	sub	x8, x22, #0x1
  40a39c:	str	x8, [sp, #8]
  40a3a0:	ldr	x0, [sp, #80]
  40a3a4:	mov	x1, xzr
  40a3a8:	bl	401bac <ferror@plt+0x60c>
  40a3ac:	ldr	w8, [x0]
  40a3b0:	cmp	w8, #0x8
  40a3b4:	b.eq	40b024 <ferror@plt+0x9a84>  // b.none
  40a3b8:	ldr	x8, [sp, #8]
  40a3bc:	mov	x23, x0
  40a3c0:	mov	x0, x26
  40a3c4:	sub	x1, x8, x24
  40a3c8:	bl	401b54 <ferror@plt+0x5b4>
  40a3cc:	ldr	w8, [x23]
  40a3d0:	mov	x27, x0
  40a3d4:	orr	w8, w8, #0x2
  40a3d8:	cmp	w8, #0x2
  40a3dc:	b.ne	40a444 <ferror@plt+0x8ea4>  // b.any
  40a3e0:	cbz	x24, 40a444 <ferror@plt+0x8ea4>
  40a3e4:	ldr	x28, [sp, #8]
  40a3e8:	mov	w20, #0x1                   	// #1
  40a3ec:	mov	x0, x26
  40a3f0:	mov	x1, x28
  40a3f4:	bl	401b54 <ferror@plt+0x5b4>
  40a3f8:	ldr	x8, [x23, #8]
  40a3fc:	ldr	x9, [x0]
  40a400:	cmp	x8, x9
  40a404:	b.ne	40a428 <ferror@plt+0x8e88>  // b.any
  40a408:	ldr	x8, [x0, #8]
  40a40c:	ldr	w9, [x23]
  40a410:	cmp	x8, #0x0
  40a414:	cset	w8, eq  // eq = none
  40a418:	cmp	w9, #0x0
  40a41c:	cset	w9, eq  // eq = none
  40a420:	eor	w3, w8, w9
  40a424:	b	40a42c <ferror@plt+0x8e8c>
  40a428:	mov	w3, #0x1                   	// #1
  40a42c:	cmp	x20, x24
  40a430:	b.cs	40a448 <ferror@plt+0x8ea8>  // b.hs, b.nlast
  40a434:	add	x20, x20, #0x1
  40a438:	sub	x28, x28, #0x1
  40a43c:	tbnz	w3, #0, 40a3ec <ferror@plt+0x8e4c>
  40a440:	b	40a448 <ferror@plt+0x8ea8>
  40a444:	mov	w3, #0x1                   	// #1
  40a448:	ldr	x1, [x27]
  40a44c:	ldr	w2, [x27, #8]
  40a450:	mov	x0, x19
  40a454:	bl	40b800 <ferror@plt+0xa260>
  40a458:	cbnz	w0, 40b02c <ferror@plt+0x9a8c>
  40a45c:	ldr	x20, [sp, #64]
  40a460:	add	x24, x24, #0x1
  40a464:	cmp	x24, x22
  40a468:	b.ne	40a3a0 <ferror@plt+0x8e00>  // b.any
  40a46c:	ldr	x8, [x25, #88]
  40a470:	ldr	x26, [sp, #56]
  40a474:	ldr	x27, [sp, #24]
  40a478:	cmp	x22, x8
  40a47c:	b.cs	40af24 <ferror@plt+0x9984>  // b.hs, b.nlast
  40a480:	add	x23, x25, #0x50
  40a484:	mov	x0, x23
  40a488:	mov	x1, x22
  40a48c:	bl	401b54 <ferror@plt+0x5b4>
  40a490:	ldr	w8, [x0, #8]
  40a494:	ldr	x1, [x0]
  40a498:	mov	x24, x0
  40a49c:	cmp	w8, #0x0
  40a4a0:	csel	x0, x26, x27, eq  // eq = none
  40a4a4:	bl	401b54 <ferror@plt+0x5b4>
  40a4a8:	ldr	x8, [x24, #8]
  40a4ac:	mov	x24, x0
  40a4b0:	add	x0, sp, #0xb0
  40a4b4:	cbz	x8, 40a4c4 <ferror@plt+0x8f24>
  40a4b8:	mov	w1, #0x1                   	// #1
  40a4bc:	bl	40c29c <ferror@plt+0xacfc>
  40a4c0:	b	40a4cc <ferror@plt+0x8f2c>
  40a4c4:	mov	w1, #0x2                   	// #2
  40a4c8:	bl	404c1c <ferror@plt+0x367c>
  40a4cc:	add	x1, sp, #0xb0
  40a4d0:	mov	x0, x24
  40a4d4:	bl	4018ac <ferror@plt+0x30c>
  40a4d8:	ldr	x8, [x25, #88]
  40a4dc:	add	x22, x22, #0x1
  40a4e0:	cmp	x22, x8
  40a4e4:	b.cc	40a484 <ferror@plt+0x8ee4>  // b.lo, b.ul, b.last
  40a4e8:	b	40af24 <ferror@plt+0x9984>
  40a4ec:	mov	w23, #0x7                   	// #7
  40a4f0:	b	40b128 <ferror@plt+0x9b88>
  40a4f4:	ldr	x8, [x8, #1248]
  40a4f8:	ldrb	w8, [x8]
  40a4fc:	cmp	w8, #0x64
  40a500:	b.ne	40a51c <ferror@plt+0x8f7c>  // b.any
  40a504:	ldr	x8, [x19, #152]
  40a508:	cbnz	x8, 40a51c <ferror@plt+0x8f7c>
  40a50c:	mov	w0, #0x10                  	// #16
  40a510:	mov	x1, xzr
  40a514:	bl	40265c <ferror@plt+0x10bc>
  40a518:	cbnz	w0, 40b188 <ferror@plt+0x9be8>
  40a51c:	mov	w1, #0x1                   	// #1
  40a520:	b	40a84c <ferror@plt+0x92ac>
  40a524:	mov	w1, #0x1                   	// #1
  40a528:	mov	x0, x20
  40a52c:	bl	401750 <ferror@plt+0x1b0>
  40a530:	ldr	x0, [sp, #40]
  40a534:	mov	w1, #0x1                   	// #1
  40a538:	bl	401750 <ferror@plt+0x1b0>
  40a53c:	mov	x0, x20
  40a540:	mov	x1, xzr
  40a544:	bl	401bac <ferror@plt+0x60c>
  40a548:	mov	x22, x0
  40a54c:	ldr	x1, [x0]
  40a550:	ldr	x0, [sp, #88]
  40a554:	bl	401b54 <ferror@plt+0x5b4>
  40a558:	ldr	x28, [x0]
  40a55c:	mov	x27, x0
  40a560:	b	40a878 <ferror@plt+0x92d8>
  40a564:	sub	x1, x29, #0x48
  40a568:	sub	x2, x29, #0x50
  40a56c:	mov	w3, #0x2                   	// #2
  40a570:	mov	x0, x19
  40a574:	bl	40baa4 <ferror@plt+0xa504>
  40a578:	mov	w23, w0
  40a57c:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a580:	ldp	x25, x26, [x29, #-80]
  40a584:	mov	x0, x26
  40a588:	mov	x1, x25
  40a58c:	bl	40bb5c <ferror@plt+0xa5bc>
  40a590:	mov	w23, w0
  40a594:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a598:	sub	x1, x29, #0x80
  40a59c:	sub	x2, x29, #0x90
  40a5a0:	sub	x3, x29, #0x10
  40a5a4:	sub	x4, x29, #0x98
  40a5a8:	mov	x0, x19
  40a5ac:	bl	40be40 <ferror@plt+0xa8a0>
  40a5b0:	mov	w23, w0
  40a5b4:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a5b8:	ldr	w8, [x26]
  40a5bc:	cmp	w8, #0x1
  40a5c0:	b.ne	40a600 <ferror@plt+0x9060>  // b.any
  40a5c4:	ldur	x8, [x29, #-128]
  40a5c8:	ldr	w8, [x8]
  40a5cc:	cmp	w8, #0x1
  40a5d0:	b.eq	40a5e4 <ferror@plt+0x9044>  // b.none
  40a5d4:	ldur	x8, [x29, #-16]
  40a5d8:	ldr	w8, [x8]
  40a5dc:	cmp	w8, #0x1
  40a5e0:	b.ne	40a600 <ferror@plt+0x9060>  // b.any
  40a5e4:	sub	x2, x29, #0x50
  40a5e8:	mov	x0, x19
  40a5ec:	mov	x1, x26
  40a5f0:	bl	40bb90 <ferror@plt+0xa5f0>
  40a5f4:	mov	w23, w0
  40a5f8:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a5fc:	ldur	x25, [x29, #-80]
  40a600:	ldur	x23, [x29, #-152]
  40a604:	ldr	x24, [sp, #72]
  40a608:	ldr	x1, [x23, #24]
  40a60c:	mov	x0, x24
  40a610:	bl	404c1c <ferror@plt+0x367c>
  40a614:	ldur	x1, [x29, #-144]
  40a618:	mov	x0, x25
  40a61c:	mov	x2, x23
  40a620:	mov	x3, x24
  40a624:	bl	40880c <ferror@plt+0x726c>
  40a628:	mov	w23, w0
  40a62c:	cbz	w0, 40b0b4 <ferror@plt+0x9b14>
  40a630:	mov	x0, x24
  40a634:	bl	404c5c <ferror@plt+0x36bc>
  40a638:	b	40b128 <ferror@plt+0x9b88>
  40a63c:	sub	x1, x29, #0x80
  40a640:	sub	x2, x29, #0x50
  40a644:	sub	x3, x29, #0x10
  40a648:	sub	x4, x29, #0x90
  40a64c:	mov	x0, x19
  40a650:	bl	40be40 <ferror@plt+0xa8a0>
  40a654:	mov	w23, w0
  40a658:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a65c:	ldur	x23, [x29, #-80]
  40a660:	ldur	x24, [x29, #-144]
  40a664:	ldr	x2, [x19, #16]
  40a668:	mov	x0, x23
  40a66c:	mov	x1, x24
  40a670:	bl	405bdc <ferror@plt+0x463c>
  40a674:	ldr	x26, [sp, #72]
  40a678:	mov	x25, x0
  40a67c:	mov	x1, x25
  40a680:	mov	x0, x26
  40a684:	bl	404c1c <ferror@plt+0x367c>
  40a688:	ldr	x21, [sp, #48]
  40a68c:	mov	x1, x25
  40a690:	mov	x0, x21
  40a694:	bl	404c1c <ferror@plt+0x367c>
  40a698:	ldr	x4, [x19, #16]
  40a69c:	mov	x0, x23
  40a6a0:	mov	x1, x24
  40a6a4:	mov	x2, x21
  40a6a8:	mov	x3, x26
  40a6ac:	bl	40844c <ferror@plt+0x6eac>
  40a6b0:	mov	w23, w0
  40a6b4:	cbz	w0, 40aef0 <ferror@plt+0x9950>
  40a6b8:	mov	x0, x21
  40a6bc:	bl	404c5c <ferror@plt+0x36bc>
  40a6c0:	mov	x0, x26
  40a6c4:	bl	404c5c <ferror@plt+0x36bc>
  40a6c8:	b	40af10 <ferror@plt+0x9970>
  40a6cc:	sub	x1, x29, #0x10
  40a6d0:	sub	x2, x29, #0x50
  40a6d4:	mov	x0, x19
  40a6d8:	mov	x3, xzr
  40a6dc:	bl	40baa4 <ferror@plt+0xa504>
  40a6e0:	mov	w23, w0
  40a6e4:	cbnz	w0, 40b104 <ferror@plt+0x9b64>
  40a6e8:	ldr	x0, [sp, #88]
  40a6ec:	mov	x1, xzr
  40a6f0:	bl	401b54 <ferror@plt+0x5b4>
  40a6f4:	ldur	x9, [x29, #-16]
  40a6f8:	ldr	x22, [x0, #136]
  40a6fc:	ldur	x1, [x29, #-80]
  40a700:	ldr	w8, [x9]
  40a704:	and	w10, w8, #0xfffffffe
  40a708:	cmp	w10, #0x2
  40a70c:	b.ne	40ae5c <ferror@plt+0x98bc>  // b.any
  40a710:	add	x9, x9, #0x8
  40a714:	add	x10, x1, #0x10
  40a718:	cmp	w8, #0x3
  40a71c:	csel	x8, x9, x10, eq  // eq = none
  40a720:	ldr	x1, [x8]
  40a724:	add	x0, x0, #0x80
  40a728:	bl	401b54 <ferror@plt+0x5b4>
  40a72c:	ldr	x8, [x0]
  40a730:	stur	x8, [x29, #-144]
  40a734:	ldrb	w20, [x8]
  40a738:	adrp	x1, 413000 <ferror@plt+0x11a60>
  40a73c:	add	x1, x1, #0x7a8
  40a740:	add	x0, sp, #0xb0
  40a744:	sturb	w20, [x29, #-132]
  40a748:	sturb	wzr, [x29, #-131]
  40a74c:	bl	40c130 <ferror@plt+0xab90>
  40a750:	ldr	x20, [sp, #88]
  40a754:	add	x1, sp, #0xb0
  40a758:	mov	x0, x20
  40a75c:	bl	4018ac <ferror@plt+0x30c>
  40a760:	sub	x0, x29, #0x84
  40a764:	bl	402934 <ferror@plt+0x1394>
  40a768:	stur	x0, [x29, #-144]
  40a76c:	mov	x0, x20
  40a770:	mov	x1, xzr
  40a774:	bl	401b54 <ferror@plt+0x5b4>
  40a778:	add	x0, x0, #0x80
  40a77c:	sub	x1, x29, #0x90
  40a780:	bl	4018ac <ferror@plt+0x30c>
  40a784:	ldr	x20, [sp, #80]
  40a788:	mov	w8, #0x3                   	// #3
  40a78c:	mov	w1, #0x1                   	// #1
  40a790:	stur	w8, [x29, #-72]
  40a794:	mov	x0, x20
  40a798:	stur	x22, [x29, #-64]
  40a79c:	bl	401750 <ferror@plt+0x1b0>
  40a7a0:	sub	x1, x29, #0x48
  40a7a4:	mov	x0, x20
  40a7a8:	bl	4018ac <ferror@plt+0x30c>
  40a7ac:	ldr	x20, [sp, #64]
  40a7b0:	b	40ab50 <ferror@plt+0x95b0>
  40a7b4:	add	x1, sp, #0xb0
  40a7b8:	sub	x2, x29, #0x48
  40a7bc:	mov	x0, x19
  40a7c0:	mov	x3, xzr
  40a7c4:	bl	40baa4 <ferror@plt+0xa504>
  40a7c8:	mov	w23, w0
  40a7cc:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a7d0:	ldr	x9, [sp, #176]
  40a7d4:	ldur	x0, [x29, #-72]
  40a7d8:	ldr	w8, [x9]
  40a7dc:	and	w10, w8, #0xfffffffe
  40a7e0:	cmp	w10, #0x2
  40a7e4:	b.ne	40aec0 <ferror@plt+0x9920>  // b.any
  40a7e8:	add	x9, x9, #0x8
  40a7ec:	add	x10, x0, #0x10
  40a7f0:	cmp	w8, #0x3
  40a7f4:	csel	x8, x9, x10, eq  // eq = none
  40a7f8:	ldr	x23, [x8]
  40a7fc:	mov	x0, x19
  40a800:	bl	40bdf0 <ferror@plt+0xa850>
  40a804:	add	x0, x0, #0x80
  40a808:	mov	x1, x23
  40a80c:	bl	401b54 <ferror@plt+0x5b4>
  40a810:	ldr	x0, [x0]
  40a814:	bl	40bfb0 <ferror@plt+0xaa10>
  40a818:	b	40a878 <ferror@plt+0x92d8>
  40a81c:	mov	x24, xzr
  40a820:	ldr	x8, [x19, #152]
  40a824:	cmp	x24, x8
  40a828:	b.cs	40a878 <ferror@plt+0x92d8>  // b.hs, b.nlast
  40a82c:	mov	w1, #0x3f                  	// #63
  40a830:	mov	x0, x19
  40a834:	mov	x2, x24
  40a838:	bl	40b260 <ferror@plt+0x9cc0>
  40a83c:	add	x24, x24, #0x1
  40a840:	cbz	w0, 40a820 <ferror@plt+0x9280>
  40a844:	b	409c34 <ferror@plt+0x8694>
  40a848:	ldr	x1, [x19, #152]
  40a84c:	ldr	x0, [sp, #80]
  40a850:	bl	401750 <ferror@plt+0x1b0>
  40a854:	b	40a878 <ferror@plt+0x92d8>
  40a858:	mov	w8, #0x5                   	// #5
  40a85c:	str	w8, [sp, #176]
  40a860:	ldr	x1, [x19, #152]
  40a864:	ldr	x0, [sp, #72]
  40a868:	bl	404d40 <ferror@plt+0x37a0>
  40a86c:	add	x1, sp, #0xb0
  40a870:	ldr	x0, [sp, #80]
  40a874:	bl	4018ac <ferror@plt+0x30c>
  40a878:	mov	w23, wzr
  40a87c:	b	40b128 <ferror@plt+0x9b88>
  40a880:	ldr	x8, [x8, #1248]
  40a884:	ldrb	w8, [x8]
  40a888:	cmp	w8, #0x64
  40a88c:	b.ne	40a898 <ferror@plt+0x92f8>  // b.any
  40a890:	ldr	x8, [x19, #152]
  40a894:	cbz	x8, 40aedc <ferror@plt+0x993c>
  40a898:	ldr	x23, [sp, #80]
  40a89c:	mov	x1, xzr
  40a8a0:	mov	x0, x23
  40a8a4:	bl	401bac <ferror@plt+0x60c>
  40a8a8:	mov	x1, x0
  40a8ac:	str	x0, [sp, #104]
  40a8b0:	add	x0, sp, #0x70
  40a8b4:	bl	40c438 <ferror@plt+0xae98>
  40a8b8:	add	x1, sp, #0x70
  40a8bc:	b	40af8c <ferror@plt+0x99ec>
  40a8c0:	ldr	x8, [x8, #1248]
  40a8c4:	ldrb	w8, [x8]
  40a8c8:	cmp	w8, #0x64
  40a8cc:	b.ne	40a8ec <ferror@plt+0x934c>  // b.any
  40a8d0:	ldr	x8, [x19, #152]
  40a8d4:	cmp	x8, #0x1
  40a8d8:	b.hi	40a8ec <ferror@plt+0x934c>  // b.pmore
  40a8dc:	mov	w0, #0x10                  	// #16
  40a8e0:	mov	x1, xzr
  40a8e4:	bl	40265c <ferror@plt+0x10bc>
  40a8e8:	cbnz	w0, 409c34 <ferror@plt+0x8694>
  40a8ec:	ldr	x23, [sp, #80]
  40a8f0:	mov	x1, xzr
  40a8f4:	mov	x0, x23
  40a8f8:	bl	401bac <ferror@plt+0x60c>
  40a8fc:	mov	x24, x0
  40a900:	str	x0, [sp, #104]
  40a904:	mov	w1, #0x1                   	// #1
  40a908:	mov	x0, x23
  40a90c:	bl	401bac <ferror@plt+0x60c>
  40a910:	ldr	x8, [x24, #48]
  40a914:	ldp	q2, q0, [x24, #16]
  40a918:	ldr	q1, [x24]
  40a91c:	mov	w23, wzr
  40a920:	str	x8, [sp, #160]
  40a924:	stp	q2, q0, [sp, #128]
  40a928:	str	q1, [sp, #112]
  40a92c:	ldr	x8, [x0, #48]
  40a930:	ldp	q1, q0, [x0, #16]
  40a934:	ldr	q2, [x0]
  40a938:	str	x8, [x24, #48]
  40a93c:	stp	q1, q0, [x24, #16]
  40a940:	str	q2, [x24]
  40a944:	ldr	x8, [sp, #160]
  40a948:	ldp	q2, q0, [sp, #128]
  40a94c:	ldr	q1, [sp, #112]
  40a950:	str	x8, [x0, #48]
  40a954:	stp	q2, q0, [x0, #16]
  40a958:	str	q1, [x0]
  40a95c:	b	40b128 <ferror@plt+0x9b88>
  40a960:	mov	x0, x28
  40a964:	mov	x1, x25
  40a968:	bl	40b204 <ferror@plt+0x9c64>
  40a96c:	mov	x1, x0
  40a970:	mov	w3, #0x1                   	// #1
  40a974:	mov	x0, x19
  40a978:	mov	w2, wzr
  40a97c:	bl	40b800 <ferror@plt+0xa260>
  40a980:	b	409c34 <ferror@plt+0x8694>
  40a984:	sub	x1, x29, #0x48
  40a988:	sub	x2, x29, #0x80
  40a98c:	mov	x0, x19
  40a990:	bl	40b1c4 <ferror@plt+0x9c24>
  40a994:	mov	w23, w0
  40a998:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a99c:	ldur	x0, [x29, #-128]
  40a9a0:	sub	x1, x29, #0x10
  40a9a4:	bl	405b24 <ferror@plt+0x4584>
  40a9a8:	mov	w23, w0
  40a9ac:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40a9b0:	ldur	x8, [x29, #-16]
  40a9b4:	mov	w9, #0x1                   	// #1
  40a9b8:	str	w9, [sp, #176]
  40a9bc:	str	x8, [sp, #192]
  40a9c0:	b	40af78 <ferror@plt+0x99d8>
  40a9c4:	add	x1, sp, #0xb0
  40a9c8:	sub	x2, x29, #0x48
  40a9cc:	mov	x0, x19
  40a9d0:	bl	40b1c4 <ferror@plt+0x9c24>
  40a9d4:	mov	w23, w0
  40a9d8:	cbnz	w0, 40b104 <ferror@plt+0x9b64>
  40a9dc:	ldur	x0, [x29, #-72]
  40a9e0:	sub	x1, x29, #0x80
  40a9e4:	bl	405b24 <ferror@plt+0x4584>
  40a9e8:	mov	w23, w0
  40a9ec:	cbnz	w0, 40b104 <ferror@plt+0x9b64>
  40a9f0:	ldr	x0, [sp, #80]
  40a9f4:	mov	w1, #0x1                   	// #1
  40a9f8:	bl	401750 <ferror@plt+0x1b0>
  40a9fc:	ldur	x8, [x29, #-128]
  40aa00:	cbnz	x8, 40a0b0 <ferror@plt+0x8b10>
  40aa04:	ldr	x23, [sp, #40]
  40aa08:	mov	x22, xzr
  40aa0c:	b	40a0f0 <ferror@plt+0x8b50>
  40aa10:	ldur	x24, [x29, #-128]
  40aa14:	ldur	x0, [x29, #-72]
  40aa18:	mov	x1, x24
  40aa1c:	bl	40bb5c <ferror@plt+0xa5bc>
  40aa20:	mov	w23, w0
  40aa24:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40aa28:	cmp	w26, #0x3a
  40aa2c:	b.eq	40af94 <ferror@plt+0x99f4>  // b.none
  40aa30:	cmp	w26, #0x39
  40aa34:	b.ne	409dd0 <ferror@plt+0x8830>  // b.any
  40aa38:	ldr	x2, [x19, #16]
  40aa3c:	ldr	x1, [sp, #72]
  40aa40:	mov	x0, x24
  40aa44:	bl	407d48 <ferror@plt+0x67a8>
  40aa48:	mov	w23, w0
  40aa4c:	cbnz	w0, 40b128 <ferror@plt+0x9b88>
  40aa50:	b	40af70 <ferror@plt+0x99d0>
  40aa54:	ldur	x1, [x29, #-80]
  40aa58:	bl	404114 <ferror@plt+0x2b74>
  40aa5c:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  40aa60:	cmp	x0, x8
  40aa64:	b.ne	40ac54 <ferror@plt+0x96b4>  // b.any
  40aa68:	mov	w23, #0x8                   	// #8
  40aa6c:	b	40b128 <ferror@plt+0x9b88>
  40aa70:	ldr	x0, [sp, #72]
  40aa74:	mov	w1, #0x2                   	// #2
  40aa78:	bl	404c1c <ferror@plt+0x367c>
  40aa7c:	ldr	x8, [x25, #88]
  40aa80:	cbz	x8, 40aac4 <ferror@plt+0x9524>
  40aa84:	mov	x23, xzr
  40aa88:	add	x24, x25, #0x50
  40aa8c:	mov	x0, x24
  40aa90:	mov	x1, x23
  40aa94:	bl	401b54 <ferror@plt+0x5b4>
  40aa98:	ldr	w8, [x0, #8]
  40aa9c:	ldr	x1, [x0]
  40aaa0:	cmp	w8, #0x0
  40aaa4:	csel	x0, x20, x26, eq  // eq = none
  40aaa8:	bl	401b54 <ferror@plt+0x5b4>
  40aaac:	mov	w1, #0x1                   	// #1
  40aab0:	bl	401750 <ferror@plt+0x1b0>
  40aab4:	ldr	x8, [x25, #88]
  40aab8:	add	x23, x23, #0x1
  40aabc:	cmp	x23, x8
  40aac0:	b.cc	40aa8c <ferror@plt+0x94ec>  // b.lo, b.ul, b.last
  40aac4:	ldr	x8, [x19, #152]
  40aac8:	ldr	x9, [x22, #16]
  40aacc:	ldr	x0, [sp, #80]
  40aad0:	sub	x1, x8, x9
  40aad4:	bl	401750 <ferror@plt+0x1b0>
  40aad8:	ldr	x8, [x21, #584]
  40aadc:	ldrb	w8, [x8, #1138]
  40aae0:	tbz	w8, #6, 40ab1c <ferror@plt+0x957c>
  40aae4:	mov	x20, xzr
  40aae8:	mov	x23, x19
  40aaec:	add	x22, x27, x20
  40aaf0:	mov	w1, #0x1                   	// #1
  40aaf4:	mov	x0, x22
  40aaf8:	bl	401750 <ferror@plt+0x1b0>
  40aafc:	mov	x0, x22
  40ab00:	mov	x1, xzr
  40ab04:	bl	401bac <ferror@plt+0x60c>
  40ab08:	ldr	x8, [x0]
  40ab0c:	add	x20, x20, #0x28
  40ab10:	cmp	x20, #0x78
  40ab14:	str	x8, [x23], #8
  40ab18:	b.ne	40aaec <ferror@plt+0x954c>  // b.any
  40ab1c:	ldr	x0, [sp, #80]
  40ab20:	add	x1, sp, #0xb0
  40ab24:	bl	4018ac <ferror@plt+0x30c>
  40ab28:	ldr	x20, [sp, #64]
  40ab2c:	mov	w1, #0x1                   	// #1
  40ab30:	mov	x0, x20
  40ab34:	b	40ab4c <ferror@plt+0x95ac>
  40ab38:	mov	x0, x20
  40ab3c:	mov	x1, x22
  40ab40:	bl	401750 <ferror@plt+0x1b0>
  40ab44:	mov	x0, x23
  40ab48:	mov	x1, x22
  40ab4c:	bl	401750 <ferror@plt+0x1b0>
  40ab50:	mov	w23, wzr
  40ab54:	b	40b104 <ferror@plt+0x9b64>
  40ab58:	ldr	x20, [sp, #80]
  40ab5c:	mov	w1, #0x1                   	// #1
  40ab60:	mov	x0, x20
  40ab64:	bl	401750 <ferror@plt+0x1b0>
  40ab68:	sub	x1, x29, #0x48
  40ab6c:	mov	x0, x20
  40ab70:	bl	4018ac <ferror@plt+0x30c>
  40ab74:	ldr	x20, [sp, #64]
  40ab78:	b	40b128 <ferror@plt+0x9b88>
  40ab7c:	cmp	w10, #0x64
  40ab80:	b.eq	40ae00 <ferror@plt+0x9860>  // b.none
  40ab84:	ldur	x0, [x29, #-128]
  40ab88:	b	40af60 <ferror@plt+0x99c0>
  40ab8c:	ldur	x8, [x29, #-128]
  40ab90:	ldr	w9, [x8]
  40ab94:	cmp	w9, #0x3
  40ab98:	b.ne	40ab50 <ferror@plt+0x95b0>  // b.any
  40ab9c:	add	x8, x8, #0x8
  40aba0:	ldr	x23, [x8]
  40aba4:	mov	x0, x19
  40aba8:	add	x22, x23, #0x2
  40abac:	bl	40bdf0 <ferror@plt+0xa850>
  40abb0:	add	x0, x0, #0x80
  40abb4:	mov	x1, x23
  40abb8:	bl	401b54 <ferror@plt+0x5b4>
  40abbc:	ldr	x23, [x0]
  40abc0:	ldr	x0, [sp, #88]
  40abc4:	mov	x1, x22
  40abc8:	bl	401b54 <ferror@plt+0x5b4>
  40abcc:	ldr	x8, [x0, #8]
  40abd0:	ldr	x26, [sp, #48]
  40abd4:	cbz	x8, 40afa8 <ferror@plt+0x9a08>
  40abd8:	stp	x22, xzr, [x29, #-72]
  40abdc:	ldr	x8, [x19, #152]
  40abe0:	ldr	x0, [sp, #80]
  40abe4:	mov	w1, #0x1                   	// #1
  40abe8:	stur	x8, [x29, #-56]
  40abec:	bl	401750 <ferror@plt+0x1b0>
  40abf0:	ldr	x8, [x19, #192]
  40abf4:	cmp	x8, #0x2
  40abf8:	b.cc	40af18 <ferror@plt+0x9978>  // b.lo, b.ul, b.last
  40abfc:	ldr	x8, [x25]
  40ac00:	sub	x9, x24, #0x1
  40ac04:	cmp	x8, x9
  40ac08:	b.ne	40af18 <ferror@plt+0x9978>  // b.any
  40ac0c:	ldrb	w8, [x28, x8]
  40ac10:	cmp	w8, #0x4b
  40ac14:	b.ne	40af18 <ferror@plt+0x9978>  // b.any
  40ac18:	ldr	x0, [sp, #40]
  40ac1c:	mov	x1, xzr
  40ac20:	bl	401bac <ferror@plt+0x60c>
  40ac24:	ldr	x8, [x0]
  40ac28:	mov	w1, #0x1                   	// #1
  40ac2c:	add	x8, x8, #0x1
  40ac30:	str	x8, [x0]
  40ac34:	mov	x0, x20
  40ac38:	bl	401750 <ferror@plt+0x1b0>
  40ac3c:	b	40af24 <ferror@plt+0x9984>
  40ac40:	ldr	x2, [x25, #208]
  40ac44:	mov	w0, #0x12                  	// #18
  40ac48:	mov	x1, xzr
  40ac4c:	bl	40265c <ferror@plt+0x10bc>
  40ac50:	b	40acb4 <ferror@plt+0x9714>
  40ac54:	sub	w8, w26, #0x10
  40ac58:	cmp	w8, #0x5
  40ac5c:	b.hi	409cf8 <ferror@plt+0x8758>  // b.pmore
  40ac60:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40ac64:	add	x9, x9, #0x2e8
  40ac68:	adr	x10, 40a164 <ferror@plt+0x8bc4>
  40ac6c:	ldrh	w11, [x9, x8, lsl #1]
  40ac70:	add	x10, x10, x11, lsl #2
  40ac74:	mov	x23, x0
  40ac78:	br	x10
  40ac7c:	ldr	x24, [sp, #72]
  40ac80:	mov	w1, #0x2                   	// #2
  40ac84:	mov	x0, x24
  40ac88:	bl	404c1c <ferror@plt+0x367c>
  40ac8c:	cbnz	x23, 40a180 <ferror@plt+0x8be0>
  40ac90:	b	40a178 <ferror@plt+0x8bd8>
  40ac94:	mov	w0, #0xe                   	// #14
  40ac98:	mov	x1, xzr
  40ac9c:	bl	40265c <ferror@plt+0x10bc>
  40aca0:	b	40acb4 <ferror@plt+0x9714>
  40aca4:	mov	w0, #0x11                  	// #17
  40aca8:	mov	x1, xzr
  40acac:	mov	x3, x22
  40acb0:	bl	40265c <ferror@plt+0x10bc>
  40acb4:	mov	w23, w0
  40acb8:	b	40b104 <ferror@plt+0x9b64>
  40acbc:	mov	w8, #0x3                   	// #3
  40acc0:	str	w8, [sp, #176]
  40acc4:	ldr	x8, [x24, #16]
  40acc8:	str	x8, [sp, #184]
  40accc:	b	40a088 <ferror@plt+0x8ae8>
  40acd0:	add	x0, sp, #0xb0
  40acd4:	mov	w2, #0x1                   	// #1
  40acd8:	mov	x1, x19
  40acdc:	bl	403b68 <ferror@plt+0x25c8>
  40ace0:	ldur	x1, [x29, #-72]
  40ace4:	add	x0, sp, #0xb0
  40ace8:	bl	403a20 <ferror@plt+0x2480>
  40acec:	mov	w23, w0
  40acf0:	cbnz	w0, 40b0ec <ferror@plt+0x9b4c>
  40acf4:	ldr	x8, [x21, #584]
  40acf8:	add	x0, sp, #0xb0
  40acfc:	mov	w1, #0x28                  	// #40
  40ad00:	ldr	x8, [x8, #1800]
  40ad04:	blr	x8
  40ad08:	mov	w23, w0
  40ad0c:	cbnz	w0, 40b0ec <ferror@plt+0x9b4c>
  40ad10:	ldr	w8, [sp, #208]
  40ad14:	cbz	w8, 40ad20 <ferror@plt+0x9780>
  40ad18:	cmp	w8, #0x22
  40ad1c:	b.ne	40b0dc <ferror@plt+0x9b3c>  // b.any
  40ad20:	ldr	x8, [x21, #584]
  40ad24:	ldr	x23, [sp, #32]
  40ad28:	ldrb	w8, [x8, #1138]
  40ad2c:	tbz	w8, #6, 40ad54 <ferror@plt+0x97b4>
  40ad30:	mov	x20, xzr
  40ad34:	mov	x22, x19
  40ad38:	add	x0, x23, x20
  40ad3c:	mov	x1, x22
  40ad40:	bl	4018ac <ferror@plt+0x30c>
  40ad44:	add	x20, x20, #0x28
  40ad48:	cmp	x20, #0x78
  40ad4c:	add	x22, x22, #0x8
  40ad50:	b.ne	40ad38 <ferror@plt+0x9798>  // b.any
  40ad54:	adrp	x8, 411000 <ferror@plt+0xfa60>
  40ad58:	ldr	q0, [x8, #1264]
  40ad5c:	ldr	x0, [sp, #88]
  40ad60:	mov	w1, #0x1                   	// #1
  40ad64:	stur	q0, [x29, #-128]
  40ad68:	ldr	x8, [x19, #152]
  40ad6c:	stur	x8, [x29, #-112]
  40ad70:	bl	401b54 <ferror@plt+0x5b4>
  40ad74:	ldr	x8, [x21, #584]
  40ad78:	ldrb	w1, [x8, #1140]
  40ad7c:	bl	4018b8 <ferror@plt+0x318>
  40ad80:	ldr	x20, [sp, #64]
  40ad84:	sub	x1, x29, #0x80
  40ad88:	mov	x0, x20
  40ad8c:	bl	4018ac <ferror@plt+0x30c>
  40ad90:	ldr	x8, [x21, #584]
  40ad94:	ldr	x8, [x8, #1248]
  40ad98:	ldrb	w8, [x8]
  40ad9c:	cmp	w8, #0x64
  40ada0:	b.ne	40adb4 <ferror@plt+0x9814>  // b.any
  40ada4:	ldr	x0, [sp, #40]
  40ada8:	sub	x1, x29, #0x10
  40adac:	stur	xzr, [x29, #-16]
  40adb0:	bl	4018ac <ferror@plt+0x30c>
  40adb4:	mov	w23, wzr
  40adb8:	b	40b0ec <ferror@plt+0x9b4c>
  40adbc:	ldur	x0, [x29, #-128]
  40adc0:	and	w10, w8, #0xfffffffe
  40adc4:	cmp	w10, #0x2
  40adc8:	b.ne	40af34 <ferror@plt+0x9994>  // b.any
  40adcc:	add	x9, x9, #0x8
  40add0:	add	x10, x0, #0x10
  40add4:	cmp	w8, #0x3
  40add8:	csel	x8, x9, x10, eq  // eq = none
  40addc:	ldr	x23, [x8]
  40ade0:	mov	x0, x19
  40ade4:	bl	40bdf0 <ferror@plt+0xa850>
  40ade8:	add	x0, x0, #0x80
  40adec:	mov	x1, x23
  40adf0:	bl	401b54 <ferror@plt+0x5b4>
  40adf4:	ldr	x0, [x0]
  40adf8:	bl	401270 <strlen@plt>
  40adfc:	b	40af64 <ferror@plt+0x99c4>
  40ae00:	ldur	x8, [x29, #-72]
  40ae04:	ldr	w8, [x8]
  40ae08:	and	w8, w8, #0xfffffffe
  40ae0c:	cmp	w8, #0x2
  40ae10:	b.ne	40af4c <ferror@plt+0x99ac>  // b.any
  40ae14:	mov	x1, xzr
  40ae18:	b	40af68 <ferror@plt+0x99c8>
  40ae1c:	cmp	x8, #0x0
  40ae20:	csel	x1, x22, x0, ne  // ne = any
  40ae24:	mov	x0, x9
  40ae28:	bl	401b54 <ferror@plt+0x5b4>
  40ae2c:	mov	x1, xzr
  40ae30:	bl	401bac <ferror@plt+0x60c>
  40ae34:	stur	x0, [x29, #-16]
  40ae38:	ldr	x8, [x0]
  40ae3c:	cbnz	x8, 40ae48 <ferror@plt+0x98a8>
  40ae40:	ldr	x8, [x0, #32]
  40ae44:	cbz	x8, 40b09c <ferror@plt+0x9afc>
  40ae48:	mov	w0, #0xf                   	// #15
  40ae4c:	mov	x1, xzr
  40ae50:	bl	40265c <ferror@plt+0x10bc>
  40ae54:	mov	w23, w0
  40ae58:	b	40b014 <ferror@plt+0x9a74>
  40ae5c:	ldr	x10, [x1]
  40ae60:	cbnz	x10, 40ae6c <ferror@plt+0x98cc>
  40ae64:	ldr	x10, [x1, #32]
  40ae68:	cbz	x10, 40a710 <ferror@plt+0x9170>
  40ae6c:	sub	x0, x29, #0x80
  40ae70:	bl	404ce8 <ferror@plt+0x3748>
  40ae74:	ldur	x1, [x29, #-112]
  40ae78:	sub	x0, x29, #0x80
  40ae7c:	bl	404310 <ferror@plt+0x2d70>
  40ae80:	ldr	x1, [sp, #16]
  40ae84:	sub	x0, x29, #0x80
  40ae88:	sub	x2, x29, #0x80
  40ae8c:	mov	x3, xzr
  40ae90:	sturb	wzr, [x29, #-88]
  40ae94:	bl	407678 <ferror@plt+0x60d8>
  40ae98:	mov	w23, w0
  40ae9c:	cbnz	w0, 40aeb4 <ferror@plt+0x9914>
  40aea0:	sub	x0, x29, #0x80
  40aea4:	sub	x1, x29, #0x98
  40aea8:	bl	405b24 <ferror@plt+0x4584>
  40aeac:	mov	w23, w0
  40aeb0:	cbz	w0, 40b0a4 <ferror@plt+0x9b04>
  40aeb4:	sub	x0, x29, #0x80
  40aeb8:	bl	404c5c <ferror@plt+0x36bc>
  40aebc:	b	40b104 <ferror@plt+0x9b64>
  40aec0:	ldr	x10, [x0]
  40aec4:	cbnz	x10, 40aed0 <ferror@plt+0x9930>
  40aec8:	ldr	x10, [x0, #32]
  40aecc:	cbz	x10, 40a7e8 <ferror@plt+0x9248>
  40aed0:	ldr	x1, [x19, #504]
  40aed4:	bl	404444 <ferror@plt+0x2ea4>
  40aed8:	b	409c34 <ferror@plt+0x8694>
  40aedc:	mov	w0, #0x10                  	// #16
  40aee0:	mov	x1, xzr
  40aee4:	bl	40265c <ferror@plt+0x10bc>
  40aee8:	cbnz	w0, 409c34 <ferror@plt+0x8694>
  40aeec:	b	40a898 <ferror@plt+0x92f8>
  40aef0:	sub	x1, x29, #0x48
  40aef4:	mov	x0, x19
  40aef8:	bl	40bea0 <ferror@plt+0xa900>
  40aefc:	ldr	x0, [sp, #80]
  40af00:	mov	w8, #0x5                   	// #5
  40af04:	add	x1, sp, #0xb0
  40af08:	str	w8, [sp, #176]
  40af0c:	bl	4018ac <ferror@plt+0x30c>
  40af10:	adrp	x21, 427000 <ferror@plt+0x25a60>
  40af14:	b	40b128 <ferror@plt+0x9b88>
  40af18:	ldr	x0, [sp, #40]
  40af1c:	mov	x1, x26
  40af20:	bl	4018ac <ferror@plt+0x30c>
  40af24:	sub	x1, x29, #0x48
  40af28:	mov	x0, x20
  40af2c:	bl	4018ac <ferror@plt+0x30c>
  40af30:	b	40ab50 <ferror@plt+0x95b0>
  40af34:	ldr	x10, [x0]
  40af38:	cbnz	x10, 40af44 <ferror@plt+0x99a4>
  40af3c:	ldr	x10, [x0, #32]
  40af40:	cbz	x10, 40adcc <ferror@plt+0x982c>
  40af44:	bl	404e14 <ferror@plt+0x3874>
  40af48:	b	40af64 <ferror@plt+0x99c4>
  40af4c:	ldur	x0, [x29, #-128]
  40af50:	ldr	x8, [x0]
  40af54:	cbnz	x8, 40af60 <ferror@plt+0x99c0>
  40af58:	ldr	x8, [x0, #32]
  40af5c:	cbz	x8, 40ae14 <ferror@plt+0x9874>
  40af60:	bl	404e0c <ferror@plt+0x386c>
  40af64:	mov	x1, x0
  40af68:	ldr	x0, [sp, #72]
  40af6c:	bl	404d40 <ferror@plt+0x37a0>
  40af70:	mov	w8, #0x5                   	// #5
  40af74:	str	w8, [sp, #176]
  40af78:	ldr	x23, [sp, #80]
  40af7c:	mov	w1, #0x1                   	// #1
  40af80:	mov	x0, x23
  40af84:	bl	401750 <ferror@plt+0x1b0>
  40af88:	add	x1, sp, #0xb0
  40af8c:	mov	x0, x23
  40af90:	b	40a874 <ferror@plt+0x92d4>
  40af94:	ldr	x0, [sp, #72]
  40af98:	mov	x1, x24
  40af9c:	bl	404ce8 <ferror@plt+0x3748>
  40afa0:	strb	wzr, [sp, #224]
  40afa4:	b	40af70 <ferror@plt+0x99d0>
  40afa8:	add	x0, sp, #0xb0
  40afac:	mov	x1, x19
  40afb0:	mov	x2, x22
  40afb4:	bl	403b68 <ferror@plt+0x25c8>
  40afb8:	ldr	x8, [x21, #584]
  40afbc:	add	x0, sp, #0xb0
  40afc0:	ldr	x1, [x8, #1112]
  40afc4:	bl	40239c <ferror@plt+0xdfc>
  40afc8:	add	x0, sp, #0xb0
  40afcc:	mov	x1, x23
  40afd0:	bl	403a20 <ferror@plt+0x2480>
  40afd4:	mov	w23, w0
  40afd8:	cbnz	w0, 40aff8 <ferror@plt+0x9a58>
  40afdc:	ldr	x8, [x21, #584]
  40afe0:	add	x0, sp, #0xb0
  40afe4:	mov	w1, #0x4                   	// #4
  40afe8:	ldr	x8, [x8, #1800]
  40afec:	blr	x8
  40aff0:	mov	w23, w0
  40aff4:	cbz	w0, 40b0d0 <ferror@plt+0x9b30>
  40aff8:	add	x0, sp, #0xb0
  40affc:	bl	403b08 <ferror@plt+0x2568>
  40b000:	ldr	x0, [sp, #88]
  40b004:	mov	x1, x22
  40b008:	bl	401b54 <ferror@plt+0x5b4>
  40b00c:	ldr	x1, [x0, #8]
  40b010:	bl	401750 <ferror@plt+0x1b0>
  40b014:	ldr	x0, [sp, #80]
  40b018:	mov	w1, #0x1                   	// #1
  40b01c:	bl	401750 <ferror@plt+0x1b0>
  40b020:	b	40b104 <ferror@plt+0x9b64>
  40b024:	mov	w0, #0x13                  	// #19
  40b028:	b	40ac98 <ferror@plt+0x96f8>
  40b02c:	ldr	x20, [sp, #64]
  40b030:	b	40acb4 <ferror@plt+0x9714>
  40b034:	ldr	x24, [sp, #72]
  40b038:	mov	w1, #0x2                   	// #2
  40b03c:	mov	x0, x24
  40b040:	bl	404c1c <ferror@plt+0x367c>
  40b044:	cmp	x23, #0x1
  40b048:	b.ge	40a180 <ferror@plt+0x8be0>  // b.tcont
  40b04c:	b	40a178 <ferror@plt+0x8bd8>
  40b050:	ldr	x24, [sp, #72]
  40b054:	mov	w1, #0x2                   	// #2
  40b058:	mov	x0, x24
  40b05c:	bl	404c1c <ferror@plt+0x367c>
  40b060:	tbz	x23, #63, 40a178 <ferror@plt+0x8bd8>
  40b064:	b	40a180 <ferror@plt+0x8be0>
  40b068:	ldr	x24, [sp, #72]
  40b06c:	mov	w1, #0x2                   	// #2
  40b070:	mov	x0, x24
  40b074:	bl	404c1c <ferror@plt+0x367c>
  40b078:	tbz	x23, #63, 40a180 <ferror@plt+0x8be0>
  40b07c:	b	40a178 <ferror@plt+0x8bd8>
  40b080:	ldr	x24, [sp, #72]
  40b084:	mov	w1, #0x2                   	// #2
  40b088:	mov	x0, x24
  40b08c:	bl	404c1c <ferror@plt+0x367c>
  40b090:	cmp	x23, #0x0
  40b094:	b.gt	40a178 <ferror@plt+0x8bd8>
  40b098:	b	40a180 <ferror@plt+0x8be0>
  40b09c:	add	x8, x0, #0x10
  40b0a0:	b	40aba0 <ferror@plt+0x9600>
  40b0a4:	ldurb	w20, [x29, #-152]
  40b0a8:	sub	x0, x29, #0x80
  40b0ac:	bl	404c5c <ferror@plt+0x36bc>
  40b0b0:	b	40a738 <ferror@plt+0x9198>
  40b0b4:	ldr	x0, [sp, #80]
  40b0b8:	mov	w1, #0x1                   	// #1
  40b0bc:	bl	401750 <ferror@plt+0x1b0>
  40b0c0:	add	x1, sp, #0xb0
  40b0c4:	mov	x0, x19
  40b0c8:	bl	40bea0 <ferror@plt+0xa900>
  40b0cc:	b	40b128 <ferror@plt+0x9b88>
  40b0d0:	add	x0, sp, #0xb0
  40b0d4:	bl	403b08 <ferror@plt+0x2568>
  40b0d8:	b	40abd8 <ferror@plt+0x9638>
  40b0dc:	mov	w0, #0xd                   	// #13
  40b0e0:	mov	x1, xzr
  40b0e4:	bl	40265c <ferror@plt+0x10bc>
  40b0e8:	mov	w23, w0
  40b0ec:	add	x0, sp, #0xb0
  40b0f0:	bl	403b08 <ferror@plt+0x2568>
  40b0f4:	sub	x0, x29, #0x48
  40b0f8:	bl	401bc4 <ferror@plt+0x624>
  40b0fc:	ldr	x8, [x21, #584]
  40b100:	str	x24, [x8, #1112]
  40b104:	mov	x0, x20
  40b108:	mov	x1, xzr
  40b10c:	bl	401bac <ferror@plt+0x60c>
  40b110:	mov	x22, x0
  40b114:	ldr	x1, [x0]
  40b118:	ldr	x0, [sp, #88]
  40b11c:	bl	401b54 <ferror@plt+0x5b4>
  40b120:	ldr	x28, [x0]
  40b124:	mov	x27, x0
  40b128:	ldr	x8, [x21, #584]
  40b12c:	ldr	w11, [x8, #1128]
  40b130:	ldr	w9, [x8, #1132]
  40b134:	cbnz	w23, 40b1b0 <ferror@plt+0x9c10>
  40b138:	cmp	w11, w9
  40b13c:	b.ne	40b1b0 <ferror@plt+0x9c10>  // b.any
  40b140:	mov	x25, x22
  40b144:	ldr	x9, [x25, #8]!
  40b148:	ldr	x24, [x27, #8]
  40b14c:	cmp	x9, x24
  40b150:	b.cc	409bfc <ferror@plt+0x865c>  // b.lo, b.ul, b.last
  40b154:	mov	w23, wzr
  40b158:	add	x10, x8, #0x468
  40b15c:	b	40b16c <ferror@plt+0x9bcc>
  40b160:	mov	w23, wzr
  40b164:	b	40b170 <ferror@plt+0x9bd0>
  40b168:	mov	w23, wzr
  40b16c:	mov	w9, w11
  40b170:	ldr	w8, [x10]
  40b174:	cmp	w8, w9
  40b178:	b.eq	40b18c <ferror@plt+0x9bec>  // b.none
  40b17c:	mov	x0, x19
  40b180:	mov	w1, w23
  40b184:	bl	409a38 <ferror@plt+0x8498>
  40b188:	mov	w23, w0
  40b18c:	mov	w0, w23
  40b190:	add	sp, sp, #0x280
  40b194:	ldp	x20, x19, [sp, #80]
  40b198:	ldp	x22, x21, [sp, #64]
  40b19c:	ldp	x24, x23, [sp, #48]
  40b1a0:	ldp	x26, x25, [sp, #32]
  40b1a4:	ldp	x28, x27, [sp, #16]
  40b1a8:	ldp	x29, x30, [sp], #96
  40b1ac:	ret
  40b1b0:	add	x10, x8, #0x468
  40b1b4:	cbz	w23, 40b170 <ferror@plt+0x9bd0>
  40b1b8:	cmp	w23, #0x7
  40b1bc:	b.eq	40b170 <ferror@plt+0x9bd0>  // b.none
  40b1c0:	b	40b17c <ferror@plt+0x9bdc>
  40b1c4:	stp	x29, x30, [sp, #-32]!
  40b1c8:	mov	x3, xzr
  40b1cc:	stp	x20, x19, [sp, #16]
  40b1d0:	mov	x29, sp
  40b1d4:	mov	x19, x2
  40b1d8:	mov	x20, x1
  40b1dc:	bl	40baa4 <ferror@plt+0xa504>
  40b1e0:	cbz	w0, 40b1f0 <ferror@plt+0x9c50>
  40b1e4:	ldp	x20, x19, [sp, #16]
  40b1e8:	ldp	x29, x30, [sp], #32
  40b1ec:	ret
  40b1f0:	ldr	x0, [x20]
  40b1f4:	ldr	x1, [x19]
  40b1f8:	ldp	x20, x19, [sp, #16]
  40b1fc:	ldp	x29, x30, [sp], #32
  40b200:	b	40bb5c <ferror@plt+0xa5bc>
  40b204:	ldr	x9, [x1]
  40b208:	ldrb	w10, [x0, x9]
  40b20c:	add	x12, x9, #0x1
  40b210:	str	x12, [x1]
  40b214:	cbz	x10, 40b258 <ferror@plt+0x9cb8>
  40b218:	mov	x8, x0
  40b21c:	sub	w13, w10, #0x1
  40b220:	mov	x9, xzr
  40b224:	mov	x0, xzr
  40b228:	lsl	x11, x10, #3
  40b22c:	add	x10, x12, w13, uxtb
  40b230:	add	x8, x8, x12
  40b234:	ldrb	w12, [x8], #1
  40b238:	lsl	x12, x12, x9
  40b23c:	add	x9, x9, #0x8
  40b240:	cmp	x11, x9
  40b244:	orr	x0, x12, x0
  40b248:	b.ne	40b234 <ferror@plt+0x9c94>  // b.any
  40b24c:	add	x8, x10, #0x1
  40b250:	str	x8, [x1]
  40b254:	ret
  40b258:	mov	x0, xzr
  40b25c:	ret
  40b260:	sub	sp, sp, #0x70
  40b264:	stp	x26, x25, [sp, #48]
  40b268:	adrp	x25, 427000 <ferror@plt+0x25a60>
  40b26c:	ldr	x8, [x25, #584]
  40b270:	stp	x29, x30, [sp, #16]
  40b274:	stp	x28, x27, [sp, #32]
  40b278:	stp	x24, x23, [sp, #64]
  40b27c:	stp	x22, x21, [sp, #80]
  40b280:	stp	x20, x19, [sp, #96]
  40b284:	ldr	x8, [x8, #1248]
  40b288:	mov	x22, x2
  40b28c:	mov	w19, w1
  40b290:	mov	x21, x0
  40b294:	ldrb	w8, [x8]
  40b298:	add	x29, sp, #0x10
  40b29c:	cmp	w8, #0x64
  40b2a0:	b.ne	40b2c4 <ferror@plt+0x9d24>  // b.any
  40b2a4:	ldr	x8, [x21, #152]
  40b2a8:	add	x9, x22, #0x1
  40b2ac:	cmp	x8, x9
  40b2b0:	b.cs	40b2c4 <ferror@plt+0x9d24>  // b.hs, b.nlast
  40b2b4:	mov	w0, #0x10                  	// #16
  40b2b8:	mov	x1, xzr
  40b2bc:	bl	40265c <ferror@plt+0x10bc>
  40b2c0:	cbnz	w0, 40b4bc <ferror@plt+0x9f1c>
  40b2c4:	add	x20, x21, #0x90
  40b2c8:	mov	x0, x20
  40b2cc:	mov	x1, x22
  40b2d0:	bl	401bac <ferror@plt+0x60c>
  40b2d4:	ldr	w8, [x0]
  40b2d8:	cmp	w8, #0x8
  40b2dc:	b.ne	40b2fc <ferror@plt+0x9d5c>  // b.any
  40b2e0:	and	w8, w19, #0xff
  40b2e4:	cmp	w8, #0x3f
  40b2e8:	b.eq	40b4ac <ferror@plt+0x9f0c>  // b.none
  40b2ec:	mov	w0, #0x13                  	// #19
  40b2f0:	mov	x1, xzr
  40b2f4:	bl	40265c <ferror@plt+0x10bc>
  40b2f8:	b	40b4bc <ferror@plt+0x9f1c>
  40b2fc:	mov	x23, x0
  40b300:	add	x2, sp, #0x8
  40b304:	mov	x0, x21
  40b308:	mov	x1, x23
  40b30c:	bl	40bb90 <ferror@plt+0xa5f0>
  40b310:	cbnz	w0, 40b4bc <ferror@plt+0x9f1c>
  40b314:	ldr	w8, [x23]
  40b318:	ldr	x22, [sp, #8]
  40b31c:	and	w9, w8, #0xfffffffe
  40b320:	cmp	w9, #0x2
  40b324:	b.ne	40b36c <ferror@plt+0x9dcc>  // b.any
  40b328:	add	x9, x23, #0x8
  40b32c:	add	x10, x22, #0x10
  40b330:	cmp	w8, #0x3
  40b334:	csel	x8, x9, x10, eq  // eq = none
  40b338:	ldr	x22, [x8]
  40b33c:	mov	x0, x21
  40b340:	bl	40bdf0 <ferror@plt+0xa850>
  40b344:	add	x0, x0, #0x80
  40b348:	mov	x1, x22
  40b34c:	bl	401b54 <ferror@plt+0x5b4>
  40b350:	ldr	x21, [x0]
  40b354:	and	w8, w19, #0xff
  40b358:	cmp	w8, #0x42
  40b35c:	b.ne	40b3bc <ferror@plt+0x9e1c>  // b.any
  40b360:	mov	x0, x21
  40b364:	bl	40bfb0 <ferror@plt+0xaa10>
  40b368:	b	40b48c <ferror@plt+0x9eec>
  40b36c:	ldr	x9, [x22]
  40b370:	cbnz	x9, 40b37c <ferror@plt+0x9ddc>
  40b374:	ldr	x9, [x22, #32]
  40b378:	cbz	x9, 40b328 <ferror@plt+0x9d88>
  40b37c:	ldr	x1, [x21, #8]
  40b380:	and	w8, w19, #0xff
  40b384:	cmp	w8, #0x3f
  40b388:	cset	w2, eq  // eq = none
  40b38c:	mov	x0, x22
  40b390:	bl	40562c <ferror@plt+0x408c>
  40b394:	cbnz	w0, 40b4bc <ferror@plt+0x9f1c>
  40b398:	ldr	x8, [x25, #584]
  40b39c:	ldr	x8, [x8, #1248]
  40b3a0:	ldrb	w8, [x8]
  40b3a4:	cmp	w8, #0x64
  40b3a8:	b.eq	40b48c <ferror@plt+0x9eec>  // b.none
  40b3ac:	add	x0, x21, #0x260
  40b3b0:	mov	x1, x22
  40b3b4:	bl	404c64 <ferror@plt+0x36c4>
  40b3b8:	b	40b48c <ferror@plt+0x9eec>
  40b3bc:	mov	x0, x21
  40b3c0:	bl	401270 <strlen@plt>
  40b3c4:	cbz	x0, 40b45c <ferror@plt+0x9ebc>
  40b3c8:	adrp	x23, 413000 <ferror@plt+0x11a60>
  40b3cc:	adrp	x28, 413000 <ferror@plt+0x11a60>
  40b3d0:	mov	x22, x0
  40b3d4:	mov	x27, xzr
  40b3d8:	sub	x26, x0, #0x1
  40b3dc:	add	x23, x23, #0xb18
  40b3e0:	add	x28, x28, #0xb22
  40b3e4:	ldrb	w24, [x21, x27]
  40b3e8:	cmp	w24, #0x5c
  40b3ec:	b.ne	40b444 <ferror@plt+0x9ea4>  // b.any
  40b3f0:	cmp	x27, x26
  40b3f4:	b.ne	40b404 <ferror@plt+0x9e64>  // b.any
  40b3f8:	mov	w24, #0x5c                  	// #92
  40b3fc:	mov	x27, x26
  40b400:	b	40b444 <ferror@plt+0x9ea4>
  40b404:	add	x27, x27, #0x1
  40b408:	ldrb	w24, [x21, x27]
  40b40c:	mov	x0, x23
  40b410:	mov	w1, w24
  40b414:	bl	4014b0 <strchr@plt>
  40b418:	cbz	x0, 40b43c <ferror@plt+0x9e9c>
  40b41c:	cmp	w24, #0x6e
  40b420:	b.ne	40b430 <ferror@plt+0x9e90>  // b.any
  40b424:	ldr	x8, [x25, #584]
  40b428:	mov	x9, #0xffffffffffffffff    	// #-1
  40b42c:	str	x9, [x8, #1104]
  40b430:	sub	x8, x0, x23
  40b434:	ldrb	w24, [x28, x8]
  40b438:	b	40b444 <ferror@plt+0x9ea4>
  40b43c:	mov	w0, #0x5c                  	// #92
  40b440:	bl	4025f8 <ferror@plt+0x1058>
  40b444:	mov	w0, w24
  40b448:	bl	4025f8 <ferror@plt+0x1058>
  40b44c:	add	x27, x27, #0x1
  40b450:	cmp	x27, x22
  40b454:	b.cc	40b3e4 <ferror@plt+0x9e44>  // b.lo, b.ul, b.last
  40b458:	b	40b478 <ferror@plt+0x9ed8>
  40b45c:	ldr	x8, [x25, #584]
  40b460:	ldr	x8, [x8, #1248]
  40b464:	ldrb	w8, [x8]
  40b468:	cmp	w8, #0x64
  40b46c:	b.ne	40b478 <ferror@plt+0x9ed8>  // b.any
  40b470:	mov	w0, wzr
  40b474:	bl	4025f8 <ferror@plt+0x1058>
  40b478:	and	w8, w19, #0xff
  40b47c:	cmp	w8, #0x3f
  40b480:	b.ne	40b48c <ferror@plt+0x9eec>  // b.any
  40b484:	mov	w0, #0xa                   	// #10
  40b488:	bl	4025f8 <ferror@plt+0x1058>
  40b48c:	and	w8, w19, #0xff
  40b490:	cmp	w8, #0x3f
  40b494:	b.ne	40b4ac <ferror@plt+0x9f0c>  // b.any
  40b498:	ldr	x8, [x25, #584]
  40b49c:	ldr	x8, [x8, #1248]
  40b4a0:	ldrb	w8, [x8]
  40b4a4:	cmp	w8, #0x64
  40b4a8:	b.eq	40b4b8 <ferror@plt+0x9f18>  // b.none
  40b4ac:	mov	w1, #0x1                   	// #1
  40b4b0:	mov	x0, x20
  40b4b4:	bl	401750 <ferror@plt+0x1b0>
  40b4b8:	mov	w0, wzr
  40b4bc:	ldp	x20, x19, [sp, #96]
  40b4c0:	ldp	x22, x21, [sp, #80]
  40b4c4:	ldp	x24, x23, [sp, #64]
  40b4c8:	ldp	x26, x25, [sp, #48]
  40b4cc:	ldp	x28, x27, [sp, #32]
  40b4d0:	ldp	x29, x30, [sp, #16]
  40b4d4:	add	sp, sp, #0x70
  40b4d8:	ret
  40b4dc:	sub	sp, sp, #0x90
  40b4e0:	stp	x29, x30, [sp, #80]
  40b4e4:	add	x29, sp, #0x50
  40b4e8:	stp	x20, x19, [sp, #128]
  40b4ec:	mov	w20, w1
  40b4f0:	add	x1, x29, #0x18
  40b4f4:	add	x2, sp, #0x8
  40b4f8:	sub	x3, x29, #0x8
  40b4fc:	mov	x4, sp
  40b500:	str	x23, [sp, #96]
  40b504:	stp	x22, x21, [sp, #112]
  40b508:	mov	x19, x0
  40b50c:	bl	40bee8 <ferror@plt+0xa948>
  40b510:	cbnz	w0, 40b7d8 <ferror@plt+0xa238>
  40b514:	ldr	x22, [x29, #24]
  40b518:	ldr	w8, [x22]
  40b51c:	sub	w9, w8, #0x4
  40b520:	cmp	w9, #0x3
  40b524:	b.cc	40b530 <ferror@plt+0x9f90>  // b.lo, b.ul, b.last
  40b528:	cmp	w8, #0x2
  40b52c:	b.ne	40b584 <ferror@plt+0x9fe4>  // b.any
  40b530:	mov	w0, #0xf                   	// #15
  40b534:	mov	x1, xzr
  40b538:	bl	40265c <ferror@plt+0x10bc>
  40b53c:	cbnz	w0, 40b7d8 <ferror@plt+0xa238>
  40b540:	ldur	x21, [x29, #-8]
  40b544:	ldr	w8, [x21]
  40b548:	cmp	w8, #0x3
  40b54c:	b.ne	40b678 <ferror@plt+0xa0d8>  // b.any
  40b550:	ldr	w8, [x22]
  40b554:	cmp	w8, #0x1
  40b558:	b.ne	40b5b8 <ferror@plt+0xa018>  // b.any
  40b55c:	ldr	x19, [sp, #8]
  40b560:	ldr	x20, [x21, #8]
  40b564:	mov	x0, x19
  40b568:	bl	404c5c <ferror@plt+0x36bc>
  40b56c:	movi	v0.2d, #0x0
  40b570:	mov	w0, wzr
  40b574:	stp	q0, q0, [x19, #16]
  40b578:	str	q0, [x19]
  40b57c:	str	x20, [x19, #16]
  40b580:	b	40b7d8 <ferror@plt+0xa238>
  40b584:	adrp	x9, 427000 <ferror@plt+0x25a60>
  40b588:	ldr	x9, [x9, #584]
  40b58c:	ldur	x21, [x29, #-8]
  40b590:	ldr	x9, [x9, #1248]
  40b594:	ldrb	w9, [x9]
  40b598:	cmp	w9, #0x64
  40b59c:	b.ne	40b654 <ferror@plt+0xa0b4>  // b.any
  40b5a0:	ldr	w9, [x21]
  40b5a4:	cmp	w9, #0x3
  40b5a8:	b.ne	40b648 <ferror@plt+0xa0a8>  // b.any
  40b5ac:	cmp	w8, #0x2
  40b5b0:	b.cc	40b550 <ferror@plt+0x9fb0>  // b.lo, b.ul, b.last
  40b5b4:	b	40b654 <ferror@plt+0xa0b4>
  40b5b8:	ldr	x1, [x22, #8]
  40b5bc:	add	x0, x19, #0x130
  40b5c0:	bl	401b54 <ferror@plt+0x5b4>
  40b5c4:	movi	v0.2d, #0x0
  40b5c8:	stp	q0, q0, [sp, #32]
  40b5cc:	str	q0, [sp, #16]
  40b5d0:	ldr	x8, [x21, #8]
  40b5d4:	adrp	x9, 427000 <ferror@plt+0x25a60>
  40b5d8:	ldr	x9, [x9, #584]
  40b5dc:	mov	x20, x0
  40b5e0:	str	x8, [sp, #32]
  40b5e4:	ldr	x8, [x9, #1248]
  40b5e8:	ldrb	w8, [x8]
  40b5ec:	cmp	w8, #0x64
  40b5f0:	b.ne	40b610 <ferror@plt+0xa070>  // b.any
  40b5f4:	ldr	x8, [x19, #152]
  40b5f8:	cmp	x8, #0x1
  40b5fc:	b.hi	40b610 <ferror@plt+0xa070>  // b.pmore
  40b600:	mov	w0, #0x10                  	// #16
  40b604:	mov	x1, xzr
  40b608:	bl	40265c <ferror@plt+0x10bc>
  40b60c:	cbnz	w0, 40b7d8 <ferror@plt+0xa238>
  40b610:	mov	w1, #0x1                   	// #1
  40b614:	mov	x0, x20
  40b618:	add	x19, x19, #0x90
  40b61c:	bl	401750 <ferror@plt+0x1b0>
  40b620:	mov	w1, #0x1                   	// #1
  40b624:	mov	x0, x19
  40b628:	bl	401750 <ferror@plt+0x1b0>
  40b62c:	mov	w1, #0x1                   	// #1
  40b630:	mov	x0, x19
  40b634:	bl	401750 <ferror@plt+0x1b0>
  40b638:	add	x1, sp, #0x10
  40b63c:	mov	x0, x20
  40b640:	bl	4018ac <ferror@plt+0x30c>
  40b644:	b	40b7d4 <ferror@plt+0xa234>
  40b648:	ldr	x9, [sp]
  40b64c:	ldr	x10, [x9]
  40b650:	cbz	x10, 40b668 <ferror@plt+0xa0c8>
  40b654:	ldr	x1, [sp]
  40b658:	mov	x0, x21
  40b65c:	bl	40bb5c <ferror@plt+0xa5bc>
  40b660:	cbnz	w0, 40b7d8 <ferror@plt+0xa238>
  40b664:	b	40b540 <ferror@plt+0x9fa0>
  40b668:	cmp	w8, #0x1
  40b66c:	b.hi	40b654 <ferror@plt+0xa0b4>  // b.pmore
  40b670:	ldr	x8, [x9, #32]
  40b674:	cbnz	x8, 40b654 <ferror@plt+0xa0b4>
  40b678:	and	w8, w20, #0xff
  40b67c:	cmp	w8, #0x2d
  40b680:	b.eq	40b68c <ferror@plt+0xa0ec>  // b.none
  40b684:	cmp	w8, #0x21
  40b688:	b.ne	40b6d8 <ferror@plt+0xa138>  // b.any
  40b68c:	ldp	x1, x21, [sp]
  40b690:	mov	x0, x21
  40b694:	bl	404c64 <ferror@plt+0x36c4>
  40b698:	ldr	w23, [x22]
  40b69c:	sub	w8, w23, #0x9
  40b6a0:	cmp	w8, #0x2
  40b6a4:	b.hi	40b78c <ferror@plt+0xa1ec>  // b.pmore
  40b6a8:	add	x1, sp, #0x10
  40b6ac:	mov	x0, x21
  40b6b0:	bl	405b24 <ferror@plt+0x4584>
  40b6b4:	cbnz	w0, 40b7d8 <ferror@plt+0xa238>
  40b6b8:	adrp	x9, 427000 <ferror@plt+0x25a60>
  40b6bc:	ldr	w8, [x22]
  40b6c0:	ldr	x9, [x9, #584]
  40b6c4:	cmp	w23, #0xb
  40b6c8:	b.ne	40b714 <ferror@plt+0xa174>  // b.any
  40b6cc:	mov	x2, xzr
  40b6d0:	mov	w22, #0x2                   	// #2
  40b6d4:	b	40b74c <ferror@plt+0xa1ac>
  40b6d8:	and	w8, w20, #0xff
  40b6dc:	sub	w9, w20, #0xc
  40b6e0:	adrp	x10, 413000 <ferror@plt+0x11a60>
  40b6e4:	cmp	w8, #0x22
  40b6e8:	add	x10, x10, #0xa40
  40b6ec:	csel	w8, w20, w9, cc  // cc = lo, ul, last
  40b6f0:	ldp	x1, x21, [sp]
  40b6f4:	add	x8, x10, w8, uxtb #3
  40b6f8:	ldr	x3, [x19, #16]
  40b6fc:	ldur	x8, [x8, #-192]
  40b700:	mov	x0, x21
  40b704:	mov	x2, x21
  40b708:	blr	x8
  40b70c:	cbnz	w0, 40b7d8 <ferror@plt+0xa238>
  40b710:	b	40b698 <ferror@plt+0xa0f8>
  40b714:	cmp	w23, #0xa
  40b718:	b.ne	40b738 <ferror@plt+0xa198>  // b.any
  40b71c:	ldr	x10, [x9, #1248]
  40b720:	ldrb	w10, [x10]
  40b724:	cmp	w10, #0x64
  40b728:	b.eq	40b740 <ferror@plt+0xa1a0>  // b.none
  40b72c:	ldrb	w10, [x9, #1138]
  40b730:	tst	w10, #0x6
  40b734:	b.eq	40b740 <ferror@plt+0xa1a0>  // b.none
  40b738:	mov	w2, #0x2                   	// #2
  40b73c:	b	40b744 <ferror@plt+0xa1a4>
  40b740:	mov	x2, xzr
  40b744:	cmp	w23, #0xa
  40b748:	cset	w22, eq  // eq = none
  40b74c:	add	x9, x9, x22, lsl #3
  40b750:	ldr	x3, [x9, #1144]
  40b754:	ldr	x9, [sp, #16]
  40b758:	cmp	x9, x3
  40b75c:	b.hi	40b7f0 <ferror@plt+0xa250>  // b.pmore
  40b760:	cmp	x9, x2
  40b764:	b.cc	40b7f0 <ferror@plt+0xa250>  // b.lo, b.ul, b.last
  40b768:	mov	w8, #0x28                  	// #40
  40b76c:	madd	x8, x22, x8, x19
  40b770:	add	x0, x8, #0x18
  40b774:	mov	x1, xzr
  40b778:	bl	401bac <ferror@plt+0x60c>
  40b77c:	ldr	x8, [sp, #16]
  40b780:	str	x8, [x0]
  40b784:	ldr	x8, [sp, #16]
  40b788:	str	x8, [x19, x22, lsl #3]
  40b78c:	and	w8, w20, #0xff
  40b790:	cmp	w8, #0x21
  40b794:	b.hi	40b7b8 <ferror@plt+0xa218>  // b.pmore
  40b798:	add	x8, sp, #0x10
  40b79c:	add	x0, x8, #0x8
  40b7a0:	mov	x1, x21
  40b7a4:	bl	404ce8 <ferror@plt+0x3748>
  40b7a8:	add	x1, sp, #0x10
  40b7ac:	mov	x0, x19
  40b7b0:	bl	40bea0 <ferror@plt+0xa900>
  40b7b4:	b	40b7d4 <ferror@plt+0xa234>
  40b7b8:	add	x19, x19, #0x90
  40b7bc:	mov	w1, #0x1                   	// #1
  40b7c0:	mov	x0, x19
  40b7c4:	bl	401750 <ferror@plt+0x1b0>
  40b7c8:	mov	w1, #0x1                   	// #1
  40b7cc:	mov	x0, x19
  40b7d0:	bl	401750 <ferror@plt+0x1b0>
  40b7d4:	mov	w0, wzr
  40b7d8:	ldp	x20, x19, [sp, #128]
  40b7dc:	ldp	x22, x21, [sp, #112]
  40b7e0:	ldr	x23, [sp, #96]
  40b7e4:	ldp	x29, x30, [sp, #80]
  40b7e8:	add	sp, sp, #0x90
  40b7ec:	ret
  40b7f0:	add	w0, w8, #0x1
  40b7f4:	mov	x1, xzr
  40b7f8:	bl	40265c <ferror@plt+0x10bc>
  40b7fc:	b	40b7d8 <ferror@plt+0xa238>
  40b800:	sub	sp, sp, #0xb0
  40b804:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40b808:	ldr	x8, [x8, #584]
  40b80c:	stp	x29, x30, [sp, #80]
  40b810:	stp	x28, x27, [sp, #96]
  40b814:	stp	x26, x25, [sp, #112]
  40b818:	stp	x24, x23, [sp, #128]
  40b81c:	stp	x22, x21, [sp, #144]
  40b820:	stp	x20, x19, [sp, #160]
  40b824:	str	xzr, [sp, #8]
  40b828:	ldr	x8, [x8, #1248]
  40b82c:	mov	w20, w3
  40b830:	mov	w22, w2
  40b834:	mov	x21, x1
  40b838:	ldrb	w8, [x8]
  40b83c:	mov	x19, x0
  40b840:	add	x29, sp, #0x50
  40b844:	cmp	w8, #0x64
  40b848:	b.ne	40b868 <ferror@plt+0xa2c8>  // b.any
  40b84c:	sub	x1, x29, #0x8
  40b850:	add	x2, sp, #0x8
  40b854:	mov	x0, x19
  40b858:	mov	x3, xzr
  40b85c:	bl	40baa4 <ferror@plt+0xa504>
  40b860:	cbnz	w0, 40ba84 <ferror@plt+0xa4e4>
  40b864:	b	40b8c0 <ferror@plt+0xa320>
  40b868:	cmp	w22, #0x0
  40b86c:	add	x0, x19, #0x90
  40b870:	mov	x1, xzr
  40b874:	cset	w23, eq  // eq = none
  40b878:	bl	401bac <ferror@plt+0x60c>
  40b87c:	stur	x0, [x29, #-8]
  40b880:	ldr	w8, [x0]
  40b884:	mov	x24, x0
  40b888:	cmp	w8, #0x2
  40b88c:	cset	w8, ne  // ne = any
  40b890:	cmp	w23, w8
  40b894:	b.eq	40b8a8 <ferror@plt+0xa308>  // b.none
  40b898:	mov	w0, #0xf                   	// #15
  40b89c:	mov	x1, xzr
  40b8a0:	bl	40265c <ferror@plt+0x10bc>
  40b8a4:	cbnz	w0, 40ba84 <ferror@plt+0xa4e4>
  40b8a8:	tbz	w20, #0, 40b8c8 <ferror@plt+0xa328>
  40b8ac:	add	x2, sp, #0x8
  40b8b0:	mov	x0, x19
  40b8b4:	mov	x1, x24
  40b8b8:	bl	40bb90 <ferror@plt+0xa5f0>
  40b8bc:	cbnz	w0, 40ba84 <ferror@plt+0xa4e4>
  40b8c0:	ldur	x24, [x29, #-8]
  40b8c4:	b	40b8e4 <ferror@plt+0xa344>
  40b8c8:	cbnz	w22, 40b8e4 <ferror@plt+0xa344>
  40b8cc:	ldr	x1, [x24, #8]
  40b8d0:	add	x0, x19, #0x130
  40b8d4:	bl	401b54 <ferror@plt+0x5b4>
  40b8d8:	mov	w1, #0x1                   	// #1
  40b8dc:	bl	401bac <ferror@plt+0x60c>
  40b8e0:	str	x0, [sp, #8]
  40b8e4:	add	x8, x19, #0x130
  40b8e8:	add	x27, x19, #0x180
  40b8ec:	cmp	w22, #0x0
  40b8f0:	csel	x0, x8, x27, eq  // eq = none
  40b8f4:	mov	x1, x21
  40b8f8:	bl	401b54 <ferror@plt+0x5b4>
  40b8fc:	ldr	w8, [x24]
  40b900:	mov	x23, x0
  40b904:	cmp	w8, #0x3
  40b908:	b.ne	40b920 <ferror@plt+0xa380>  // b.any
  40b90c:	cbz	w22, 40b9b8 <ferror@plt+0xa418>
  40b910:	mov	w0, #0xf                   	// #15
  40b914:	mov	x1, xzr
  40b918:	bl	40265c <ferror@plt+0x10bc>
  40b91c:	b	40ba84 <ferror@plt+0xa4e4>
  40b920:	cbz	w22, 40b9e8 <ferror@plt+0xa448>
  40b924:	ldr	x1, [x24, #8]
  40b928:	ldr	x26, [sp, #8]
  40b92c:	add	x8, sp, #0x10
  40b930:	mov	x0, x27
  40b934:	add	x25, x8, #0x8
  40b938:	bl	401b54 <ferror@plt+0x5b4>
  40b93c:	str	x0, [sp]
  40b940:	tbnz	w20, #0, 40b950 <ferror@plt+0xa3b0>
  40b944:	mov	w1, #0x1                   	// #1
  40b948:	bl	401bac <ferror@plt+0x60c>
  40b94c:	mov	x26, x0
  40b950:	ldr	x8, [x26, #24]
  40b954:	cmp	x8, #0x30
  40b958:	cset	w10, eq  // eq = none
  40b95c:	cmp	w22, #0x2
  40b960:	cset	w9, eq  // eq = none
  40b964:	cmp	x8, #0x1
  40b968:	and	w28, w9, w10
  40b96c:	cset	w10, eq  // eq = none
  40b970:	tbnz	w28, #0, 40ba08 <ferror@plt+0xa468>
  40b974:	and	w9, w9, w10
  40b978:	cbnz	w9, 40ba08 <ferror@plt+0xa468>
  40b97c:	cmp	w22, #0x2
  40b980:	b.eq	40b99c <ferror@plt+0xa3fc>  // b.none
  40b984:	cmp	x8, #0x1
  40b988:	b.ne	40b99c <ferror@plt+0xa3fc>  // b.any
  40b98c:	mov	x0, x19
  40b990:	mov	x1, x26
  40b994:	bl	40bd44 <ferror@plt+0xa7a4>
  40b998:	mov	x26, x0
  40b99c:	mov	w1, #0x1                   	// #1
  40b9a0:	mov	x0, x25
  40b9a4:	bl	40c29c <ferror@plt+0xacfc>
  40b9a8:	mov	x0, x25
  40b9ac:	mov	x1, x26
  40b9b0:	bl	40c3ac <ferror@plt+0xae0c>
  40b9b4:	b	40b9f8 <ferror@plt+0xa458>
  40b9b8:	movi	v0.2d, #0x0
  40b9bc:	stp	q0, q0, [sp, #32]
  40b9c0:	str	q0, [sp, #16]
  40b9c4:	ldr	x8, [x24, #8]
  40b9c8:	add	x0, x19, #0x90
  40b9cc:	mov	w1, #0x1                   	// #1
  40b9d0:	str	x8, [sp, #32]
  40b9d4:	bl	401750 <ferror@plt+0x1b0>
  40b9d8:	add	x1, sp, #0x10
  40b9dc:	mov	x0, x23
  40b9e0:	bl	4018ac <ferror@plt+0x30c>
  40b9e4:	b	40ba80 <ferror@plt+0xa4e0>
  40b9e8:	ldr	x1, [sp, #8]
  40b9ec:	add	x8, sp, #0x10
  40b9f0:	add	x0, x8, #0x8
  40b9f4:	bl	404ce8 <ferror@plt+0x3748>
  40b9f8:	add	x8, sp, #0x10
  40b9fc:	add	x1, x8, #0x8
  40ba00:	mov	x0, x23
  40ba04:	b	40ba70 <ferror@plt+0xa4d0>
  40ba08:	mov	w1, #0x1                   	// #1
  40ba0c:	mov	x0, x25
  40ba10:	mov	x2, xzr
  40ba14:	bl	4016bc <ferror@plt+0x11c>
  40ba18:	cbz	w28, 40ba5c <ferror@plt+0xa4bc>
  40ba1c:	mov	x0, x27
  40ba20:	mov	x1, x21
  40ba24:	bl	401b54 <ferror@plt+0x5b4>
  40ba28:	ldr	x1, [x24, #8]
  40ba2c:	mov	x23, x0
  40ba30:	mov	x0, x25
  40ba34:	bl	4018e0 <ferror@plt+0x340>
  40ba38:	ldr	x8, [sp]
  40ba3c:	tst	w20, #0x1
  40ba40:	mov	x9, #0xfffffffffffffffe    	// #-2
  40ba44:	cinc	x9, x9, ne  // ne = any
  40ba48:	ldr	x8, [x8, #8]
  40ba4c:	mov	x0, x25
  40ba50:	add	x1, x9, x8
  40ba54:	bl	4018e0 <ferror@plt+0x340>
  40ba58:	b	40ba68 <ferror@plt+0xa4c8>
  40ba5c:	ldp	x2, x1, [x26]
  40ba60:	mov	x0, x25
  40ba64:	bl	4017cc <ferror@plt+0x22c>
  40ba68:	mov	x0, x23
  40ba6c:	mov	x1, x25
  40ba70:	bl	4018ac <ferror@plt+0x30c>
  40ba74:	add	x0, x19, #0x90
  40ba78:	mov	w1, #0x1                   	// #1
  40ba7c:	bl	401750 <ferror@plt+0x1b0>
  40ba80:	mov	w0, wzr
  40ba84:	ldp	x20, x19, [sp, #160]
  40ba88:	ldp	x22, x21, [sp, #144]
  40ba8c:	ldp	x24, x23, [sp, #128]
  40ba90:	ldp	x26, x25, [sp, #112]
  40ba94:	ldp	x28, x27, [sp, #96]
  40ba98:	ldp	x29, x30, [sp, #80]
  40ba9c:	add	sp, sp, #0xb0
  40baa0:	ret
  40baa4:	stp	x29, x30, [sp, #-48]!
  40baa8:	stp	x22, x21, [sp, #16]
  40baac:	stp	x20, x19, [sp, #32]
  40bab0:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40bab4:	ldr	x8, [x8, #584]
  40bab8:	mov	x22, x3
  40babc:	mov	x19, x2
  40bac0:	mov	x21, x1
  40bac4:	ldr	x8, [x8, #1248]
  40bac8:	mov	x20, x0
  40bacc:	mov	x29, sp
  40bad0:	ldrb	w8, [x8]
  40bad4:	cmp	w8, #0x64
  40bad8:	b.ne	40bb0c <ferror@plt+0xa56c>  // b.any
  40badc:	ldr	x8, [x20, #152]
  40bae0:	add	x9, x22, #0x1
  40bae4:	cmp	x8, x9
  40bae8:	b.cs	40bb0c <ferror@plt+0xa56c>  // b.hs, b.nlast
  40baec:	mov	w0, #0x10                  	// #16
  40baf0:	mov	x1, xzr
  40baf4:	bl	40265c <ferror@plt+0x10bc>
  40baf8:	cbz	w0, 40bb0c <ferror@plt+0xa56c>
  40bafc:	ldp	x20, x19, [sp, #32]
  40bb00:	ldp	x22, x21, [sp, #16]
  40bb04:	ldp	x29, x30, [sp], #48
  40bb08:	ret
  40bb0c:	add	x0, x20, #0x90
  40bb10:	mov	x1, x22
  40bb14:	bl	401bac <ferror@plt+0x60c>
  40bb18:	str	x0, [x21]
  40bb1c:	ldr	w8, [x0]
  40bb20:	cmp	w8, #0x8
  40bb24:	b.ne	40bb40 <ferror@plt+0xa5a0>  // b.any
  40bb28:	ldp	x20, x19, [sp, #32]
  40bb2c:	ldp	x22, x21, [sp, #16]
  40bb30:	mov	w0, #0x13                  	// #19
  40bb34:	mov	x1, xzr
  40bb38:	ldp	x29, x30, [sp], #48
  40bb3c:	b	40265c <ferror@plt+0x10bc>
  40bb40:	mov	x1, x0
  40bb44:	mov	x0, x20
  40bb48:	mov	x2, x19
  40bb4c:	ldp	x20, x19, [sp, #32]
  40bb50:	ldp	x22, x21, [sp, #16]
  40bb54:	ldp	x29, x30, [sp], #48
  40bb58:	b	40bb90 <ferror@plt+0xa5f0>
  40bb5c:	ldr	w8, [x0]
  40bb60:	and	w8, w8, #0xfffffffe
  40bb64:	cmp	w8, #0x2
  40bb68:	b.ne	40bb78 <ferror@plt+0xa5d8>  // b.any
  40bb6c:	mov	w0, #0xf                   	// #15
  40bb70:	mov	x1, xzr
  40bb74:	b	40265c <ferror@plt+0x10bc>
  40bb78:	ldr	x8, [x1]
  40bb7c:	cbnz	x8, 40bb88 <ferror@plt+0xa5e8>
  40bb80:	ldr	x8, [x1, #32]
  40bb84:	cbz	x8, 40bb6c <ferror@plt+0xa5cc>
  40bb88:	mov	w0, wzr
  40bb8c:	ret
  40bb90:	stp	x29, x30, [sp, #-64]!
  40bb94:	stp	x24, x23, [sp, #16]
  40bb98:	stp	x22, x21, [sp, #32]
  40bb9c:	stp	x20, x19, [sp, #48]
  40bba0:	ldr	w8, [x1]
  40bba4:	mov	x19, x2
  40bba8:	mov	x29, sp
  40bbac:	cmp	w8, #0xb
  40bbb0:	b.hi	40bc70 <ferror@plt+0xa6d0>  // b.pmore
  40bbb4:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40bbb8:	add	x9, x9, #0x2f4
  40bbbc:	adr	x10, 40bbd4 <ferror@plt+0xa634>
  40bbc0:	ldrb	w11, [x9, x8]
  40bbc4:	add	x10, x10, x11, lsl #2
  40bbc8:	mov	x21, x1
  40bbcc:	mov	x23, x0
  40bbd0:	br	x10
  40bbd4:	add	x20, x21, #0x8
  40bbd8:	b	40bd28 <ferror@plt+0xa788>
  40bbdc:	ldr	x1, [x21, #8]
  40bbe0:	add	x9, x23, #0x130
  40bbe4:	add	x10, x23, #0x180
  40bbe8:	cmp	w8, #0x0
  40bbec:	csel	x0, x9, x10, eq  // eq = none
  40bbf0:	bl	401b54 <ferror@plt+0x5b4>
  40bbf4:	ldr	w8, [x21]
  40bbf8:	cmp	w8, #0x1
  40bbfc:	b.ne	40bc60 <ferror@plt+0xa6c0>  // b.any
  40bc00:	ldr	x20, [x21, #16]
  40bc04:	mov	x1, xzr
  40bc08:	bl	401bac <ferror@plt+0x60c>
  40bc0c:	ldr	x8, [x0, #24]
  40bc10:	mov	x21, x0
  40bc14:	cmp	x8, #0x1
  40bc18:	b.ne	40bc2c <ferror@plt+0xa68c>  // b.any
  40bc1c:	mov	x0, x23
  40bc20:	mov	x1, x21
  40bc24:	bl	40bd44 <ferror@plt+0xa7a4>
  40bc28:	mov	x21, x0
  40bc2c:	ldr	x8, [x21, #8]
  40bc30:	cmp	x8, x20
  40bc34:	b.hi	40bc50 <ferror@plt+0xa6b0>  // b.pmore
  40bc38:	mov	w1, #0x1                   	// #1
  40bc3c:	mov	x0, x20
  40bc40:	bl	4028c4 <ferror@plt+0x1324>
  40bc44:	mov	x1, x0
  40bc48:	mov	x0, x21
  40bc4c:	bl	40c2e8 <ferror@plt+0xad48>
  40bc50:	mov	x0, x21
  40bc54:	mov	x1, x20
  40bc58:	bl	401b54 <ferror@plt+0x5b4>
  40bc5c:	b	40bc68 <ferror@plt+0xa6c8>
  40bc60:	mov	x1, xzr
  40bc64:	bl	401bac <ferror@plt+0x60c>
  40bc68:	mov	x20, x0
  40bc6c:	b	40bd28 <ferror@plt+0xa788>
  40bc70:	b	40bd28 <ferror@plt+0xa788>
  40bc74:	mov	x20, x21
  40bc78:	ldr	x22, [x20, #8]!
  40bc7c:	mov	x0, x23
  40bc80:	bl	40bdf0 <ferror@plt+0xa850>
  40bc84:	add	x0, x0, #0xa8
  40bc88:	mov	x1, x22
  40bc8c:	bl	401b54 <ferror@plt+0x5b4>
  40bc90:	ldr	x23, [x23]
  40bc94:	ldr	x8, [x0, #8]
  40bc98:	mov	x22, x0
  40bc9c:	cmp	x8, x23
  40bca0:	b.eq	40bd04 <ferror@plt+0xa764>  // b.none
  40bca4:	mov	x24, x22
  40bca8:	ldr	x8, [x24, #16]!
  40bcac:	cbnz	x8, 40bce0 <ferror@plt+0xa740>
  40bcb0:	ldr	x0, [x22]
  40bcb4:	bl	401270 <strlen@plt>
  40bcb8:	mov	w1, #0x8                   	// #8
  40bcbc:	bl	4028c4 <ferror@plt+0x1324>
  40bcc0:	mov	x8, #0xe38f                	// #58255
  40bcc4:	movk	x8, #0x8e38, lsl #16
  40bcc8:	movk	x8, #0x38e3, lsl #32
  40bccc:	movk	x8, #0xe38e, lsl #48
  40bcd0:	umulh	x8, x0, x8
  40bcd4:	lsr	x1, x8, #3
  40bcd8:	mov	x0, x24
  40bcdc:	bl	404c1c <ferror@plt+0x367c>
  40bce0:	ldr	x1, [x22]
  40bce4:	mov	x0, x24
  40bce8:	mov	x2, x23
  40bcec:	ldrb	w8, [x1, #1]
  40bcf0:	cmp	w8, #0x0
  40bcf4:	cset	w3, eq  // eq = none
  40bcf8:	bl	404f58 <ferror@plt+0x39b8>
  40bcfc:	cbnz	w0, 40bd30 <ferror@plt+0xa790>
  40bd00:	str	x23, [x22, #8]
  40bd04:	add	x1, x22, #0x10
  40bd08:	mov	x0, x20
  40bd0c:	bl	404ce8 <ferror@plt+0x3748>
  40bd10:	mov	w8, #0x5                   	// #5
  40bd14:	str	w8, [x21]
  40bd18:	b	40bd28 <ferror@plt+0xa788>
  40bd1c:	add	x20, x23, #0x230
  40bd20:	b	40bd28 <ferror@plt+0xa788>
  40bd24:	add	x20, x23, #0x260
  40bd28:	mov	w0, wzr
  40bd2c:	str	x20, [x19]
  40bd30:	ldp	x20, x19, [sp, #48]
  40bd34:	ldp	x22, x21, [sp, #32]
  40bd38:	ldp	x24, x23, [sp, #16]
  40bd3c:	ldp	x29, x30, [sp], #64
  40bd40:	ret
  40bd44:	stp	x29, x30, [sp, #-32]!
  40bd48:	ldr	x8, [x1]
  40bd4c:	str	x19, [sp, #16]
  40bd50:	mov	x29, sp
  40bd54:	ldrb	w11, [x8]
  40bd58:	cbz	x11, 40bd94 <ferror@plt+0xa7f4>
  40bd5c:	mov	x10, xzr
  40bd60:	mov	x1, xzr
  40bd64:	sub	w9, w11, #0x1
  40bd68:	lsl	x11, x11, #3
  40bd6c:	add	x12, x8, #0x1
  40bd70:	ldrb	w13, [x12], #1
  40bd74:	lsl	x13, x13, x10
  40bd78:	add	x10, x10, #0x8
  40bd7c:	cmp	x11, x10
  40bd80:	orr	x1, x13, x1
  40bd84:	b.ne	40bd70 <ferror@plt+0xa7d0>  // b.any
  40bd88:	and	x9, x9, #0xff
  40bd8c:	add	x11, x9, #0x2
  40bd90:	b	40bd9c <ferror@plt+0xa7fc>
  40bd94:	mov	x1, xzr
  40bd98:	mov	w11, #0x1                   	// #1
  40bd9c:	ldrb	w10, [x8, x11]
  40bda0:	cbz	x10, 40bdd4 <ferror@plt+0xa834>
  40bda4:	add	x8, x11, x8
  40bda8:	mov	x9, xzr
  40bdac:	mov	x19, xzr
  40bdb0:	lsl	x10, x10, #3
  40bdb4:	add	x8, x8, #0x1
  40bdb8:	ldrb	w11, [x8], #1
  40bdbc:	lsl	x11, x11, x9
  40bdc0:	add	x9, x9, #0x8
  40bdc4:	cmp	x10, x9
  40bdc8:	orr	x19, x11, x19
  40bdcc:	b.ne	40bdb8 <ferror@plt+0xa818>  // b.any
  40bdd0:	b	40bdd8 <ferror@plt+0xa838>
  40bdd4:	mov	x19, xzr
  40bdd8:	add	x0, x0, #0x180
  40bddc:	bl	401b54 <ferror@plt+0x5b4>
  40bde0:	mov	x1, x19
  40bde4:	ldr	x19, [sp, #16]
  40bde8:	ldp	x29, x30, [sp], #32
  40bdec:	b	401b54 <ferror@plt+0x5b4>
  40bdf0:	stp	x29, x30, [sp, #-32]!
  40bdf4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40bdf8:	ldr	x8, [x8, #584]
  40bdfc:	str	x19, [sp, #16]
  40be00:	mov	x19, x0
  40be04:	mov	x29, sp
  40be08:	ldr	x8, [x8, #1248]
  40be0c:	ldrb	w8, [x8]
  40be10:	cmp	w8, #0x64
  40be14:	b.ne	40be20 <ferror@plt+0xa880>  // b.any
  40be18:	mov	x1, xzr
  40be1c:	b	40be30 <ferror@plt+0xa890>
  40be20:	add	x0, x19, #0xb8
  40be24:	mov	x1, xzr
  40be28:	bl	401bac <ferror@plt+0x60c>
  40be2c:	ldr	x1, [x0]
  40be30:	add	x0, x19, #0xe0
  40be34:	ldr	x19, [sp, #16]
  40be38:	ldp	x29, x30, [sp], #32
  40be3c:	b	401b54 <ferror@plt+0x5b4>
  40be40:	stp	x29, x30, [sp, #-48]!
  40be44:	stp	x22, x21, [sp, #16]
  40be48:	stp	x20, x19, [sp, #32]
  40be4c:	mov	x29, sp
  40be50:	mov	x19, x4
  40be54:	mov	x20, x3
  40be58:	mov	x21, x2
  40be5c:	mov	x22, x1
  40be60:	bl	40bee8 <ferror@plt+0xa948>
  40be64:	cbnz	w0, 40be78 <ferror@plt+0xa8d8>
  40be68:	ldr	x0, [x22]
  40be6c:	ldr	x1, [x21]
  40be70:	bl	40bb5c <ferror@plt+0xa5bc>
  40be74:	cbz	w0, 40be88 <ferror@plt+0xa8e8>
  40be78:	ldp	x20, x19, [sp, #32]
  40be7c:	ldp	x22, x21, [sp, #16]
  40be80:	ldp	x29, x30, [sp], #48
  40be84:	ret
  40be88:	ldr	x0, [x20]
  40be8c:	ldr	x1, [x19]
  40be90:	ldp	x20, x19, [sp, #32]
  40be94:	ldp	x22, x21, [sp, #16]
  40be98:	ldp	x29, x30, [sp], #48
  40be9c:	b	40bb5c <ferror@plt+0xa5bc>
  40bea0:	stp	x29, x30, [sp, #-32]!
  40bea4:	stp	x20, x19, [sp, #16]
  40bea8:	mov	w8, #0x5                   	// #5
  40beac:	add	x20, x0, #0x90
  40beb0:	mov	x19, x1
  40beb4:	str	w8, [x1]
  40beb8:	mov	w1, #0x1                   	// #1
  40bebc:	mov	x0, x20
  40bec0:	mov	x29, sp
  40bec4:	bl	401750 <ferror@plt+0x1b0>
  40bec8:	mov	w1, #0x1                   	// #1
  40becc:	mov	x0, x20
  40bed0:	bl	401750 <ferror@plt+0x1b0>
  40bed4:	mov	x0, x20
  40bed8:	mov	x1, x19
  40bedc:	ldp	x20, x19, [sp, #16]
  40bee0:	ldp	x29, x30, [sp], #32
  40bee4:	b	4018ac <ferror@plt+0x30c>
  40bee8:	stp	x29, x30, [sp, #-64]!
  40beec:	stp	x22, x21, [sp, #32]
  40bef0:	mov	x21, x3
  40bef4:	mov	w3, #0x1                   	// #1
  40bef8:	str	x23, [sp, #16]
  40befc:	stp	x20, x19, [sp, #48]
  40bf00:	mov	x29, sp
  40bf04:	mov	x23, x4
  40bf08:	mov	x19, x2
  40bf0c:	mov	x22, x1
  40bf10:	mov	x20, x0
  40bf14:	bl	40baa4 <ferror@plt+0xa504>
  40bf18:	cbnz	w0, 40bf34 <ferror@plt+0xa994>
  40bf1c:	mov	x0, x20
  40bf20:	mov	x1, x21
  40bf24:	mov	x2, x23
  40bf28:	mov	x3, xzr
  40bf2c:	bl	40baa4 <ferror@plt+0xa504>
  40bf30:	cbz	w0, 40bf48 <ferror@plt+0xa9a8>
  40bf34:	ldp	x20, x19, [sp, #48]
  40bf38:	ldp	x22, x21, [sp, #32]
  40bf3c:	ldr	x23, [sp, #16]
  40bf40:	ldp	x29, x30, [sp], #64
  40bf44:	ret
  40bf48:	ldr	x1, [x22]
  40bf4c:	ldr	w8, [x1]
  40bf50:	cmp	w8, #0x1
  40bf54:	b.hi	40bf84 <ferror@plt+0xa9e4>  // b.pmore
  40bf58:	ldr	x9, [x21]
  40bf5c:	ldr	w9, [x9]
  40bf60:	cmp	w8, w9
  40bf64:	b.ne	40bf84 <ferror@plt+0xa9e4>  // b.any
  40bf68:	mov	x0, x20
  40bf6c:	mov	x2, x19
  40bf70:	ldp	x20, x19, [sp, #48]
  40bf74:	ldp	x22, x21, [sp, #32]
  40bf78:	ldr	x23, [sp, #16]
  40bf7c:	ldp	x29, x30, [sp], #64
  40bf80:	b	40bb90 <ferror@plt+0xa5f0>
  40bf84:	cmp	w8, #0x3
  40bf88:	b.ne	40bfa8 <ferror@plt+0xaa08>  // b.any
  40bf8c:	ldp	x20, x19, [sp, #48]
  40bf90:	ldp	x22, x21, [sp, #32]
  40bf94:	ldr	x23, [sp, #16]
  40bf98:	mov	w0, #0xf                   	// #15
  40bf9c:	mov	x1, xzr
  40bfa0:	ldp	x29, x30, [sp], #64
  40bfa4:	b	40265c <ferror@plt+0x10bc>
  40bfa8:	mov	w0, wzr
  40bfac:	b	40bf34 <ferror@plt+0xa994>
  40bfb0:	stp	x29, x30, [sp, #-32]!
  40bfb4:	stp	x20, x19, [sp, #16]
  40bfb8:	mov	x19, x0
  40bfbc:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40bfc0:	add	x0, x0, #0x4c7
  40bfc4:	mov	x1, x19
  40bfc8:	mov	x29, sp
  40bfcc:	bl	402508 <ferror@plt+0xf68>
  40bfd0:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40bfd4:	ldr	x20, [x8, #584]
  40bfd8:	mov	w1, #0xa                   	// #10
  40bfdc:	ldr	x8, [x20, #1104]
  40bfe0:	add	x8, x8, x0
  40bfe4:	mov	x0, x19
  40bfe8:	str	x8, [x20, #1104]
  40bfec:	bl	4013f0 <strrchr@plt>
  40bff0:	cbz	x0, 40c000 <ferror@plt+0xaa60>
  40bff4:	add	x0, x0, #0x1
  40bff8:	bl	401270 <strlen@plt>
  40bffc:	str	x0, [x20, #1104]
  40c000:	ldp	x20, x19, [sp, #16]
  40c004:	ldp	x29, x30, [sp], #32
  40c008:	ret
  40c00c:	ldr	x0, [x0]
  40c010:	ldr	x1, [x1]
  40c014:	b	401460 <strcmp@plt>
  40c018:	ldr	x0, [x0]
  40c01c:	b	401480 <free@plt>
  40c020:	stp	x29, x30, [sp, #-32]!
  40c024:	str	x19, [sp, #16]
  40c028:	mov	x19, x0
  40c02c:	ldr	x0, [x19], #16
  40c030:	mov	x29, sp
  40c034:	bl	401480 <free@plt>
  40c038:	mov	x0, x19
  40c03c:	ldr	x19, [sp, #16]
  40c040:	ldp	x29, x30, [sp], #32
  40c044:	b	404c5c <ferror@plt+0x36bc>
  40c048:	sub	sp, sp, #0x60
  40c04c:	stp	x20, x19, [sp, #80]
  40c050:	mov	x20, x2
  40c054:	cmp	w3, #0x0
  40c058:	stp	x22, x21, [sp, #64]
  40c05c:	mov	x22, x0
  40c060:	cset	w2, eq  // eq = none
  40c064:	mov	x0, x1
  40c068:	mov	x1, x20
  40c06c:	stp	x29, x30, [sp, #16]
  40c070:	str	x25, [sp, #32]
  40c074:	stp	x24, x23, [sp, #48]
  40c078:	add	x29, sp, #0x10
  40c07c:	mov	x19, x4
  40c080:	mov	w21, w3
  40c084:	bl	4095ec <ferror@plt+0x804c>
  40c088:	ldr	x8, [x22, #88]
  40c08c:	mov	x24, x0
  40c090:	add	x23, x22, #0x50
  40c094:	cbz	x8, 40c0d0 <ferror@plt+0xab30>
  40c098:	mov	x25, xzr
  40c09c:	mov	x0, x23
  40c0a0:	mov	x1, x25
  40c0a4:	bl	401b54 <ferror@plt+0x5b4>
  40c0a8:	ldr	x8, [x0]
  40c0ac:	cmp	x24, x8
  40c0b0:	b.ne	40c0c0 <ferror@plt+0xab20>  // b.any
  40c0b4:	ldr	w8, [x0, #8]
  40c0b8:	cmp	w8, w21
  40c0bc:	b.eq	40c0ec <ferror@plt+0xab4c>  // b.none
  40c0c0:	ldr	x8, [x22, #88]
  40c0c4:	add	x25, x25, #0x1
  40c0c8:	cmp	x25, x8
  40c0cc:	b.cc	40c09c <ferror@plt+0xaafc>  // b.lo, b.ul, b.last
  40c0d0:	mov	w8, w21
  40c0d4:	mov	x1, sp
  40c0d8:	mov	x0, x23
  40c0dc:	stp	x24, x8, [sp]
  40c0e0:	bl	4018ac <ferror@plt+0x30c>
  40c0e4:	mov	w0, wzr
  40c0e8:	b	40c114 <ferror@plt+0xab74>
  40c0ec:	adrp	x8, 411000 <ferror@plt+0xfa60>
  40c0f0:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40c0f4:	add	x8, x8, #0x4d7
  40c0f8:	add	x9, x9, #0x30b
  40c0fc:	cmp	w21, #0x1
  40c100:	csel	x3, x9, x8, eq  // eq = none
  40c104:	mov	w0, #0x1f                  	// #31
  40c108:	mov	x1, x19
  40c10c:	mov	x2, x20
  40c110:	bl	40265c <ferror@plt+0x10bc>
  40c114:	ldp	x20, x19, [sp, #80]
  40c118:	ldp	x22, x21, [sp, #64]
  40c11c:	ldp	x24, x23, [sp, #48]
  40c120:	ldr	x25, [sp, #32]
  40c124:	ldp	x29, x30, [sp, #16]
  40c128:	add	sp, sp, #0x60
  40c12c:	ret
  40c130:	stp	x29, x30, [sp, #-32]!
  40c134:	stp	x20, x19, [sp, #16]
  40c138:	mov	x19, x1
  40c13c:	mov	w1, #0x1                   	// #1
  40c140:	mov	x2, xzr
  40c144:	mov	x29, sp
  40c148:	mov	x20, x0
  40c14c:	bl	4016bc <ferror@plt+0x11c>
  40c150:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  40c154:	add	x0, x20, #0x80
  40c158:	add	x2, x2, #0x18
  40c15c:	mov	w1, #0x8                   	// #8
  40c160:	bl	4016bc <ferror@plt+0x11c>
  40c164:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  40c168:	add	x0, x20, #0xa8
  40c16c:	add	x2, x2, #0x20
  40c170:	mov	w1, #0x40                  	// #64
  40c174:	bl	4016bc <ferror@plt+0x11c>
  40c178:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40c17c:	ldr	x8, [x8, #584]
  40c180:	ldr	x8, [x8, #1248]
  40c184:	ldrb	w8, [x8]
  40c188:	cmp	w8, #0x64
  40c18c:	b.eq	40c1b8 <ferror@plt+0xac18>  // b.none
  40c190:	add	x0, x20, #0x50
  40c194:	mov	w1, #0x10                  	// #16
  40c198:	mov	x2, xzr
  40c19c:	bl	4016bc <ferror@plt+0x11c>
  40c1a0:	add	x0, x20, #0x28
  40c1a4:	mov	w1, #0x8                   	// #8
  40c1a8:	mov	x2, xzr
  40c1ac:	bl	4016bc <ferror@plt+0x11c>
  40c1b0:	str	xzr, [x20, #120]
  40c1b4:	strb	wzr, [x20, #216]
  40c1b8:	str	x19, [x20, #208]
  40c1bc:	ldp	x20, x19, [sp, #16]
  40c1c0:	ldp	x29, x30, [sp], #32
  40c1c4:	ret
  40c1c8:	stp	x29, x30, [sp, #-32]!
  40c1cc:	ldr	x1, [x0, #8]
  40c1d0:	str	x19, [sp, #16]
  40c1d4:	mov	x29, sp
  40c1d8:	mov	x19, x0
  40c1dc:	bl	401750 <ferror@plt+0x1b0>
  40c1e0:	ldr	x1, [x19, #136]
  40c1e4:	add	x0, x19, #0x80
  40c1e8:	bl	401750 <ferror@plt+0x1b0>
  40c1ec:	ldr	x1, [x19, #176]
  40c1f0:	add	x0, x19, #0xa8
  40c1f4:	bl	401750 <ferror@plt+0x1b0>
  40c1f8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40c1fc:	ldr	x8, [x8, #584]
  40c200:	ldr	x8, [x8, #1248]
  40c204:	ldrb	w8, [x8]
  40c208:	cmp	w8, #0x64
  40c20c:	b.eq	40c230 <ferror@plt+0xac90>  // b.none
  40c210:	ldr	x1, [x19, #88]
  40c214:	add	x0, x19, #0x50
  40c218:	bl	401750 <ferror@plt+0x1b0>
  40c21c:	ldr	x1, [x19, #48]
  40c220:	add	x0, x19, #0x28
  40c224:	bl	401750 <ferror@plt+0x1b0>
  40c228:	str	xzr, [x19, #120]
  40c22c:	strb	wzr, [x19, #216]
  40c230:	ldr	x19, [sp, #16]
  40c234:	ldp	x29, x30, [sp], #32
  40c238:	ret
  40c23c:	stp	x29, x30, [sp, #-32]!
  40c240:	str	x19, [sp, #16]
  40c244:	mov	x29, sp
  40c248:	mov	x19, x0
  40c24c:	bl	401bc4 <ferror@plt+0x624>
  40c250:	add	x0, x19, #0x80
  40c254:	bl	401bc4 <ferror@plt+0x624>
  40c258:	add	x0, x19, #0xa8
  40c25c:	bl	401bc4 <ferror@plt+0x624>
  40c260:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40c264:	ldr	x8, [x8, #584]
  40c268:	ldr	x8, [x8, #1248]
  40c26c:	ldrb	w8, [x8]
  40c270:	cmp	w8, #0x64
  40c274:	b.ne	40c284 <ferror@plt+0xace4>  // b.any
  40c278:	ldr	x19, [sp, #16]
  40c27c:	ldp	x29, x30, [sp], #32
  40c280:	ret
  40c284:	add	x0, x19, #0x50
  40c288:	bl	401bc4 <ferror@plt+0x624>
  40c28c:	add	x0, x19, #0x28
  40c290:	ldr	x19, [sp, #16]
  40c294:	ldp	x29, x30, [sp], #32
  40c298:	b	401bc4 <ferror@plt+0x624>
  40c29c:	stp	x29, x30, [sp, #-32]!
  40c2a0:	str	x19, [sp, #16]
  40c2a4:	mov	x19, x0
  40c2a8:	mov	x29, sp
  40c2ac:	tbz	w1, #0, 40c2c0 <ferror@plt+0xad20>
  40c2b0:	adrp	x2, 404000 <ferror@plt+0x2a60>
  40c2b4:	add	x2, x2, #0xc5c
  40c2b8:	mov	w1, #0x30                  	// #48
  40c2bc:	b	40c2cc <ferror@plt+0xad2c>
  40c2c0:	adrp	x2, 401000 <memcpy@plt-0x250>
  40c2c4:	add	x2, x2, #0xbc4
  40c2c8:	mov	w1, #0x28                  	// #40
  40c2cc:	mov	x0, x19
  40c2d0:	bl	4016bc <ferror@plt+0x11c>
  40c2d4:	mov	x0, x19
  40c2d8:	ldr	x19, [sp, #16]
  40c2dc:	mov	w1, #0x1                   	// #1
  40c2e0:	ldp	x29, x30, [sp], #32
  40c2e4:	b	40c2e8 <ferror@plt+0xad48>
  40c2e8:	sub	sp, sp, #0x60
  40c2ec:	stp	x29, x30, [sp, #48]
  40c2f0:	str	x21, [sp, #64]
  40c2f4:	stp	x20, x19, [sp, #80]
  40c2f8:	add	x29, sp, #0x30
  40c2fc:	mov	x19, x1
  40c300:	mov	x20, x0
  40c304:	bl	4016f8 <ferror@plt+0x158>
  40c308:	ldr	x8, [x20, #24]
  40c30c:	cmp	x8, #0x30
  40c310:	b.ne	40c328 <ferror@plt+0xad88>  // b.any
  40c314:	ldr	x8, [x20, #32]
  40c318:	adrp	x9, 404000 <ferror@plt+0x2a60>
  40c31c:	add	x9, x9, #0xc5c
  40c320:	cmp	x8, x9
  40c324:	b.eq	40c38c <ferror@plt+0xadec>  // b.none
  40c328:	ldr	x8, [x20, #8]
  40c32c:	cmp	x8, x19
  40c330:	b.cs	40c398 <ferror@plt+0xadf8>  // b.hs, b.nlast
  40c334:	adrp	x21, 404000 <ferror@plt+0x2a60>
  40c338:	add	x21, x21, #0xc5c
  40c33c:	mov	x0, sp
  40c340:	mov	w1, #0x30                  	// #48
  40c344:	mov	x2, x21
  40c348:	bl	4016bc <ferror@plt+0x11c>
  40c34c:	mov	x0, sp
  40c350:	mov	w1, #0x1                   	// #1
  40c354:	bl	40c2e8 <ferror@plt+0xad48>
  40c358:	mov	x1, sp
  40c35c:	mov	x0, x20
  40c360:	bl	4018ac <ferror@plt+0x30c>
  40c364:	ldr	x8, [x20, #8]
  40c368:	cmp	x8, x19
  40c36c:	b.cc	40c33c <ferror@plt+0xad9c>  // b.lo, b.ul, b.last
  40c370:	b	40c398 <ferror@plt+0xadf8>
  40c374:	mov	x0, sp
  40c378:	mov	w1, #0x2                   	// #2
  40c37c:	bl	404c1c <ferror@plt+0x367c>
  40c380:	mov	x1, sp
  40c384:	mov	x0, x20
  40c388:	bl	4018ac <ferror@plt+0x30c>
  40c38c:	ldr	x8, [x20, #8]
  40c390:	cmp	x8, x19
  40c394:	b.cc	40c374 <ferror@plt+0xadd4>  // b.lo, b.ul, b.last
  40c398:	ldp	x20, x19, [sp, #80]
  40c39c:	ldr	x21, [sp, #64]
  40c3a0:	ldp	x29, x30, [sp, #48]
  40c3a4:	add	sp, sp, #0x60
  40c3a8:	ret
  40c3ac:	stp	x29, x30, [sp, #-48]!
  40c3b0:	stp	x22, x21, [sp, #16]
  40c3b4:	stp	x20, x19, [sp, #32]
  40c3b8:	ldr	x8, [x0, #8]
  40c3bc:	mov	x20, x1
  40c3c0:	mov	x29, sp
  40c3c4:	mov	x19, x0
  40c3c8:	mov	x1, x8
  40c3cc:	bl	401750 <ferror@plt+0x1b0>
  40c3d0:	ldr	x1, [x20, #16]
  40c3d4:	mov	x0, x19
  40c3d8:	bl	4016f8 <ferror@plt+0x158>
  40c3dc:	ldr	x8, [x20, #8]
  40c3e0:	str	x8, [x19, #8]
  40c3e4:	ldr	x8, [x20, #8]
  40c3e8:	cbz	x8, 40c428 <ferror@plt+0xae88>
  40c3ec:	mov	x21, xzr
  40c3f0:	mov	x0, x19
  40c3f4:	mov	x1, x21
  40c3f8:	bl	401b54 <ferror@plt+0x5b4>
  40c3fc:	mov	x22, x0
  40c400:	mov	x0, x20
  40c404:	mov	x1, x21
  40c408:	bl	401b54 <ferror@plt+0x5b4>
  40c40c:	mov	x1, x0
  40c410:	mov	x0, x22
  40c414:	bl	404ce8 <ferror@plt+0x3748>
  40c418:	ldr	x8, [x20, #8]
  40c41c:	add	x21, x21, #0x1
  40c420:	cmp	x21, x8
  40c424:	b.cc	40c3f0 <ferror@plt+0xae50>  // b.lo, b.ul, b.last
  40c428:	ldp	x20, x19, [sp, #32]
  40c42c:	ldp	x22, x21, [sp, #16]
  40c430:	ldp	x29, x30, [sp], #48
  40c434:	ret
  40c438:	ldr	w8, [x1]
  40c43c:	cmp	w8, #0xb
  40c440:	str	w8, [x0]
  40c444:	b.hi	40c4a4 <ferror@plt+0xaf04>  // b.pmore
  40c448:	mov	w9, #0x1                   	// #1
  40c44c:	lsl	w9, w9, w8
  40c450:	mov	w10, #0xe20                 	// #3616
  40c454:	tst	w9, w10
  40c458:	b.ne	40c470 <ferror@plt+0xaed0>  // b.any
  40c45c:	tst	w9, #0x7
  40c460:	b.eq	40c47c <ferror@plt+0xaedc>  // b.none
  40c464:	ldur	q0, [x1, #8]
  40c468:	stur	q0, [x0, #8]
  40c46c:	ret
  40c470:	add	x0, x0, #0x8
  40c474:	add	x1, x1, #0x8
  40c478:	b	404ce8 <ferror@plt+0x3748>
  40c47c:	mov	w9, #0x1                   	// #1
  40c480:	lsl	w8, w9, w8
  40c484:	tst	w8, #0x18
  40c488:	b.eq	40c4a4 <ferror@plt+0xaf04>  // b.none
  40c48c:	ldur	q0, [x1, #40]
  40c490:	ldur	q1, [x1, #24]
  40c494:	ldur	q2, [x1, #8]
  40c498:	stur	q0, [x0, #40]
  40c49c:	stur	q1, [x0, #24]
  40c4a0:	stur	q2, [x0, #8]
  40c4a4:	ret
  40c4a8:	ldr	w8, [x0]
  40c4ac:	cmp	w8, #0xb
  40c4b0:	b.hi	40c4d0 <ferror@plt+0xaf30>  // b.pmore
  40c4b4:	mov	w9, #0x1                   	// #1
  40c4b8:	lsl	w8, w9, w8
  40c4bc:	mov	w9, #0xe20                 	// #3616
  40c4c0:	tst	w8, w9
  40c4c4:	b.eq	40c4d0 <ferror@plt+0xaf30>  // b.none
  40c4c8:	add	x0, x0, #0x8
  40c4cc:	b	404c5c <ferror@plt+0x36bc>
  40c4d0:	ret
  40c4d4:	stp	x29, x30, [sp, #-48]!
  40c4d8:	stp	x20, x19, [sp, #32]
  40c4dc:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40c4e0:	str	x21, [sp, #16]
  40c4e4:	ldr	x21, [x8, #584]
  40c4e8:	mov	w20, w0
  40c4ec:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40c4f0:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40c4f4:	mov	w8, #0x4b                  	// #75
  40c4f8:	add	x9, x9, #0xfb3
  40c4fc:	add	x0, x0, #0x752
  40c500:	mov	x29, sp
  40c504:	mov	x19, x1
  40c508:	strb	w8, [x21, #1140]
  40c50c:	str	x9, [x21, #1256]
  40c510:	str	x0, [x21, #1120]
  40c514:	bl	401270 <strlen@plt>
  40c518:	adrp	x8, 40c000 <ferror@plt+0xaa60>
  40c51c:	adrp	x9, 40c000 <ferror@plt+0xaa60>
  40c520:	adrp	x10, 40c000 <ferror@plt+0xaa60>
  40c524:	add	x8, x8, #0x5e0
  40c528:	add	x9, x9, #0xc5c
  40c52c:	add	x10, x10, #0x940
  40c530:	strb	w0, [x21, #1136]
  40c534:	str	x8, [x21, #1784]
  40c538:	str	x9, [x21, #1792]
  40c53c:	str	x10, [x21, #1800]
  40c540:	mov	w0, w20
  40c544:	mov	x1, x19
  40c548:	ldp	x20, x19, [sp, #32]
  40c54c:	ldr	x21, [sp, #16]
  40c550:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40c554:	adrp	x3, 414000 <ferror@plt+0x12a60>
  40c558:	adrp	x4, 414000 <ferror@plt+0x12a60>
  40c55c:	add	x2, x2, #0x30e
  40c560:	add	x3, x3, #0x31d
  40c564:	add	x4, x4, #0x329
  40c568:	ldp	x29, x30, [sp], #48
  40c56c:	b	40298c <ferror@plt+0x13ec>
  40c570:	stp	x29, x30, [sp, #-32]!
  40c574:	str	x19, [sp, #16]
  40c578:	ldp	x8, x9, [x0]
  40c57c:	mov	x29, sp
  40c580:	ldrb	w19, [x8, x9]
  40c584:	bl	401470 <__ctype_b_loc@plt>
  40c588:	ldr	x8, [x0]
  40c58c:	ldrh	w8, [x8, x19, lsl #1]
  40c590:	tbnz	w8, #11, 40c5d0 <ferror@plt+0xb030>
  40c594:	cmp	w19, #0x41
  40c598:	b.cc	40c5c4 <ferror@plt+0xb024>  // b.lo, b.ul, b.last
  40c59c:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40c5a0:	ldr	x8, [x8, #584]
  40c5a4:	mov	w9, #0x5a                  	// #90
  40c5a8:	ldr	x8, [x8, #1248]
  40c5ac:	ldrb	w8, [x8]
  40c5b0:	cmp	w8, #0x64
  40c5b4:	mov	w8, #0x46                  	// #70
  40c5b8:	csel	w8, w8, w9, eq  // eq = none
  40c5bc:	cmp	w8, w19
  40c5c0:	b.cs	40c5d0 <ferror@plt+0xb030>  // b.hs, b.nlast
  40c5c4:	cmp	w19, #0x2e
  40c5c8:	cset	w0, ne  // ne = any
  40c5cc:	b	40c5d4 <ferror@plt+0xb034>
  40c5d0:	mov	w0, wzr
  40c5d4:	ldr	x19, [sp, #16]
  40c5d8:	ldp	x29, x30, [sp], #32
  40c5dc:	ret
  40c5e0:	stp	x29, x30, [sp, #-64]!
  40c5e4:	str	x23, [sp, #16]
  40c5e8:	stp	x22, x21, [sp, #32]
  40c5ec:	stp	x20, x19, [sp, #48]
  40c5f0:	ldp	x9, x8, [x0]
  40c5f4:	adrp	x10, 413000 <ferror@plt+0x11a60>
  40c5f8:	ldr	x10, [x10, #2328]
  40c5fc:	mov	x19, x0
  40c600:	add	x21, x8, #0x1
  40c604:	str	x21, [x0, #8]
  40c608:	ldrb	w20, [x9, x8]
  40c60c:	mov	x29, sp
  40c610:	cbz	x10, 40c63c <ferror@plt+0xb09c>
  40c614:	ldr	w12, [x19, #36]
  40c618:	adrp	x13, 413000 <ferror@plt+0x11a60>
  40c61c:	mov	x11, xzr
  40c620:	add	x13, x13, #0x904
  40c624:	ldrb	w14, [x13, x11]
  40c628:	cmp	w12, w14
  40c62c:	b.eq	40c6a8 <ferror@plt+0xb108>  // b.none
  40c630:	add	x11, x11, #0x1
  40c634:	cmp	x11, x10
  40c638:	b.cc	40c624 <ferror@plt+0xb084>  // b.lo, b.ul, b.last
  40c63c:	sub	w10, w20, #0x24
  40c640:	and	w10, w10, #0xff
  40c644:	cmp	w10, #0x5a
  40c648:	b.hi	40c668 <ferror@plt+0xb0c8>  // b.pmore
  40c64c:	adrp	x10, 413000 <ferror@plt+0x11a60>
  40c650:	add	x10, x10, #0x920
  40c654:	add	x10, x20, x10
  40c658:	ldurb	w10, [x10, #-36]
  40c65c:	cmp	w10, #0x1
  40c660:	str	w10, [x19, #32]
  40c664:	b.ne	40c7c4 <ferror@plt+0xb224>  // b.any
  40c668:	sub	w10, w20, #0x9
  40c66c:	cmp	w10, #0x3d
  40c670:	b.hi	40c74c <ferror@plt+0xb1ac>  // b.pmore
  40c674:	adrp	x11, 414000 <ferror@plt+0x12a60>
  40c678:	add	x11, x11, #0x338
  40c67c:	adr	x12, 40c68c <ferror@plt+0xb0ec>
  40c680:	ldrb	w13, [x11, x10]
  40c684:	add	x12, x12, x13, lsl #2
  40c688:	br	x12
  40c68c:	mov	x0, x19
  40c690:	mov	w1, w20
  40c694:	ldp	x20, x19, [sp, #48]
  40c698:	ldp	x22, x21, [sp, #32]
  40c69c:	ldr	x23, [sp, #16]
  40c6a0:	ldp	x29, x30, [sp], #64
  40c6a4:	b	401f84 <ferror@plt+0x9e4>
  40c6a8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40c6ac:	ldr	x8, [x8, #584]
  40c6b0:	ldrb	w8, [x8, #1138]
  40c6b4:	tbz	w8, #0, 40c6c8 <ferror@plt+0xb128>
  40c6b8:	bl	401470 <__ctype_b_loc@plt>
  40c6bc:	ldr	x8, [x0]
  40c6c0:	ldrh	w8, [x8, x20, lsl #1]
  40c6c4:	tbnz	w8, #13, 40c708 <ferror@plt+0xb168>
  40c6c8:	ldr	x1, [x19, #48]
  40c6cc:	add	x20, x19, #0x28
  40c6d0:	mov	x0, x20
  40c6d4:	bl	401750 <ferror@plt+0x1b0>
  40c6d8:	ldp	x8, x9, [x19]
  40c6dc:	mov	x0, x20
  40c6e0:	add	x8, x9, x8
  40c6e4:	ldurb	w1, [x8, #-1]
  40c6e8:	bl	4018b8 <ferror@plt+0x318>
  40c6ec:	mov	x0, x20
  40c6f0:	mov	w1, wzr
  40c6f4:	bl	4018b8 <ferror@plt+0x318>
  40c6f8:	mov	w0, wzr
  40c6fc:	mov	w8, #0x2d                  	// #45
  40c700:	str	w8, [x19, #32]
  40c704:	b	40c7c8 <ferror@plt+0xb228>
  40c708:	mov	x21, x0
  40c70c:	mov	x0, x19
  40c710:	bl	401ef4 <ferror@plt+0x954>
  40c714:	ldp	x9, x8, [x19]
  40c718:	ldrb	w2, [x9, x8]
  40c71c:	cmp	x2, #0x5f
  40c720:	b.eq	40c768 <ferror@plt+0xb1c8>  // b.none
  40c724:	ldr	x9, [x21]
  40c728:	ldrh	w9, [x9, x2, lsl #1]
  40c72c:	tbnz	w9, #3, 40c768 <ferror@plt+0xb1c8>
  40c730:	ldr	x1, [x19, #16]
  40c734:	ldp	x20, x19, [sp, #48]
  40c738:	ldp	x22, x21, [sp, #32]
  40c73c:	ldr	x23, [sp, #16]
  40c740:	mov	w0, #0x15                  	// #21
  40c744:	ldp	x29, x30, [sp], #64
  40c748:	b	40265c <ferror@plt+0x10bc>
  40c74c:	cmp	w20, #0x5b
  40c750:	b.eq	40c828 <ferror@plt+0xb288>  // b.none
  40c754:	cbnz	w20, 40c77c <ferror@plt+0xb1dc>
  40c758:	mov	x0, x19
  40c75c:	mov	w1, w20
  40c760:	bl	401f5c <ferror@plt+0x9bc>
  40c764:	b	40c7c4 <ferror@plt+0xb224>
  40c768:	add	x8, x8, #0x1
  40c76c:	mov	x0, x19
  40c770:	str	x8, [x19, #8]
  40c774:	bl	4022dc <ferror@plt+0xd3c>
  40c778:	b	40c7c4 <ferror@plt+0xb224>
  40c77c:	mov	x0, x19
  40c780:	mov	w1, w20
  40c784:	b	40c8e8 <ferror@plt+0xb348>
  40c788:	ldrb	w9, [x9, x21]
  40c78c:	sub	w9, w9, #0x3c
  40c790:	cmp	w9, #0x3
  40c794:	b.cs	40c8e0 <ferror@plt+0xb340>  // b.hs, b.nlast
  40c798:	adrp	x10, 414000 <ferror@plt+0x12a60>
  40c79c:	sxtb	x9, w9
  40c7a0:	add	x10, x10, #0x378
  40c7a4:	ldr	w9, [x10, x9, lsl #2]
  40c7a8:	add	x8, x8, #0x2
  40c7ac:	mov	w0, wzr
  40c7b0:	str	x8, [x19, #8]
  40c7b4:	str	w9, [x19, #32]
  40c7b8:	b	40c7c8 <ferror@plt+0xb228>
  40c7bc:	mov	x0, x19
  40c7c0:	bl	401e28 <ferror@plt+0x888>
  40c7c4:	mov	w0, wzr
  40c7c8:	ldp	x20, x19, [sp, #48]
  40c7cc:	ldp	x22, x21, [sp, #32]
  40c7d0:	ldr	x23, [sp, #16]
  40c7d4:	ldp	x29, x30, [sp], #64
  40c7d8:	ret
  40c7dc:	ldrb	w20, [x9, x21]
  40c7e0:	bl	401470 <__ctype_b_loc@plt>
  40c7e4:	ldr	x8, [x0]
  40c7e8:	ldrh	w8, [x8, x20, lsl #1]
  40c7ec:	tbnz	w8, #11, 40c8d4 <ferror@plt+0xb334>
  40c7f0:	cmp	w20, #0x41
  40c7f4:	b.cc	40c820 <ferror@plt+0xb280>  // b.lo, b.ul, b.last
  40c7f8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40c7fc:	ldr	x8, [x8, #584]
  40c800:	mov	w9, #0x5a                  	// #90
  40c804:	ldr	x8, [x8, #1248]
  40c808:	ldrb	w8, [x8]
  40c80c:	cmp	w8, #0x64
  40c810:	mov	w8, #0x46                  	// #70
  40c814:	csel	w8, w8, w9, eq  // eq = none
  40c818:	cmp	w8, w20
  40c81c:	b.cs	40c8d4 <ferror@plt+0xb334>  // b.hs, b.nlast
  40c820:	mov	w1, #0x2e                  	// #46
  40c824:	b	40c8e4 <ferror@plt+0xb344>
  40c828:	ldr	x1, [x19, #48]
  40c82c:	add	x20, x19, #0x28
  40c830:	mov	w8, #0x2c                  	// #44
  40c834:	mov	x0, x20
  40c838:	str	w8, [x19, #32]
  40c83c:	bl	401750 <ferror@plt+0x1b0>
  40c840:	ldr	x8, [x19]
  40c844:	mov	x22, xzr
  40c848:	ldrb	w9, [x8, x21]
  40c84c:	strb	w9, [x29, #28]
  40c850:	cbz	w9, 40c900 <ferror@plt+0xb360>
  40c854:	mov	w23, #0x1                   	// #1
  40c858:	and	w9, w9, #0xff
  40c85c:	cmp	w9, #0x5c
  40c860:	b.ne	40c880 <ferror@plt+0xb2e0>  // b.any
  40c864:	add	x21, x21, #0x1
  40c868:	ldrb	w8, [x8, x21]
  40c86c:	strb	w8, [x29, #28]
  40c870:	cbz	w8, 40c8fc <ferror@plt+0xb35c>
  40c874:	cmp	w8, #0xa
  40c878:	cinc	x22, x22, eq  // eq = none
  40c87c:	b	40c8a4 <ferror@plt+0xb304>
  40c880:	cmp	w9, #0x5b
  40c884:	cset	w10, eq  // eq = none
  40c888:	cmp	w9, #0x5d
  40c88c:	cset	w11, eq  // eq = none
  40c890:	sub	x10, x10, x11
  40c894:	cmp	w9, #0xa
  40c898:	add	x23, x10, x23
  40c89c:	cinc	x22, x22, eq  // eq = none
  40c8a0:	cbz	x23, 40c8b4 <ferror@plt+0xb314>
  40c8a4:	add	x1, x29, #0x1c
  40c8a8:	mov	x0, x20
  40c8ac:	bl	4018ac <ferror@plt+0x30c>
  40c8b0:	ldr	x8, [x19]
  40c8b4:	add	x21, x21, #0x1
  40c8b8:	ldrb	w9, [x8, x21]
  40c8bc:	cmp	x23, #0x0
  40c8c0:	cset	w10, ne  // ne = any
  40c8c4:	strb	w9, [x29, #28]
  40c8c8:	cbz	x23, 40c904 <ferror@plt+0xb364>
  40c8cc:	cbnz	w9, 40c858 <ferror@plt+0xb2b8>
  40c8d0:	b	40c904 <ferror@plt+0xb364>
  40c8d4:	mov	w1, #0x2e                  	// #46
  40c8d8:	mov	x0, x19
  40c8dc:	b	40c694 <ferror@plt+0xb0f4>
  40c8e0:	mov	w1, #0x21                  	// #33
  40c8e4:	mov	x0, x19
  40c8e8:	ldp	x20, x19, [sp, #48]
  40c8ec:	ldp	x22, x21, [sp, #32]
  40c8f0:	ldr	x23, [sp, #16]
  40c8f4:	ldp	x29, x30, [sp], #64
  40c8f8:	b	401e08 <ferror@plt+0x868>
  40c8fc:	mov	w9, wzr
  40c900:	mov	w10, #0x1                   	// #1
  40c904:	cbnz	w9, 40c920 <ferror@plt+0xb380>
  40c908:	cbz	w10, 40c920 <ferror@plt+0xb380>
  40c90c:	ldr	x1, [x19, #16]
  40c910:	mov	w0, #0x16                  	// #22
  40c914:	str	x21, [x19, #8]
  40c918:	bl	40265c <ferror@plt+0x10bc>
  40c91c:	b	40c7c8 <ferror@plt+0xb228>
  40c920:	mov	x0, x20
  40c924:	mov	w1, wzr
  40c928:	bl	4018b8 <ferror@plt+0x318>
  40c92c:	ldr	x8, [x19, #16]
  40c930:	mov	w0, wzr
  40c934:	add	x8, x8, x22
  40c938:	stp	x21, x8, [x19, #8]
  40c93c:	b	40c7c8 <ferror@plt+0xb228>
  40c940:	sub	sp, sp, #0x150
  40c944:	stp	x22, x21, [sp, #304]
  40c948:	adrp	x22, 427000 <ferror@plt+0x25a60>
  40c94c:	ldr	x8, [x22, #584]
  40c950:	stp	x29, x30, [sp, #240]
  40c954:	stp	x28, x27, [sp, #256]
  40c958:	stp	x26, x25, [sp, #272]
  40c95c:	stp	x24, x23, [sp, #288]
  40c960:	stp	x20, x19, [sp, #320]
  40c964:	ldr	w10, [x8, #1128]
  40c968:	ldr	w9, [x8, #1132]
  40c96c:	mov	w20, w1
  40c970:	mov	x19, x0
  40c974:	add	x8, x8, #0x468
  40c978:	cmp	w10, w9
  40c97c:	mov	w28, wzr
  40c980:	add	x29, sp, #0xf0
  40c984:	b.ne	40cbe4 <ferror@plt+0xb644>  // b.any
  40c988:	adrp	x23, 413000 <ferror@plt+0x11a60>
  40c98c:	adrp	x21, 413000 <ferror@plt+0x11a60>
  40c990:	adrp	x26, 414000 <ferror@plt+0x12a60>
  40c994:	add	x23, x23, #0x97c
  40c998:	add	x21, x21, #0x7a8
  40c99c:	mov	w24, #0x59                  	// #89
  40c9a0:	mov	w25, #0x2f                  	// #47
  40c9a4:	add	x26, x26, #0x384
  40c9a8:	mov	w27, #0x57                  	// #87
  40c9ac:	mov	w9, w10
  40c9b0:	ldr	w1, [x19, #32]
  40c9b4:	cmp	w1, #0x22
  40c9b8:	b.ne	40c9ec <ferror@plt+0xb44c>  // b.any
  40c9bc:	mov	x0, x19
  40c9c0:	bl	4023b4 <ferror@plt+0xe14>
  40c9c4:	ldr	x8, [x22, #584]
  40c9c8:	cmp	w0, #0x0
  40c9cc:	cset	w11, ne  // ne = any
  40c9d0:	ldr	w9, [x8, #1128]
  40c9d4:	ldr	w10, [x8, #1132]
  40c9d8:	add	x8, x8, #0x468
  40c9dc:	cbnz	w0, 40cbdc <ferror@plt+0xb63c>
  40c9e0:	cmp	w9, w10
  40c9e4:	b.eq	40c9b0 <ferror@plt+0xb410>  // b.none
  40c9e8:	b	40cbdc <ferror@plt+0xb63c>
  40c9ec:	cbz	w1, 40cbe4 <ferror@plt+0xb644>
  40c9f0:	ldrb	w8, [x23, x1]
  40c9f4:	cmp	w8, #0xff
  40c9f8:	b.eq	40ca34 <ferror@plt+0xb494>  // b.none
  40c9fc:	ldr	x0, [x19, #288]
  40ca00:	mov	w1, w8
  40ca04:	bl	4018b8 <ferror@plt+0x318>
  40ca08:	mov	x0, x19
  40ca0c:	bl	4023b4 <ferror@plt+0xe14>
  40ca10:	ldr	x10, [x22, #584]
  40ca14:	cmp	w0, #0x0
  40ca18:	cset	w11, ne  // ne = any
  40ca1c:	mov	w28, #0x1                   	// #1
  40ca20:	add	x8, x10, #0x468
  40ca24:	ldr	w9, [x10, #1128]
  40ca28:	ldr	w10, [x10, #1132]
  40ca2c:	cbz	w0, 40c9e0 <ferror@plt+0xb440>
  40ca30:	b	40cbdc <ferror@plt+0xb63c>
  40ca34:	cmp	w1, #0x2d
  40ca38:	mov	w0, #0x18                  	// #24
  40ca3c:	b.gt	40caa4 <ferror@plt+0xb504>
  40ca40:	cmp	w1, #0x20
  40ca44:	b.gt	40cad4 <ferror@plt+0xb534>
  40ca48:	sub	w8, w1, #0x10
  40ca4c:	cmp	w8, #0x6
  40ca50:	b.cs	40cb74 <ferror@plt+0xb5d4>  // b.hs, b.nlast
  40ca54:	ldr	x0, [x19, #288]
  40ca58:	bl	4018b8 <ferror@plt+0x318>
  40ca5c:	ldr	x0, [x19, #288]
  40ca60:	mov	w1, #0x4f                  	// #79
  40ca64:	bl	4018b8 <ferror@plt+0x318>
  40ca68:	mov	w1, #0x1                   	// #1
  40ca6c:	mov	x0, x19
  40ca70:	bl	40cd54 <ferror@plt+0xb7b4>
  40ca74:	cbnz	w0, 40ca10 <ferror@plt+0xb470>
  40ca78:	mov	x0, x19
  40ca7c:	bl	4023b4 <ferror@plt+0xe14>
  40ca80:	cbnz	w0, 40ca10 <ferror@plt+0xb470>
  40ca84:	ldr	w8, [x19, #32]
  40ca88:	cmp	w8, #0x46
  40ca8c:	b.ne	40cbc8 <ferror@plt+0xb628>  // b.any
  40ca90:	mov	w1, #0x1                   	// #1
  40ca94:	mov	x0, x19
  40ca98:	bl	40cd54 <ferror@plt+0xb7b4>
  40ca9c:	cbnz	w0, 40ca10 <ferror@plt+0xb470>
  40caa0:	b	40ca08 <ferror@plt+0xb468>
  40caa4:	sub	w8, w1, #0x4a
  40caa8:	cmp	w8, #0xf
  40caac:	b.hi	40cb10 <ferror@plt+0xb570>  // b.pmore
  40cab0:	adr	x9, 40cac0 <ferror@plt+0xb520>
  40cab4:	ldrb	w10, [x26, x8]
  40cab8:	add	x9, x9, x10, lsl #2
  40cabc:	br	x9
  40cac0:	sub	w1, w1, #0x20
  40cac4:	mov	w3, #0x1                   	// #1
  40cac8:	mov	x0, x19
  40cacc:	mov	w2, wzr
  40cad0:	b	40cb6c <ferror@plt+0xb5cc>
  40cad4:	cmp	w1, #0x21
  40cad8:	b.eq	40cb48 <ferror@plt+0xb5a8>  // b.none
  40cadc:	cmp	w1, #0x2a
  40cae0:	b.eq	40cb58 <ferror@plt+0xb5b8>  // b.none
  40cae4:	cmp	w1, #0x2c
  40cae8:	b.ne	40cbb8 <ferror@plt+0xb618>  // b.any
  40caec:	ldr	x0, [x19, #280]
  40caf0:	add	x1, sp, #0x8
  40caf4:	mov	x2, x21
  40caf8:	bl	409a04 <ferror@plt+0x8464>
  40cafc:	ldr	x1, [x19, #40]
  40cb00:	mov	w2, #0x41                  	// #65
  40cb04:	mov	x0, x19
  40cb08:	bl	403810 <ferror@plt+0x2270>
  40cb0c:	b	40ca08 <ferror@plt+0xb468>
  40cb10:	cmp	w1, #0x2e
  40cb14:	b.eq	40cba8 <ferror@plt+0xb608>  // b.none
  40cb18:	cmp	w1, #0x42
  40cb1c:	b.ne	40cbb8 <ferror@plt+0xb618>  // b.any
  40cb20:	tbnz	w20, #3, 40cbb4 <ferror@plt+0xb614>
  40cb24:	ldr	x0, [x19, #288]
  40cb28:	mov	w1, #0x3b                  	// #59
  40cb2c:	b	40ca04 <ferror@plt+0xb464>
  40cb30:	cmp	w1, #0x58
  40cb34:	cinc	w1, w27, eq  // eq = none
  40cb38:	mov	w2, #0x1                   	// #1
  40cb3c:	mov	x0, x19
  40cb40:	mov	w3, wzr
  40cb44:	b	40cb6c <ferror@plt+0xb5cc>
  40cb48:	cmp	w1, #0x21
  40cb4c:	cset	w3, eq  // eq = none
  40cb50:	csel	w1, w25, w24, eq  // eq = none
  40cb54:	b	40cb64 <ferror@plt+0xb5c4>
  40cb58:	cmp	w1, #0x4a
  40cb5c:	cset	w3, eq  // eq = none
  40cb60:	mov	w1, #0x30                  	// #48
  40cb64:	mov	w2, #0x1                   	// #1
  40cb68:	mov	x0, x19
  40cb6c:	bl	40ccd0 <ferror@plt+0xb730>
  40cb70:	b	40ca10 <ferror@plt+0xb470>
  40cb74:	cmp	w1, #0x4
  40cb78:	b.ne	40cbb8 <ferror@plt+0xb618>  // b.any
  40cb7c:	mov	x0, x19
  40cb80:	bl	40c570 <ferror@plt+0xafd0>
  40cb84:	tbnz	w0, #0, 40cb9c <ferror@plt+0xb5fc>
  40cb88:	mov	x0, x19
  40cb8c:	bl	4023b4 <ferror@plt+0xe14>
  40cb90:	cbnz	w0, 40ca10 <ferror@plt+0xb470>
  40cb94:	mov	x0, x19
  40cb98:	bl	403948 <ferror@plt+0x23a8>
  40cb9c:	ldr	x0, [x19, #288]
  40cba0:	mov	w1, #0x4                   	// #4
  40cba4:	b	40ca04 <ferror@plt+0xb464>
  40cba8:	mov	x0, x19
  40cbac:	bl	403948 <ferror@plt+0x23a8>
  40cbb0:	b	40ca08 <ferror@plt+0xb468>
  40cbb4:	mov	w0, #0xe                   	// #14
  40cbb8:	ldr	x1, [x19, #16]
  40cbbc:	bl	40265c <ferror@plt+0x10bc>
  40cbc0:	cbnz	w0, 40ca10 <ferror@plt+0xb470>
  40cbc4:	b	40ca08 <ferror@plt+0xb468>
  40cbc8:	ldr	x0, [x19, #288]
  40cbcc:	mov	x1, #0xffffffffffffffff    	// #-1
  40cbd0:	bl	4018e0 <ferror@plt+0x340>
  40cbd4:	mov	w0, wzr
  40cbd8:	b	40ca10 <ferror@plt+0xb470>
  40cbdc:	mov	w9, w10
  40cbe0:	tbnz	w11, #0, 40cc3c <ferror@plt+0xb69c>
  40cbe4:	ldr	w8, [x8]
  40cbe8:	cmp	w8, w9
  40cbec:	b.ne	40cc28 <ferror@plt+0xb688>  // b.any
  40cbf0:	and	x8, x20, #0xff
  40cbf4:	tst	x8, #0x8
  40cbf8:	cset	w9, eq  // eq = none
  40cbfc:	orr	w9, w9, w28
  40cc00:	tbz	w9, #0, 40cc30 <ferror@plt+0xb690>
  40cc04:	mov	w0, wzr
  40cc08:	tbz	w8, #2, 40cc3c <ferror@plt+0xb69c>
  40cc0c:	ldr	w8, [x19, #32]
  40cc10:	cbnz	w8, 40cc3c <ferror@plt+0xb69c>
  40cc14:	ldr	x0, [x19, #288]
  40cc18:	mov	w1, #0x4b                  	// #75
  40cc1c:	bl	4018b8 <ferror@plt+0x318>
  40cc20:	mov	w0, wzr
  40cc24:	b	40cc3c <ferror@plt+0xb69c>
  40cc28:	mov	w0, #0x8                   	// #8
  40cc2c:	b	40cc3c <ferror@plt+0xb69c>
  40cc30:	mov	w0, #0xd                   	// #13
  40cc34:	mov	x1, xzr
  40cc38:	bl	40265c <ferror@plt+0x10bc>
  40cc3c:	ldp	x20, x19, [sp, #320]
  40cc40:	ldp	x22, x21, [sp, #304]
  40cc44:	ldp	x24, x23, [sp, #288]
  40cc48:	ldp	x26, x25, [sp, #272]
  40cc4c:	ldp	x28, x27, [sp, #256]
  40cc50:	ldp	x29, x30, [sp, #240]
  40cc54:	add	sp, sp, #0x150
  40cc58:	ret
  40cc5c:	stp	x29, x30, [sp, #-32]!
  40cc60:	ldr	w8, [x0, #32]
  40cc64:	str	x19, [sp, #16]
  40cc68:	mov	x19, x0
  40cc6c:	mov	x29, sp
  40cc70:	cbz	w8, 40cc84 <ferror@plt+0xb6e4>
  40cc74:	mov	x0, x19
  40cc78:	mov	w1, wzr
  40cc7c:	bl	40c940 <ferror@plt+0xb3a0>
  40cc80:	b	40cc90 <ferror@plt+0xb6f0>
  40cc84:	ldr	x1, [x19, #16]
  40cc88:	mov	w0, #0x14                  	// #20
  40cc8c:	bl	40265c <ferror@plt+0x10bc>
  40cc90:	mov	w1, w0
  40cc94:	cbnz	w0, 40ccc0 <ferror@plt+0xb720>
  40cc98:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40cc9c:	ldr	x8, [x8, #584]
  40cca0:	ldr	w9, [x8, #1128]
  40cca4:	ldr	w8, [x8, #1132]
  40cca8:	cmp	w9, w8
  40ccac:	b.ne	40ccc0 <ferror@plt+0xb720>  // b.any
  40ccb0:	ldr	x19, [sp, #16]
  40ccb4:	mov	w0, wzr
  40ccb8:	ldp	x29, x30, [sp], #32
  40ccbc:	ret
  40ccc0:	mov	x0, x19
  40ccc4:	ldr	x19, [sp, #16]
  40ccc8:	ldp	x29, x30, [sp], #32
  40cccc:	b	403a5c <ferror@plt+0x24bc>
  40ccd0:	stp	x29, x30, [sp, #-48]!
  40ccd4:	stp	x22, x21, [sp, #16]
  40ccd8:	stp	x20, x19, [sp, #32]
  40ccdc:	mov	x19, x0
  40cce0:	ldr	x0, [x0, #288]
  40cce4:	mov	x29, sp
  40cce8:	mov	w20, w3
  40ccec:	mov	w22, w2
  40ccf0:	mov	w21, w1
  40ccf4:	bl	4018b8 <ferror@plt+0x318>
  40ccf8:	tbz	w22, #0, 40cd24 <ferror@plt+0xb784>
  40ccfc:	and	w8, w21, #0xff
  40cd00:	cmp	w8, #0x30
  40cd04:	cset	w1, ne  // ne = any
  40cd08:	mov	x0, x19
  40cd0c:	bl	40cd54 <ferror@plt+0xb7b4>
  40cd10:	cbz	w0, 40cd24 <ferror@plt+0xb784>
  40cd14:	ldp	x20, x19, [sp, #32]
  40cd18:	ldp	x22, x21, [sp, #16]
  40cd1c:	ldp	x29, x30, [sp], #48
  40cd20:	ret
  40cd24:	tbz	w20, #0, 40cd40 <ferror@plt+0xb7a0>
  40cd28:	ldr	x0, [x19, #288]
  40cd2c:	mov	w1, #0x56                  	// #86
  40cd30:	bl	4018b8 <ferror@plt+0x318>
  40cd34:	ldr	x0, [x19, #288]
  40cd38:	mov	w1, #0x2d                  	// #45
  40cd3c:	bl	4018b8 <ferror@plt+0x318>
  40cd40:	mov	x0, x19
  40cd44:	ldp	x20, x19, [sp, #32]
  40cd48:	ldp	x22, x21, [sp, #16]
  40cd4c:	ldp	x29, x30, [sp], #48
  40cd50:	b	4023b4 <ferror@plt+0xe14>
  40cd54:	stp	x29, x30, [sp, #-32]!
  40cd58:	stp	x20, x19, [sp, #16]
  40cd5c:	mov	x29, sp
  40cd60:	mov	w20, w1
  40cd64:	mov	x19, x0
  40cd68:	bl	4023b4 <ferror@plt+0xe14>
  40cd6c:	cbnz	w0, 40cd90 <ferror@plt+0xb7f0>
  40cd70:	ldr	w8, [x19, #32]
  40cd74:	cmp	w8, #0x2d
  40cd78:	b.ne	40cd9c <ferror@plt+0xb7fc>  // b.any
  40cd7c:	ldr	x1, [x19, #40]
  40cd80:	and	w2, w20, #0x1
  40cd84:	mov	x0, x19
  40cd88:	bl	4037dc <ferror@plt+0x223c>
  40cd8c:	mov	w0, wzr
  40cd90:	ldp	x20, x19, [sp, #16]
  40cd94:	ldp	x29, x30, [sp], #32
  40cd98:	ret
  40cd9c:	ldr	x1, [x19, #16]
  40cda0:	ldp	x20, x19, [sp, #16]
  40cda4:	mov	w0, #0x18                  	// #24
  40cda8:	ldp	x29, x30, [sp], #32
  40cdac:	b	40265c <ferror@plt+0x10bc>
  40cdb0:	stp	x29, x30, [sp, #-48]!
  40cdb4:	stp	x20, x19, [sp, #32]
  40cdb8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40cdbc:	str	x21, [sp, #16]
  40cdc0:	ldr	x21, [x8, #584]
  40cdc4:	mov	w20, w0
  40cdc8:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40cdcc:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40cdd0:	mov	w8, #0x46                  	// #70
  40cdd4:	add	x9, x9, #0x6fb
  40cdd8:	add	x0, x0, #0x730
  40cddc:	mov	x29, sp
  40cde0:	mov	x19, x1
  40cde4:	strb	w8, [x21, #1140]
  40cde8:	str	x9, [x21, #1256]
  40cdec:	str	x0, [x21, #1120]
  40cdf0:	bl	401270 <strlen@plt>
  40cdf4:	adrp	x8, 40c000 <ferror@plt+0xaa60>
  40cdf8:	adrp	x9, 40d000 <ferror@plt+0xba60>
  40cdfc:	adrp	x10, 40e000 <ferror@plt+0xca60>
  40ce00:	add	x8, x8, #0xe4c
  40ce04:	add	x9, x9, #0x44c
  40ce08:	add	x10, x10, #0xe74
  40ce0c:	strb	w0, [x21, #1136]
  40ce10:	str	x8, [x21, #1784]
  40ce14:	str	x9, [x21, #1792]
  40ce18:	str	x10, [x21, #1800]
  40ce1c:	mov	w0, w20
  40ce20:	mov	x1, x19
  40ce24:	ldp	x20, x19, [sp, #32]
  40ce28:	ldr	x21, [sp, #16]
  40ce2c:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40ce30:	adrp	x3, 414000 <ferror@plt+0x12a60>
  40ce34:	adrp	x4, 414000 <ferror@plt+0x12a60>
  40ce38:	add	x2, x2, #0x394
  40ce3c:	add	x3, x3, #0x3a3
  40ce40:	add	x4, x4, #0x3af
  40ce44:	ldp	x29, x30, [sp], #48
  40ce48:	b	40298c <ferror@plt+0x13ec>
  40ce4c:	stp	x29, x30, [sp, #-80]!
  40ce50:	stp	x26, x25, [sp, #16]
  40ce54:	stp	x24, x23, [sp, #32]
  40ce58:	stp	x22, x21, [sp, #48]
  40ce5c:	stp	x20, x19, [sp, #64]
  40ce60:	ldp	x8, x21, [x0]
  40ce64:	mov	x19, x0
  40ce68:	mov	x29, sp
  40ce6c:	add	x23, x21, #0x1
  40ce70:	str	x23, [x0, #8]
  40ce74:	add	x20, x8, x21
  40ce78:	ldrb	w1, [x20]
  40ce7c:	cmp	w1, #0x7d
  40ce80:	b.hi	40d20c <ferror@plt+0xbc6c>  // b.pmore
  40ce84:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40ce88:	add	x9, x9, #0x3bc
  40ce8c:	adr	x10, 40ce9c <ferror@plt+0xb8fc>
  40ce90:	ldrb	w11, [x9, x1]
  40ce94:	add	x10, x10, x11, lsl #2
  40ce98:	br	x10
  40ce9c:	mov	x0, x19
  40cea0:	bl	401f84 <ferror@plt+0x9e4>
  40cea4:	b	40d3b4 <ferror@plt+0xbe14>
  40cea8:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40ceac:	ldr	x25, [x8, #2216]
  40ceb0:	cbz	x25, 40cf0c <ferror@plt+0xb96c>
  40ceb4:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40ceb8:	add	x8, x8, #0x7b6
  40cebc:	mov	x24, xzr
  40cec0:	add	x21, x8, #0x1
  40cec4:	ldurb	w26, [x21, #-1]
  40cec8:	mov	x0, x20
  40cecc:	mov	x1, x21
  40ced0:	and	x22, x26, #0x7f
  40ced4:	mov	x2, x22
  40ced8:	bl	401340 <strncmp@plt>
  40cedc:	cbnz	w0, 40cefc <ferror@plt+0xb95c>
  40cee0:	bl	401470 <__ctype_b_loc@plt>
  40cee4:	ldrb	w8, [x20, x22]
  40cee8:	cmp	x8, #0x5f
  40ceec:	b.eq	40cefc <ferror@plt+0xb95c>  // b.none
  40cef0:	ldr	x9, [x0]
  40cef4:	ldrh	w8, [x9, x8, lsl #1]
  40cef8:	tbz	w8, #3, 40cf48 <ferror@plt+0xb9a8>
  40cefc:	add	x24, x24, #0x1
  40cf00:	cmp	x25, x24
  40cf04:	add	x21, x21, #0xa
  40cf08:	b.ne	40cec4 <ferror@plt+0xb924>  // b.any
  40cf0c:	mov	x0, x19
  40cf10:	bl	4022dc <ferror@plt+0xd3c>
  40cf14:	ldr	x8, [x19, #48]
  40cf18:	sub	x8, x8, #0x1
  40cf1c:	cmp	x8, #0x2
  40cf20:	b.cc	40cf40 <ferror@plt+0xb9a0>  // b.lo, b.ul, b.last
  40cf24:	ldr	x1, [x19, #16]
  40cf28:	ldr	x2, [x19, #40]
  40cf2c:	mov	w0, #0x23                  	// #35
  40cf30:	bl	40265c <ferror@plt+0x10bc>
  40cf34:	b	40d3b4 <ferror@plt+0xbe14>
  40cf38:	mov	x0, x19
  40cf3c:	bl	401f5c <ferror@plt+0x9bc>
  40cf40:	mov	w0, wzr
  40cf44:	b	40d3b4 <ferror@plt+0xbe14>
  40cf48:	sxtb	w8, w26
  40cf4c:	add	w9, w24, #0x2f
  40cf50:	str	w9, [x19, #32]
  40cf54:	tbnz	w8, #31, 40cf70 <ferror@plt+0xb9d0>
  40cf58:	ldr	x1, [x19, #16]
  40cf5c:	mov	w0, #0x25                  	// #37
  40cf60:	mov	x2, x21
  40cf64:	bl	40265c <ferror@plt+0x10bc>
  40cf68:	cbnz	w0, 40d3b4 <ferror@plt+0xbe14>
  40cf6c:	ldr	x23, [x19, #8]
  40cf70:	add	x8, x22, x23
  40cf74:	sub	x8, x8, #0x1
  40cf78:	mov	w0, wzr
  40cf7c:	str	x8, [x19, #8]
  40cf80:	b	40d3b4 <ferror@plt+0xbe14>
  40cf84:	sub	w8, w1, #0x4
  40cf88:	b	40d3ac <ferror@plt+0xbe0c>
  40cf8c:	sub	w8, w1, #0x35
  40cf90:	b	40d3ac <ferror@plt+0xbe0c>
  40cf94:	sub	w8, w1, #0x52
  40cf98:	b	40d3ac <ferror@plt+0xbe0c>
  40cf9c:	ldrb	w8, [x8, x23]
  40cfa0:	cmp	w8, #0x3d
  40cfa4:	b.ne	40d27c <ferror@plt+0xbcdc>  // b.any
  40cfa8:	mov	w0, wzr
  40cfac:	add	x8, x21, #0x2
  40cfb0:	mov	w9, #0x13                  	// #19
  40cfb4:	b	40d200 <ferror@plt+0xbc60>
  40cfb8:	mov	w9, #0x2c                  	// #44
  40cfbc:	add	x10, x8, x21
  40cfc0:	mov	x20, xzr
  40cfc4:	mov	x22, xzr
  40cfc8:	str	w9, [x19, #32]
  40cfcc:	add	x9, x10, #0x1
  40cfd0:	ldrb	w10, [x9, x20]
  40cfd4:	cbz	w10, 40d298 <ferror@plt+0xbcf8>
  40cfd8:	cmp	w10, #0x22
  40cfdc:	b.eq	40d2b4 <ferror@plt+0xbd14>  // b.none
  40cfe0:	cmp	w10, #0xa
  40cfe4:	cinc	x22, x22, eq  // eq = none
  40cfe8:	add	x20, x20, #0x1
  40cfec:	b	40cfd0 <ferror@plt+0xba30>
  40cff0:	ldr	x1, [x19, #16]
  40cff4:	mov	w0, #0x24                  	// #36
  40cff8:	bl	40265c <ferror@plt+0x10bc>
  40cffc:	cbnz	w0, 40d3b4 <ferror@plt+0xbe14>
  40d000:	mov	x0, x19
  40d004:	bl	401e28 <ferror@plt+0x888>
  40d008:	b	40cf40 <ferror@plt+0xb9a0>
  40d00c:	mov	w8, #0x6                   	// #6
  40d010:	b	40d3ac <ferror@plt+0xbe0c>
  40d014:	ldrb	w8, [x8, x23]
  40d018:	cmp	w8, #0x3d
  40d01c:	b.ne	40d2e0 <ferror@plt+0xbd40>  // b.any
  40d020:	add	x8, x21, #0x2
  40d024:	str	x8, [x19, #8]
  40d028:	mov	w8, #0x1b                  	// #27
  40d02c:	b	40d3ac <ferror@plt+0xbe0c>
  40d030:	ldrb	w8, [x8, x23]
  40d034:	cmp	w8, #0x26
  40d038:	b.ne	40d2e8 <ferror@plt+0xbd48>  // b.any
  40d03c:	ldr	x1, [x19, #16]
  40d040:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d044:	add	x2, x2, #0x43c
  40d048:	mov	w0, #0x28                  	// #40
  40d04c:	bl	40265c <ferror@plt+0x10bc>
  40d050:	cbnz	w0, 40d3b4 <ferror@plt+0xbe14>
  40d054:	ldr	x8, [x19, #8]
  40d058:	mov	w9, #0x17                  	// #23
  40d05c:	b	40d1fc <ferror@plt+0xbc5c>
  40d060:	ldrb	w8, [x8, x23]
  40d064:	cmp	w8, #0x3d
  40d068:	b.ne	40d2f0 <ferror@plt+0xbd50>  // b.any
  40d06c:	add	x8, x21, #0x2
  40d070:	str	x8, [x19, #8]
  40d074:	mov	w8, #0x19                  	// #25
  40d078:	b	40d3ac <ferror@plt+0xbe0c>
  40d07c:	ldrb	w8, [x8, x23]
  40d080:	cmp	w8, #0x3d
  40d084:	b.eq	40d328 <ferror@plt+0xbd88>  // b.none
  40d088:	cmp	w8, #0x2b
  40d08c:	b.ne	40d338 <ferror@plt+0xbd98>  // b.any
  40d090:	mov	w0, wzr
  40d094:	add	x8, x21, #0x2
  40d098:	mov	w9, #0x2                   	// #2
  40d09c:	b	40d200 <ferror@plt+0xbc60>
  40d0a0:	mov	w8, #0x27                  	// #39
  40d0a4:	b	40d3ac <ferror@plt+0xbe0c>
  40d0a8:	ldrb	w8, [x8, x23]
  40d0ac:	cmp	w8, #0x3d
  40d0b0:	b.eq	40d340 <ferror@plt+0xbda0>  // b.none
  40d0b4:	cmp	w8, #0x2d
  40d0b8:	b.ne	40d350 <ferror@plt+0xbdb0>  // b.any
  40d0bc:	mov	w0, wzr
  40d0c0:	add	x8, x21, #0x2
  40d0c4:	mov	w9, #0x3                   	// #3
  40d0c8:	b	40d200 <ferror@plt+0xbc60>
  40d0cc:	ldrb	w20, [x8, x23]
  40d0d0:	bl	401470 <__ctype_b_loc@plt>
  40d0d4:	ldr	x8, [x0]
  40d0d8:	ldrh	w8, [x8, x20, lsl #1]
  40d0dc:	tbnz	w8, #11, 40d270 <ferror@plt+0xbcd0>
  40d0e0:	cmp	w20, #0x41
  40d0e4:	b.cc	40d110 <ferror@plt+0xbb70>  // b.lo, b.ul, b.last
  40d0e8:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40d0ec:	ldr	x8, [x8, #584]
  40d0f0:	mov	w9, #0x5a                  	// #90
  40d0f4:	ldr	x8, [x8, #1248]
  40d0f8:	ldrb	w8, [x8]
  40d0fc:	cmp	w8, #0x64
  40d100:	mov	w8, #0x46                  	// #70
  40d104:	csel	w8, w8, w9, eq  // eq = none
  40d108:	cmp	w8, w20
  40d10c:	b.cs	40d270 <ferror@plt+0xbcd0>  // b.hs, b.nlast
  40d110:	ldr	x1, [x19, #16]
  40d114:	mov	w8, #0x39                  	// #57
  40d118:	mov	w0, #0x26                  	// #38
  40d11c:	str	w8, [x19, #32]
  40d120:	b	40d2ac <ferror@plt+0xbd0c>
  40d124:	ldrb	w8, [x8, x23]
  40d128:	cmp	w8, #0x3d
  40d12c:	b.eq	40d358 <ferror@plt+0xbdb8>  // b.none
  40d130:	cmp	w8, #0x2a
  40d134:	b.ne	40d368 <ferror@plt+0xbdc8>  // b.any
  40d138:	mov	x0, x19
  40d13c:	bl	401e64 <ferror@plt+0x8c4>
  40d140:	b	40d3b4 <ferror@plt+0xbe14>
  40d144:	ldrb	w8, [x8, x23]
  40d148:	cmp	w8, #0x3d
  40d14c:	b.ne	40d2f8 <ferror@plt+0xbd58>  // b.any
  40d150:	add	x8, x21, #0x2
  40d154:	str	x8, [x19, #8]
  40d158:	mov	w8, #0x10                  	// #16
  40d15c:	b	40d3ac <ferror@plt+0xbe0c>
  40d160:	ldrb	w9, [x8, x23]
  40d164:	cmp	w9, #0x3d
  40d168:	b.eq	40d370 <ferror@plt+0xbdd0>  // b.none
  40d16c:	cmp	w9, #0x3e
  40d170:	b.ne	40d380 <ferror@plt+0xbde0>  // b.any
  40d174:	add	x9, x21, #0x2
  40d178:	str	x9, [x19, #8]
  40d17c:	ldrb	w8, [x8, x9]
  40d180:	cmp	w8, #0x3d
  40d184:	b.ne	40d3a0 <ferror@plt+0xbe00>  // b.any
  40d188:	add	x8, x21, #0x3
  40d18c:	str	x8, [x19, #8]
  40d190:	mov	w8, #0x20                  	// #32
  40d194:	b	40d3ac <ferror@plt+0xbe0c>
  40d198:	ldrb	w8, [x8, x23]
  40d19c:	cmp	w8, #0x3d
  40d1a0:	b.ne	40d300 <ferror@plt+0xbd60>  // b.any
  40d1a4:	add	x8, x21, #0x2
  40d1a8:	str	x8, [x19, #8]
  40d1ac:	mov	w8, #0x1e                  	// #30
  40d1b0:	b	40d3ac <ferror@plt+0xbe0c>
  40d1b4:	ldrb	w8, [x8, x23]
  40d1b8:	cmp	w8, #0xa
  40d1bc:	b.ne	40d308 <ferror@plt+0xbd68>  // b.any
  40d1c0:	mov	w0, wzr
  40d1c4:	add	x8, x21, #0x2
  40d1c8:	mov	w9, #0x23                  	// #35
  40d1cc:	b	40d200 <ferror@plt+0xbc60>
  40d1d0:	ldrb	w8, [x8, x23]
  40d1d4:	cmp	w8, #0x7c
  40d1d8:	b.ne	40d310 <ferror@plt+0xbd70>  // b.any
  40d1dc:	ldr	x1, [x19, #16]
  40d1e0:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d1e4:	add	x2, x2, #0x43f
  40d1e8:	mov	w0, #0x28                  	// #40
  40d1ec:	bl	40265c <ferror@plt+0x10bc>
  40d1f0:	cbnz	w0, 40d3b4 <ferror@plt+0xbe14>
  40d1f4:	ldr	x8, [x19, #8]
  40d1f8:	mov	w9, #0x16                  	// #22
  40d1fc:	add	x8, x8, #0x1
  40d200:	str	x8, [x19, #8]
  40d204:	str	w9, [x19, #32]
  40d208:	b	40d3b4 <ferror@plt+0xbe14>
  40d20c:	mov	x0, x19
  40d210:	b	40d318 <ferror@plt+0xbd78>
  40d214:	mov	w8, #0x2a                  	// #42
  40d218:	b	40d3ac <ferror@plt+0xbe0c>
  40d21c:	ldrb	w9, [x8, x23]
  40d220:	cmp	w9, #0x3d
  40d224:	b.eq	40d388 <ferror@plt+0xbde8>  // b.none
  40d228:	cmp	w9, #0x3c
  40d22c:	b.ne	40d398 <ferror@plt+0xbdf8>  // b.any
  40d230:	add	x9, x21, #0x2
  40d234:	str	x9, [x19, #8]
  40d238:	ldrb	w8, [x8, x9]
  40d23c:	cmp	w8, #0x3d
  40d240:	b.ne	40d3a8 <ferror@plt+0xbe08>  // b.any
  40d244:	add	x8, x21, #0x3
  40d248:	str	x8, [x19, #8]
  40d24c:	mov	w8, #0x1f                  	// #31
  40d250:	b	40d3ac <ferror@plt+0xbe0c>
  40d254:	ldrb	w8, [x8, x23]
  40d258:	cmp	w8, #0x3d
  40d25c:	b.ne	40d320 <ferror@plt+0xbd80>  // b.any
  40d260:	add	x8, x21, #0x2
  40d264:	str	x8, [x19, #8]
  40d268:	mov	w8, #0x18                  	// #24
  40d26c:	b	40d3ac <ferror@plt+0xbe0c>
  40d270:	mov	w1, #0x2e                  	// #46
  40d274:	mov	x0, x19
  40d278:	b	40cea0 <ferror@plt+0xb900>
  40d27c:	ldr	x1, [x19, #16]
  40d280:	adrp	x2, 414000 <ferror@plt+0x12a60>
  40d284:	mov	w8, #0x5                   	// #5
  40d288:	add	x2, x2, #0x43a
  40d28c:	mov	w0, #0x28                  	// #40
  40d290:	str	w8, [x19, #32]
  40d294:	b	40cf30 <ferror@plt+0xb990>
  40d298:	ldr	x1, [x19, #16]
  40d29c:	add	x8, x21, x20
  40d2a0:	add	x8, x8, #0x1
  40d2a4:	mov	w0, #0x16                  	// #22
  40d2a8:	str	x8, [x19, #8]
  40d2ac:	bl	40265c <ferror@plt+0x10bc>
  40d2b0:	b	40d3b4 <ferror@plt+0xbe14>
  40d2b4:	add	x0, x19, #0x28
  40d2b8:	add	x2, x8, x23
  40d2bc:	mov	x1, x20
  40d2c0:	bl	401948 <ferror@plt+0x3a8>
  40d2c4:	ldr	x8, [x19, #16]
  40d2c8:	add	x9, x21, x20
  40d2cc:	add	x9, x9, #0x2
  40d2d0:	mov	w0, wzr
  40d2d4:	add	x8, x8, x22
  40d2d8:	stp	x9, x8, [x19, #8]
  40d2dc:	b	40d3b4 <ferror@plt+0xbe14>
  40d2e0:	mov	w8, #0xa                   	// #10
  40d2e4:	b	40d3ac <ferror@plt+0xbe0c>
  40d2e8:	mov	w1, #0x26                  	// #38
  40d2ec:	b	40d314 <ferror@plt+0xbd74>
  40d2f0:	mov	w8, #0x8                   	// #8
  40d2f4:	b	40d3ac <ferror@plt+0xbe0c>
  40d2f8:	mov	w8, #0x21                  	// #33
  40d2fc:	b	40d3ac <ferror@plt+0xbe0c>
  40d300:	mov	w8, #0xd                   	// #13
  40d304:	b	40d3ac <ferror@plt+0xbe0c>
  40d308:	mov	w1, #0x5c                  	// #92
  40d30c:	b	40d314 <ferror@plt+0xbd74>
  40d310:	mov	w1, #0x7c                  	// #124
  40d314:	mov	x0, x19
  40d318:	bl	401e08 <ferror@plt+0x868>
  40d31c:	b	40d3b4 <ferror@plt+0xbe14>
  40d320:	mov	w8, #0x7                   	// #7
  40d324:	b	40d3ac <ferror@plt+0xbe0c>
  40d328:	add	x8, x21, #0x2
  40d32c:	str	x8, [x19, #8]
  40d330:	mov	w8, #0x1c                  	// #28
  40d334:	b	40d3ac <ferror@plt+0xbe0c>
  40d338:	mov	w8, #0xb                   	// #11
  40d33c:	b	40d3ac <ferror@plt+0xbe0c>
  40d340:	add	x8, x21, #0x2
  40d344:	str	x8, [x19, #8]
  40d348:	mov	w8, #0x1d                  	// #29
  40d34c:	b	40d3ac <ferror@plt+0xbe0c>
  40d350:	mov	w8, #0xc                   	// #12
  40d354:	b	40d3ac <ferror@plt+0xbe0c>
  40d358:	add	x8, x21, #0x2
  40d35c:	str	x8, [x19, #8]
  40d360:	mov	w8, #0x1a                  	// #26
  40d364:	b	40d3ac <ferror@plt+0xbe0c>
  40d368:	mov	w8, #0x9                   	// #9
  40d36c:	b	40d3ac <ferror@plt+0xbe0c>
  40d370:	add	x8, x21, #0x2
  40d374:	str	x8, [x19, #8]
  40d378:	mov	w8, #0x12                  	// #18
  40d37c:	b	40d3ac <ferror@plt+0xbe0c>
  40d380:	mov	w8, #0x15                  	// #21
  40d384:	b	40d3ac <ferror@plt+0xbe0c>
  40d388:	add	x8, x21, #0x2
  40d38c:	str	x8, [x19, #8]
  40d390:	mov	w8, #0x11                  	// #17
  40d394:	b	40d3ac <ferror@plt+0xbe0c>
  40d398:	mov	w8, #0x14                  	// #20
  40d39c:	b	40d3ac <ferror@plt+0xbe0c>
  40d3a0:	mov	w8, #0xf                   	// #15
  40d3a4:	b	40d3ac <ferror@plt+0xbe0c>
  40d3a8:	mov	w8, #0xe                   	// #14
  40d3ac:	mov	w0, wzr
  40d3b0:	str	w8, [x19, #32]
  40d3b4:	ldp	x20, x19, [sp, #64]
  40d3b8:	ldp	x22, x21, [sp, #48]
  40d3bc:	ldp	x24, x23, [sp, #32]
  40d3c0:	ldp	x26, x25, [sp, #16]
  40d3c4:	ldp	x29, x30, [sp], #80
  40d3c8:	ret
  40d3cc:	stp	x29, x30, [sp, #-32]!
  40d3d0:	str	x19, [sp, #16]
  40d3d4:	mov	x19, x0
  40d3d8:	add	x0, x0, #0x50
  40d3dc:	mov	x1, xzr
  40d3e0:	mov	x29, sp
  40d3e4:	bl	401bac <ferror@plt+0x60c>
  40d3e8:	ldrh	w8, [x0]
  40d3ec:	and	w8, w8, #0xfffffeff
  40d3f0:	strh	w8, [x0]
  40d3f4:	mov	x0, x19
  40d3f8:	ldr	x19, [sp, #16]
  40d3fc:	ldp	x29, x30, [sp], #32
  40d400:	b	40d404 <ferror@plt+0xbe64>
  40d404:	stp	x29, x30, [sp, #-32]!
  40d408:	stp	x20, x19, [sp, #16]
  40d40c:	ldr	x20, [x0, #288]
  40d410:	add	x19, x0, #0x78
  40d414:	mov	x0, x19
  40d418:	mov	x1, xzr
  40d41c:	mov	x29, sp
  40d420:	bl	401bac <ferror@plt+0x60c>
  40d424:	ldr	x1, [x0, #8]
  40d428:	add	x0, x20, #0x28
  40d42c:	bl	401b54 <ferror@plt+0x5b4>
  40d430:	ldr	x8, [x20, #8]
  40d434:	mov	w1, #0x1                   	// #1
  40d438:	str	x8, [x0]
  40d43c:	mov	x0, x19
  40d440:	ldp	x20, x19, [sp, #16]
  40d444:	ldp	x29, x30, [sp], #32
  40d448:	b	401750 <ferror@plt+0x1b0>
  40d44c:	stp	x29, x30, [sp, #-48]!
  40d450:	stp	x22, x21, [sp, #16]
  40d454:	stp	x20, x19, [sp, #32]
  40d458:	ldr	w8, [x0, #32]
  40d45c:	mov	x19, x0
  40d460:	mov	x29, sp
  40d464:	cmp	w8, #0x32
  40d468:	b.eq	40d480 <ferror@plt+0xbee0>  // b.none
  40d46c:	cbnz	w8, 40d4b8 <ferror@plt+0xbf18>
  40d470:	ldr	x1, [x19, #16]
  40d474:	mov	w0, #0x14                  	// #20
  40d478:	bl	40265c <ferror@plt+0x10bc>
  40d47c:	b	40d4c0 <ferror@plt+0xbf20>
  40d480:	ldr	x8, [x19, #88]
  40d484:	cmp	x8, #0x1
  40d488:	b.ne	40d4a0 <ferror@plt+0xbf00>  // b.any
  40d48c:	add	x0, x19, #0x50
  40d490:	mov	x1, xzr
  40d494:	bl	401bac <ferror@plt+0x60c>
  40d498:	ldrh	w8, [x0]
  40d49c:	cbz	w8, 40d510 <ferror@plt+0xbf70>
  40d4a0:	ldr	x1, [x19, #16]
  40d4a4:	ldp	x20, x19, [sp, #32]
  40d4a8:	ldp	x22, x21, [sp, #16]
  40d4ac:	mov	w0, #0x18                  	// #24
  40d4b0:	ldp	x29, x30, [sp], #48
  40d4b4:	b	40265c <ferror@plt+0x10bc>
  40d4b8:	mov	x0, x19
  40d4bc:	bl	40d758 <ferror@plt+0xc1b8>
  40d4c0:	mov	w1, w0
  40d4c4:	cmp	w1, #0x7
  40d4c8:	b.eq	40d4d0 <ferror@plt+0xbf30>  // b.none
  40d4cc:	cbnz	w1, 40d4fc <ferror@plt+0xbf5c>
  40d4d0:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40d4d4:	ldr	x8, [x8, #584]
  40d4d8:	ldr	w9, [x8, #1128]
  40d4dc:	ldr	w8, [x8, #1132]
  40d4e0:	cmp	w9, w8
  40d4e4:	b.ne	40d4fc <ferror@plt+0xbf5c>  // b.any
  40d4e8:	ldp	x20, x19, [sp, #32]
  40d4ec:	ldp	x22, x21, [sp, #16]
  40d4f0:	mov	w0, w1
  40d4f4:	ldp	x29, x30, [sp], #48
  40d4f8:	ret
  40d4fc:	mov	x0, x19
  40d500:	ldp	x20, x19, [sp, #32]
  40d504:	ldp	x22, x21, [sp, #16]
  40d508:	ldp	x29, x30, [sp], #48
  40d50c:	b	403a5c <ferror@plt+0x24bc>
  40d510:	mov	x0, x19
  40d514:	bl	4023b4 <ferror@plt+0xe14>
  40d518:	mov	w1, w0
  40d51c:	cbnz	w0, 40d4c4 <ferror@plt+0xbf24>
  40d520:	ldr	w8, [x19, #32]
  40d524:	cmp	w8, #0x2d
  40d528:	b.ne	40d6fc <ferror@plt+0xc15c>  // b.any
  40d52c:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40d530:	ldr	x8, [x8, #584]
  40d534:	ldrb	w8, [x8, #1138]
  40d538:	tst	w8, #0x6
  40d53c:	b.eq	40d548 <ferror@plt+0xbfa8>  // b.none
  40d540:	mov	w20, wzr
  40d544:	b	40d560 <ferror@plt+0xbfc0>
  40d548:	ldr	x0, [x19, #40]
  40d54c:	adrp	x1, 414000 <ferror@plt+0x12a60>
  40d550:	add	x1, x1, #0x554
  40d554:	bl	401460 <strcmp@plt>
  40d558:	cmp	w0, #0x0
  40d55c:	cset	w20, eq  // eq = none
  40d560:	mov	x0, x19
  40d564:	bl	4023b4 <ferror@plt+0xe14>
  40d568:	mov	w1, w0
  40d56c:	cbnz	w0, 40d4c4 <ferror@plt+0xbf24>
  40d570:	cbz	w20, 40d5ac <ferror@plt+0xc00c>
  40d574:	ldr	w8, [x19, #32]
  40d578:	cmp	w8, #0x2d
  40d57c:	b.ne	40d5b8 <ferror@plt+0xc018>  // b.any
  40d580:	ldr	x1, [x19, #16]
  40d584:	mov	w0, #0x2e                  	// #46
  40d588:	bl	40265c <ferror@plt+0x10bc>
  40d58c:	mov	w1, w0
  40d590:	cbnz	w0, 40d4c4 <ferror@plt+0xbf24>
  40d594:	mov	x0, x19
  40d598:	bl	4023b4 <ferror@plt+0xe14>
  40d59c:	mov	w1, w0
  40d5a0:	cbnz	w0, 40d4c4 <ferror@plt+0xbf24>
  40d5a4:	mov	w21, #0x1                   	// #1
  40d5a8:	b	40d5b0 <ferror@plt+0xc010>
  40d5ac:	mov	w21, wzr
  40d5b0:	ldr	w8, [x19, #32]
  40d5b4:	b	40d5bc <ferror@plt+0xc01c>
  40d5b8:	mov	w21, wzr
  40d5bc:	cmp	w8, #0x24
  40d5c0:	b.ne	40d6fc <ferror@plt+0xc15c>  // b.any
  40d5c4:	ldr	x0, [x19, #40]
  40d5c8:	ldr	x20, [x19, #280]
  40d5cc:	bl	402934 <ferror@plt+0x1394>
  40d5d0:	mov	x1, x0
  40d5d4:	mov	x0, x20
  40d5d8:	bl	409960 <ferror@plt+0x83c0>
  40d5dc:	mov	x1, x0
  40d5e0:	mov	x0, x19
  40d5e4:	bl	4037ac <ferror@plt+0x220c>
  40d5e8:	ldr	x8, [x19, #288]
  40d5ec:	mov	x0, x19
  40d5f0:	strb	w21, [x8, #216]
  40d5f4:	bl	4023b4 <ferror@plt+0xe14>
  40d5f8:	mov	w1, w0
  40d5fc:	cbnz	w0, 40d4c4 <ferror@plt+0xbf24>
  40d600:	mov	w22, wzr
  40d604:	add	x20, x19, #0xf0
  40d608:	ldr	w8, [x19, #32]
  40d60c:	cmp	w8, #0x8
  40d610:	b.eq	40d624 <ferror@plt+0xc084>  // b.none
  40d614:	cmp	w8, #0x25
  40d618:	b.eq	40d6f8 <ferror@plt+0xc158>  // b.none
  40d61c:	mov	w21, wzr
  40d620:	b	40d648 <ferror@plt+0xc0a8>
  40d624:	mov	x0, x19
  40d628:	bl	4023b4 <ferror@plt+0xe14>
  40d62c:	cbnz	w0, 40d4c0 <ferror@plt+0xbf20>
  40d630:	ldr	x1, [x19, #16]
  40d634:	mov	w0, #0x2d                  	// #45
  40d638:	bl	40265c <ferror@plt+0x10bc>
  40d63c:	cbnz	w0, 40d4c0 <ferror@plt+0xbf20>
  40d640:	ldr	w8, [x19, #32]
  40d644:	mov	w21, #0x2                   	// #2
  40d648:	cmp	w8, #0x2d
  40d64c:	b.ne	40d6fc <ferror@plt+0xc15c>  // b.any
  40d650:	ldr	x8, [x19, #288]
  40d654:	mov	x0, x20
  40d658:	ldr	x9, [x8, #120]
  40d65c:	add	x9, x9, #0x1
  40d660:	str	x9, [x8, #120]
  40d664:	ldp	x2, x1, [x19, #40]
  40d668:	bl	401948 <ferror@plt+0x3a8>
  40d66c:	mov	x0, x19
  40d670:	bl	4023b4 <ferror@plt+0xe14>
  40d674:	cbnz	w0, 40d4c0 <ferror@plt+0xbf20>
  40d678:	ldr	w8, [x19, #32]
  40d67c:	cmp	w8, #0x26
  40d680:	b.ne	40d6b8 <ferror@plt+0xc118>  // b.any
  40d684:	cmp	w21, #0x0
  40d688:	mov	x0, x19
  40d68c:	csinc	w21, w21, wzr, ne  // ne = any
  40d690:	bl	4023b4 <ferror@plt+0xe14>
  40d694:	cbnz	w0, 40d4c0 <ferror@plt+0xbf20>
  40d698:	ldr	w8, [x19, #32]
  40d69c:	cmp	w8, #0x28
  40d6a0:	b.ne	40d6fc <ferror@plt+0xc15c>  // b.any
  40d6a4:	mov	x0, x19
  40d6a8:	bl	4023b4 <ferror@plt+0xe14>
  40d6ac:	cbnz	w0, 40d4c0 <ferror@plt+0xbf20>
  40d6b0:	ldr	w8, [x19, #32]
  40d6b4:	b	40d6c0 <ferror@plt+0xc120>
  40d6b8:	cmp	w21, #0x2
  40d6bc:	b.eq	40d738 <ferror@plt+0xc198>  // b.none
  40d6c0:	cmp	w8, #0x27
  40d6c4:	cset	w22, eq  // eq = none
  40d6c8:	b.ne	40d6d8 <ferror@plt+0xc138>  // b.any
  40d6cc:	mov	x0, x19
  40d6d0:	bl	4023b4 <ferror@plt+0xe14>
  40d6d4:	cbnz	w0, 40d4c0 <ferror@plt+0xbf20>
  40d6d8:	ldp	x1, x0, [x19, #280]
  40d6dc:	ldr	x2, [x19, #240]
  40d6e0:	ldr	x4, [x19, #16]
  40d6e4:	mov	w3, w21
  40d6e8:	bl	40c048 <ferror@plt+0xaaa8>
  40d6ec:	mov	w1, w0
  40d6f0:	cbz	w0, 40d608 <ferror@plt+0xc068>
  40d6f4:	b	40d4c4 <ferror@plt+0xbf24>
  40d6f8:	tbz	w22, #0, 40d708 <ferror@plt+0xc168>
  40d6fc:	ldr	x1, [x19, #16]
  40d700:	mov	w0, #0x1c                  	// #28
  40d704:	b	40d478 <ferror@plt+0xbed8>
  40d708:	mov	w1, #0x6                   	// #6
  40d70c:	mov	x0, x19
  40d710:	bl	40ee8c <ferror@plt+0xd8ec>
  40d714:	mov	x0, x19
  40d718:	bl	4023b4 <ferror@plt+0xe14>
  40d71c:	mov	w1, w0
  40d720:	cbnz	w0, 40d4c4 <ferror@plt+0xbf24>
  40d724:	ldr	w8, [x19, #32]
  40d728:	cmp	w8, #0x29
  40d72c:	b.ne	40d74c <ferror@plt+0xc1ac>  // b.any
  40d730:	mov	w1, wzr
  40d734:	b	40d4d0 <ferror@plt+0xbf30>
  40d738:	ldr	x1, [x19, #16]
  40d73c:	ldr	x2, [x19, #240]
  40d740:	mov	w0, #0x22                  	// #34
  40d744:	bl	40265c <ferror@plt+0x10bc>
  40d748:	b	40d4c0 <ferror@plt+0xbf20>
  40d74c:	ldr	x1, [x19, #16]
  40d750:	mov	w0, #0x2f                  	// #47
  40d754:	b	40d478 <ferror@plt+0xbed8>
  40d758:	sub	sp, sp, #0x80
  40d75c:	stp	x29, x30, [sp, #32]
  40d760:	stp	x26, x25, [sp, #64]
  40d764:	stp	x24, x23, [sp, #80]
  40d768:	stp	x22, x21, [sp, #96]
  40d76c:	stp	x20, x19, [sp, #112]
  40d770:	ldr	w21, [x0, #32]
  40d774:	mov	x19, x0
  40d778:	str	x27, [sp, #48]
  40d77c:	add	x29, sp, #0x20
  40d780:	cmp	w21, #0x2f
  40d784:	b.eq	40d7b4 <ferror@plt+0xc214>  // b.none
  40d788:	cmp	w21, #0x22
  40d78c:	b.ne	40d7d8 <ferror@plt+0xc238>  // b.any
  40d790:	mov	x0, x19
  40d794:	ldp	x20, x19, [sp, #112]
  40d798:	ldp	x22, x21, [sp, #96]
  40d79c:	ldp	x24, x23, [sp, #80]
  40d7a0:	ldp	x26, x25, [sp, #64]
  40d7a4:	ldr	x27, [sp, #48]
  40d7a8:	ldp	x29, x30, [sp, #32]
  40d7ac:	add	sp, sp, #0x80
  40d7b0:	b	4023b4 <ferror@plt+0xe14>
  40d7b4:	mov	x0, x19
  40d7b8:	ldp	x20, x19, [sp, #112]
  40d7bc:	ldp	x22, x21, [sp, #96]
  40d7c0:	ldp	x24, x23, [sp, #80]
  40d7c4:	ldp	x26, x25, [sp, #64]
  40d7c8:	ldr	x27, [sp, #48]
  40d7cc:	ldp	x29, x30, [sp, #32]
  40d7d0:	add	sp, sp, #0x80
  40d7d4:	b	40eee4 <ferror@plt+0xd944>
  40d7d8:	cmp	w21, #0x46
  40d7dc:	add	x20, x19, #0x50
  40d7e0:	strb	wzr, [x19, #304]
  40d7e4:	b.ne	40d868 <ferror@plt+0xc2c8>  // b.any
  40d7e8:	mov	x24, x19
  40d7ec:	ldr	x25, [x24, #88]!
  40d7f0:	mov	x0, x20
  40d7f4:	mov	x1, xzr
  40d7f8:	bl	401bac <ferror@plt+0x60c>
  40d7fc:	ldrh	w26, [x0]
  40d800:	mov	x0, x19
  40d804:	bl	40f430 <ferror@plt+0xde90>
  40d808:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40d80c:	ldr	x8, [x24]
  40d810:	cmp	x25, x8
  40d814:	b.ne	40d84c <ferror@plt+0xc2ac>  // b.any
  40d818:	mov	x0, x20
  40d81c:	mov	x1, xzr
  40d820:	bl	401bac <ferror@plt+0x60c>
  40d824:	ldrh	w8, [x0]
  40d828:	cmp	w26, w8
  40d82c:	b.ne	40d84c <ferror@plt+0xc2ac>  // b.any
  40d830:	mov	x0, x19
  40d834:	bl	40f550 <ferror@plt+0xdfb0>
  40d838:	tbnz	w0, #0, 40d84c <ferror@plt+0xc2ac>
  40d83c:	ldr	x1, [x19, #16]
  40d840:	mov	w0, #0x18                  	// #24
  40d844:	bl	40265c <ferror@plt+0x10bc>
  40d848:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40d84c:	ldr	w8, [x19, #32]
  40d850:	cmp	w8, #0x2a
  40d854:	b.ne	40d930 <ferror@plt+0xc390>  // b.any
  40d858:	mov	x0, x19
  40d85c:	bl	4023b4 <ferror@plt+0xe14>
  40d860:	cbz	w0, 40d84c <ferror@plt+0xc2ac>
  40d864:	b	40d934 <ferror@plt+0xc394>
  40d868:	mov	x0, x20
  40d86c:	mov	x1, xzr
  40d870:	bl	401bac <ferror@plt+0x60c>
  40d874:	ldrb	w8, [x0, #1]
  40d878:	tbnz	w8, #0, 40d8c8 <ferror@plt+0xc328>
  40d87c:	mov	x0, x20
  40d880:	mov	x1, xzr
  40d884:	bl	401bac <ferror@plt+0x60c>
  40d888:	ldrh	w8, [x0]
  40d88c:	cmp	w21, #0x29
  40d890:	b.ne	40d954 <ferror@plt+0xc3b4>  // b.any
  40d894:	tbz	w8, #3, 40d9f8 <ferror@plt+0xc458>
  40d898:	mov	x0, x20
  40d89c:	mov	x1, xzr
  40d8a0:	bl	401bac <ferror@plt+0x60c>
  40d8a4:	ldrh	w8, [x0]
  40d8a8:	orr	w8, w8, #0x1
  40d8ac:	strh	w8, [x0]
  40d8b0:	mov	x0, x19
  40d8b4:	bl	4023b4 <ferror@plt+0xe14>
  40d8b8:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40d8bc:	mov	w1, #0x1                   	// #1
  40d8c0:	mov	x0, x19
  40d8c4:	b	40d974 <ferror@plt+0xc3d4>
  40d8c8:	mov	x0, x20
  40d8cc:	mov	x1, xzr
  40d8d0:	bl	401bac <ferror@plt+0x60c>
  40d8d4:	ldrh	w8, [x0]
  40d8d8:	and	w8, w8, #0xfffffeff
  40d8dc:	strh	w8, [x0]
  40d8e0:	mov	x0, x19
  40d8e4:	bl	40d404 <ferror@plt+0xbe64>
  40d8e8:	ldr	x8, [x19, #88]
  40d8ec:	cmp	x8, #0x2
  40d8f0:	b.cc	40d930 <ferror@plt+0xc390>  // b.lo, b.ul, b.last
  40d8f4:	mov	x0, x20
  40d8f8:	mov	x1, xzr
  40d8fc:	bl	401bac <ferror@plt+0x60c>
  40d900:	ldrb	w8, [x0]
  40d904:	tbnz	w8, #0, 40d930 <ferror@plt+0xc390>
  40d908:	mov	x0, x19
  40d90c:	ldp	x20, x19, [sp, #112]
  40d910:	ldp	x22, x21, [sp, #96]
  40d914:	ldp	x24, x23, [sp, #80]
  40d918:	ldp	x26, x25, [sp, #64]
  40d91c:	ldr	x27, [sp, #48]
  40d920:	ldp	x29, x30, [sp, #32]
  40d924:	mov	w1, wzr
  40d928:	add	sp, sp, #0x80
  40d92c:	b	40f010 <ferror@plt+0xda70>
  40d930:	mov	w0, wzr
  40d934:	ldp	x20, x19, [sp, #112]
  40d938:	ldp	x22, x21, [sp, #96]
  40d93c:	ldp	x24, x23, [sp, #80]
  40d940:	ldp	x26, x25, [sp, #64]
  40d944:	ldr	x27, [sp, #48]
  40d948:	ldp	x29, x30, [sp, #32]
  40d94c:	add	sp, sp, #0x80
  40d950:	ret
  40d954:	tbz	w8, #3, 40d994 <ferror@plt+0xc3f4>
  40d958:	mov	x0, x20
  40d95c:	mov	x1, xzr
  40d960:	bl	401bac <ferror@plt+0x60c>
  40d964:	ldrb	w8, [x0]
  40d968:	tbnz	w8, #0, 40d994 <ferror@plt+0xc3f4>
  40d96c:	mov	x0, x19
  40d970:	mov	w1, wzr
  40d974:	ldp	x20, x19, [sp, #112]
  40d978:	ldp	x22, x21, [sp, #96]
  40d97c:	ldp	x24, x23, [sp, #80]
  40d980:	ldp	x26, x25, [sp, #64]
  40d984:	ldr	x27, [sp, #48]
  40d988:	ldp	x29, x30, [sp, #32]
  40d98c:	add	sp, sp, #0x80
  40d990:	b	40f334 <ferror@plt+0xdd94>
  40d994:	mov	x24, x19
  40d998:	ldr	x25, [x24, #88]!
  40d99c:	mov	x0, x20
  40d9a0:	mov	x1, xzr
  40d9a4:	bl	401bac <ferror@plt+0x60c>
  40d9a8:	ldrh	w26, [x0]
  40d9ac:	sub	w8, w21, #0x2
  40d9b0:	cmp	w8, #0x44
  40d9b4:	b.hi	40e128 <ferror@plt+0xcb88>  // b.pmore
  40d9b8:	adrp	x9, 414000 <ferror@plt+0x12a60>
  40d9bc:	add	x9, x9, #0x442
  40d9c0:	adr	x10, 40d800 <ferror@plt+0xc260>
  40d9c4:	ldrh	w11, [x9, x8, lsl #1]
  40d9c8:	add	x10, x10, x11, lsl #2
  40d9cc:	mov	w0, #0x7                   	// #7
  40d9d0:	br	x10
  40d9d4:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40d9d8:	add	x8, x8, #0x8e1
  40d9dc:	ldrb	w9, [x8, #4]
  40d9e0:	ldr	w2, [x8]
  40d9e4:	mov	w1, #0x2                   	// #2
  40d9e8:	mov	x0, x19
  40d9ec:	bfi	x2, x9, #32, #8
  40d9f0:	bl	40e138 <ferror@plt+0xcb98>
  40d9f4:	b	40d808 <ferror@plt+0xc268>
  40d9f8:	mov	w1, #0x1                   	// #1
  40d9fc:	mov	x0, x19
  40da00:	bl	40ee8c <ferror@plt+0xd8ec>
  40da04:	b	40d790 <ferror@plt+0xc1f0>
  40da08:	ldr	w21, [x19, #32]
  40da0c:	mov	x0, x20
  40da10:	mov	x1, xzr
  40da14:	bl	401bac <ferror@plt+0x60c>
  40da18:	ldrb	w8, [x0]
  40da1c:	tbz	w8, #4, 40e128 <ferror@plt+0xcb88>
  40da20:	cmp	w21, #0x30
  40da24:	b.ne	40ddb4 <ferror@plt+0xc814>  // b.any
  40da28:	ldr	x8, [x19, #128]
  40da2c:	cbz	x8, 40e128 <ferror@plt+0xcb88>
  40da30:	add	x21, x19, #0x78
  40da34:	sub	x22, x8, #0x1
  40da38:	mov	x0, x21
  40da3c:	mov	x1, x22
  40da40:	bl	401b54 <ferror@plt+0x5b4>
  40da44:	ldr	x8, [x0]
  40da48:	cbz	x8, 40de60 <ferror@plt+0xc8c0>
  40da4c:	add	x0, x0, #0x8
  40da50:	b	40ddc0 <ferror@plt+0xc820>
  40da54:	mov	w1, #0x1                   	// #1
  40da58:	mov	x0, x19
  40da5c:	bl	40f010 <ferror@plt+0xda70>
  40da60:	b	40d808 <ferror@plt+0xc268>
  40da64:	mov	w1, #0x42                  	// #66
  40da68:	mov	x0, x19
  40da6c:	bl	40f510 <ferror@plt+0xdf70>
  40da70:	b	40d808 <ferror@plt+0xc268>
  40da74:	mov	x0, x19
  40da78:	bl	4023b4 <ferror@plt+0xe14>
  40da7c:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40da80:	ldr	w8, [x19, #32]
  40da84:	cmp	w8, #0x24
  40da88:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40da8c:	mov	x0, x19
  40da90:	bl	4023b4 <ferror@plt+0xe14>
  40da94:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40da98:	ldr	w8, [x19, #32]
  40da9c:	cmp	w8, #0x2a
  40daa0:	b.ne	40df10 <ferror@plt+0xc970>  // b.any
  40daa4:	ldr	x1, [x19, #16]
  40daa8:	mov	w0, #0x2b                  	// #43
  40daac:	bl	40265c <ferror@plt+0x10bc>
  40dab0:	b	40df30 <ferror@plt+0xc990>
  40dab4:	mov	x0, x19
  40dab8:	bl	4023b4 <ferror@plt+0xe14>
  40dabc:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dac0:	ldr	w8, [x19, #32]
  40dac4:	cmp	w8, #0x24
  40dac8:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40dacc:	mov	x0, x19
  40dad0:	bl	4023b4 <ferror@plt+0xe14>
  40dad4:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dad8:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40dadc:	add	x8, x8, #0x8f0
  40dae0:	ldrb	w9, [x8, #4]
  40dae4:	ldr	w2, [x8]
  40dae8:	mov	w1, #0x21                  	// #33
  40daec:	mov	x0, x19
  40daf0:	bfi	x2, x9, #32, #8
  40daf4:	bl	40e138 <ferror@plt+0xcb98>
  40daf8:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dafc:	ldr	w8, [x19, #32]
  40db00:	cmp	w8, #0x25
  40db04:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40db08:	mov	x0, x19
  40db0c:	bl	4023b4 <ferror@plt+0xe14>
  40db10:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40db14:	ldr	x0, [x19, #288]
  40db18:	mov	w1, #0x44                  	// #68
  40db1c:	bl	4018b8 <ferror@plt+0x318>
  40db20:	ldr	x0, [x19, #288]
  40db24:	ldr	x21, [x0, #48]
  40db28:	mov	x1, x21
  40db2c:	bl	4018e0 <ferror@plt+0x340>
  40db30:	add	x0, x19, #0x78
  40db34:	add	x1, sp, #0x8
  40db38:	stp	xzr, x21, [sp, #8]
  40db3c:	str	xzr, [sp, #24]
  40db40:	bl	4018ac <ferror@plt+0x30c>
  40db44:	mov	x8, #0xffffffffffffffff    	// #-1
  40db48:	str	x8, [x29, #24]
  40db4c:	ldr	x8, [x19, #288]
  40db50:	add	x1, x29, #0x18
  40db54:	add	x0, x8, #0x28
  40db58:	bl	4018ac <ferror@plt+0x30c>
  40db5c:	mov	w1, #0x40                  	// #64
  40db60:	b	40dd70 <ferror@plt+0xc7d0>
  40db64:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40db68:	add	x0, x0, #0x559
  40db6c:	mov	w1, #0x40                  	// #64
  40db70:	bl	402508 <ferror@plt+0xf68>
  40db74:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40db78:	add	x0, x0, #0x571
  40db7c:	mov	w1, #0x9                   	// #9
  40db80:	bl	402508 <ferror@plt+0xf68>
  40db84:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40db88:	mov	w1, #0xca00                	// #51712
  40db8c:	add	x0, x0, #0x589
  40db90:	movk	w1, #0x3b9a, lsl #16
  40db94:	bl	402508 <ferror@plt+0xf68>
  40db98:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40db9c:	add	x0, x0, #0x5a1
  40dba0:	mov	x1, #0xffffffffffffffff    	// #-1
  40dba4:	bl	402508 <ferror@plt+0xf68>
  40dba8:	adrp	x0, 411000 <ferror@plt+0xfa60>
  40dbac:	add	x0, x0, #0x4d6
  40dbb0:	bl	402508 <ferror@plt+0xf68>
  40dbb4:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dbb8:	mov	w1, #0xca00                	// #51712
  40dbbc:	add	x0, x0, #0x5b9
  40dbc0:	movk	w1, #0x3b9a, lsl #16
  40dbc4:	bl	402508 <ferror@plt+0xf68>
  40dbc8:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dbcc:	add	x0, x0, #0x5d1
  40dbd0:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbd4:	bl	402508 <ferror@plt+0xf68>
  40dbd8:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dbdc:	add	x0, x0, #0x5e9
  40dbe0:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbe4:	bl	402508 <ferror@plt+0xf68>
  40dbe8:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dbec:	add	x0, x0, #0x601
  40dbf0:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dbf4:	bl	402508 <ferror@plt+0xf68>
  40dbf8:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dbfc:	add	x0, x0, #0x619
  40dc00:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dc04:	bl	402508 <ferror@plt+0xf68>
  40dc08:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dc0c:	add	x0, x0, #0x631
  40dc10:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dc14:	bl	402508 <ferror@plt+0xf68>
  40dc18:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dc1c:	add	x0, x0, #0x649
  40dc20:	mov	x1, #0xffffffffffffffff    	// #-1
  40dc24:	bl	402508 <ferror@plt+0xf68>
  40dc28:	adrp	x0, 414000 <ferror@plt+0x12a60>
  40dc2c:	add	x0, x0, #0x661
  40dc30:	mov	x1, #0xfffffffffffffffe    	// #-2
  40dc34:	bl	402508 <ferror@plt+0xf68>
  40dc38:	b	40dddc <ferror@plt+0xc83c>
  40dc3c:	mov	x0, x20
  40dc40:	mov	x1, xzr
  40dc44:	bl	401bac <ferror@plt+0x60c>
  40dc48:	ldrb	w8, [x0]
  40dc4c:	tbz	w8, #2, 40e128 <ferror@plt+0xcb88>
  40dc50:	ldr	x8, [x19, #288]
  40dc54:	mov	x0, x19
  40dc58:	ldrb	w8, [x8, #216]
  40dc5c:	cmp	w8, #0x0
  40dc60:	mov	w8, #0x47                  	// #71
  40dc64:	cinc	w21, w8, ne  // ne = any
  40dc68:	bl	4023b4 <ferror@plt+0xe14>
  40dc6c:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dc70:	ldr	w22, [x19, #32]
  40dc74:	mov	x0, x19
  40dc78:	bl	40f550 <ferror@plt+0xdfb0>
  40dc7c:	tbz	w0, #0, 40de8c <ferror@plt+0xc8ec>
  40dc80:	ldr	x0, [x19, #288]
  40dc84:	mov	w1, w21
  40dc88:	bl	4018b8 <ferror@plt+0x318>
  40dc8c:	b	40d80c <ferror@plt+0xc26c>
  40dc90:	mov	x0, x19
  40dc94:	bl	4023b4 <ferror@plt+0xe14>
  40dc98:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dc9c:	ldr	w8, [x19, #32]
  40dca0:	cmp	w8, #0x24
  40dca4:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40dca8:	mov	x0, x19
  40dcac:	bl	4023b4 <ferror@plt+0xe14>
  40dcb0:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dcb4:	ldr	x8, [x19, #288]
  40dcb8:	add	x1, sp, #0x8
  40dcbc:	ldr	x9, [x8, #48]
  40dcc0:	add	x0, x8, #0x28
  40dcc4:	str	x9, [x29, #24]
  40dcc8:	ldr	x9, [x8, #8]
  40dccc:	str	x9, [sp, #8]
  40dcd0:	bl	4018ac <ferror@plt+0x30c>
  40dcd4:	add	x0, x19, #0xa0
  40dcd8:	add	x1, x29, #0x18
  40dcdc:	bl	4018ac <ferror@plt+0x30c>
  40dce0:	ldr	x8, [x19, #288]
  40dce4:	add	x0, x19, #0x78
  40dce8:	add	x1, sp, #0x8
  40dcec:	ldr	x21, [x8, #48]
  40dcf0:	mov	w8, #0x1                   	// #1
  40dcf4:	str	x8, [sp, #8]
  40dcf8:	stp	x21, xzr, [sp, #16]
  40dcfc:	bl	4018ac <ferror@plt+0x30c>
  40dd00:	mov	x8, #0xffffffffffffffff    	// #-1
  40dd04:	str	x8, [x29, #24]
  40dd08:	ldr	x8, [x19, #288]
  40dd0c:	add	x1, x29, #0x18
  40dd10:	add	x0, x8, #0x28
  40dd14:	bl	4018ac <ferror@plt+0x30c>
  40dd18:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40dd1c:	add	x8, x8, #0x8f0
  40dd20:	ldrb	w9, [x8, #4]
  40dd24:	ldr	w2, [x8]
  40dd28:	mov	w1, #0x21                  	// #33
  40dd2c:	mov	x0, x19
  40dd30:	bfi	x2, x9, #32, #8
  40dd34:	bl	40e138 <ferror@plt+0xcb98>
  40dd38:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dd3c:	ldr	w8, [x19, #32]
  40dd40:	cmp	w8, #0x25
  40dd44:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40dd48:	mov	x0, x19
  40dd4c:	bl	4023b4 <ferror@plt+0xe14>
  40dd50:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dd54:	ldr	x0, [x19, #288]
  40dd58:	mov	w1, #0x44                  	// #68
  40dd5c:	bl	4018b8 <ferror@plt+0x318>
  40dd60:	ldr	x0, [x19, #288]
  40dd64:	mov	x1, x21
  40dd68:	bl	4018e0 <ferror@plt+0x340>
  40dd6c:	mov	w1, #0x30                  	// #48
  40dd70:	mov	x0, x19
  40dd74:	bl	40ee8c <ferror@plt+0xd8ec>
  40dd78:	b	40d80c <ferror@plt+0xc26c>
  40dd7c:	ldr	x0, [x19, #288]
  40dd80:	mov	w1, #0x49                  	// #73
  40dd84:	bl	4018b8 <ferror@plt+0x318>
  40dd88:	b	40dddc <ferror@plt+0xc83c>
  40dd8c:	mov	x0, x19
  40dd90:	bl	4023b4 <ferror@plt+0xe14>
  40dd94:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dd98:	ldr	w23, [x19, #32]
  40dd9c:	mov	x0, x19
  40dda0:	bl	40f550 <ferror@plt+0xdfb0>
  40dda4:	tbz	w0, #0, 40dde8 <ferror@plt+0xc848>
  40dda8:	ldr	x1, [x19, #16]
  40ddac:	mov	w0, #0x1b                  	// #27
  40ddb0:	b	40e130 <ferror@plt+0xcb90>
  40ddb4:	add	x0, x19, #0xa0
  40ddb8:	mov	x1, xzr
  40ddbc:	bl	401bac <ferror@plt+0x60c>
  40ddc0:	ldr	x21, [x0]
  40ddc4:	ldr	x0, [x19, #288]
  40ddc8:	mov	w1, #0x43                  	// #67
  40ddcc:	bl	4018b8 <ferror@plt+0x318>
  40ddd0:	ldr	x0, [x19, #288]
  40ddd4:	mov	x1, x21
  40ddd8:	bl	4018e0 <ferror@plt+0x340>
  40dddc:	mov	x0, x19
  40dde0:	bl	4023b4 <ferror@plt+0xe14>
  40dde4:	b	40d808 <ferror@plt+0xc268>
  40dde8:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40ddec:	add	x8, x8, #0x8eb
  40ddf0:	ldrb	w9, [x8, #4]
  40ddf4:	ldr	w22, [x8]
  40ddf8:	bfi	x22, x9, #32, #8
  40ddfc:	cmp	w23, #0x2c
  40de00:	b.ne	40de18 <ferror@plt+0xc878>  // b.any
  40de04:	mov	w1, #0x40                  	// #64
  40de08:	mov	x0, x19
  40de0c:	bl	40f510 <ferror@plt+0xdf70>
  40de10:	cbz	w0, 40de40 <ferror@plt+0xc8a0>
  40de14:	b	40d934 <ferror@plt+0xc394>
  40de18:	and	x8, x21, #0xffffff0000000000
  40de1c:	orr	x21, x8, x22
  40de20:	mov	w1, #0x20                  	// #32
  40de24:	mov	x0, x19
  40de28:	mov	x2, x21
  40de2c:	bl	40e138 <ferror@plt+0xcb98>
  40de30:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40de34:	ldr	x0, [x19, #288]
  40de38:	mov	w1, #0x40                  	// #64
  40de3c:	bl	4018b8 <ferror@plt+0x318>
  40de40:	ldr	w8, [x19, #32]
  40de44:	mov	x0, x19
  40de48:	cmp	w8, #0x27
  40de4c:	b.ne	40df04 <ferror@plt+0xc964>  // b.any
  40de50:	bl	4023b4 <ferror@plt+0xe14>
  40de54:	ldr	w23, [x19, #32]
  40de58:	cbz	w0, 40ddfc <ferror@plt+0xc85c>
  40de5c:	b	40d934 <ferror@plt+0xc394>
  40de60:	ldr	x8, [x19, #128]
  40de64:	cmp	x22, x8
  40de68:	b.cs	40da4c <ferror@plt+0xc4ac>  // b.hs, b.nlast
  40de6c:	mov	x0, x21
  40de70:	mov	x1, x22
  40de74:	bl	401b54 <ferror@plt+0x5b4>
  40de78:	ldr	x8, [x0]
  40de7c:	cbnz	x8, 40da4c <ferror@plt+0xc4ac>
  40de80:	ldr	x8, [x19, #128]
  40de84:	sub	x22, x22, #0x1
  40de88:	b	40de64 <ferror@plt+0xc8c4>
  40de8c:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40de90:	add	x8, x8, #0x8e1
  40de94:	ldrb	w9, [x8, #4]
  40de98:	ldr	w2, [x8]
  40de9c:	mov	w1, #0x20                  	// #32
  40dea0:	mov	x0, x19
  40dea4:	bfi	x2, x9, #32, #8
  40dea8:	bl	40e178 <ferror@plt+0xcbd8>
  40deac:	cbz	w0, 40ded0 <ferror@plt+0xc930>
  40deb0:	cmp	w0, #0x6
  40deb4:	b.ne	40d934 <ferror@plt+0xc394>  // b.any
  40deb8:	ldr	x0, [x19, #288]
  40debc:	mov	w1, w21
  40dec0:	bl	4018b8 <ferror@plt+0x318>
  40dec4:	mov	x0, x19
  40dec8:	bl	4023b4 <ferror@plt+0xe14>
  40decc:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40ded0:	cmp	w22, #0x24
  40ded4:	b.ne	40dfb0 <ferror@plt+0xca10>  // b.any
  40ded8:	ldr	w8, [x19, #36]
  40dedc:	cmp	w8, #0x25
  40dee0:	b.ne	40dfb0 <ferror@plt+0xca10>  // b.any
  40dee4:	ldr	x0, [x19, #288]
  40dee8:	ldrb	w8, [x0, #216]
  40deec:	cbz	w8, 40dfc4 <ferror@plt+0xca24>
  40def0:	ldr	x1, [x19, #16]
  40def4:	ldr	x2, [x0, #208]
  40def8:	mov	w0, #0x21                  	// #33
  40defc:	bl	40265c <ferror@plt+0x10bc>
  40df00:	b	40d808 <ferror@plt+0xc268>
  40df04:	bl	40f550 <ferror@plt+0xdfb0>
  40df08:	tbnz	w0, #0, 40d80c <ferror@plt+0xc26c>
  40df0c:	b	40e128 <ferror@plt+0xcb88>
  40df10:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40df14:	add	x8, x8, #0x8fa
  40df18:	ldrb	w9, [x8, #4]
  40df1c:	ldr	w2, [x8]
  40df20:	mov	x0, x19
  40df24:	mov	w1, wzr
  40df28:	bfi	x2, x9, #32, #8
  40df2c:	bl	40e138 <ferror@plt+0xcb98>
  40df30:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40df34:	ldr	w8, [x19, #32]
  40df38:	cmp	w8, #0x2a
  40df3c:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40df40:	mov	x0, x19
  40df44:	bl	4023b4 <ferror@plt+0xe14>
  40df48:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40df4c:	ldr	x8, [x19, #288]
  40df50:	add	x1, sp, #0x8
  40df54:	ldr	x9, [x8, #8]
  40df58:	ldr	x21, [x8, #48]
  40df5c:	add	x0, x8, #0x28
  40df60:	str	x9, [sp, #8]
  40df64:	bl	4018ac <ferror@plt+0x30c>
  40df68:	ldr	w8, [x19, #32]
  40df6c:	cmp	w8, #0x2a
  40df70:	b.ne	40dfcc <ferror@plt+0xca2c>  // b.any
  40df74:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40df78:	ldr	x22, [x8, #2224]
  40df7c:	add	x23, x19, #0x28
  40df80:	mov	x0, x22
  40df84:	bl	401270 <strlen@plt>
  40df88:	mov	x1, x0
  40df8c:	mov	x0, x23
  40df90:	mov	x2, x22
  40df94:	bl	401948 <ferror@plt+0x3a8>
  40df98:	mov	x0, x19
  40df9c:	bl	403948 <ferror@plt+0x23a8>
  40dfa0:	ldr	x1, [x19, #16]
  40dfa4:	mov	w0, #0x2b                  	// #43
  40dfa8:	bl	40265c <ferror@plt+0x10bc>
  40dfac:	b	40dfec <ferror@plt+0xca4c>
  40dfb0:	ldr	x1, [x19, #16]
  40dfb4:	mov	w0, #0x27                  	// #39
  40dfb8:	bl	40265c <ferror@plt+0x10bc>
  40dfbc:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dfc0:	ldr	x0, [x19, #288]
  40dfc4:	mov	w1, #0x46                  	// #70
  40dfc8:	b	40dc88 <ferror@plt+0xc6e8>
  40dfcc:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40dfd0:	add	x8, x8, #0x8fa
  40dfd4:	ldrb	w9, [x8, #4]
  40dfd8:	ldr	w2, [x8]
  40dfdc:	mov	w1, #0x21                  	// #33
  40dfe0:	mov	x0, x19
  40dfe4:	bfi	x2, x9, #32, #8
  40dfe8:	bl	40e138 <ferror@plt+0xcb98>
  40dfec:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40dff0:	ldr	w8, [x19, #32]
  40dff4:	cmp	w8, #0x2a
  40dff8:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40dffc:	mov	x0, x19
  40e000:	bl	4023b4 <ferror@plt+0xe14>
  40e004:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40e008:	ldr	x0, [x19, #288]
  40e00c:	mov	w1, #0x44                  	// #68
  40e010:	add	x27, x21, #0x1
  40e014:	add	x23, x21, #0x2
  40e018:	add	x22, x21, #0x3
  40e01c:	bl	4018b8 <ferror@plt+0x318>
  40e020:	ldr	x0, [x19, #288]
  40e024:	mov	x1, x22
  40e028:	bl	4018e0 <ferror@plt+0x340>
  40e02c:	ldr	x0, [x19, #288]
  40e030:	mov	w1, #0x43                  	// #67
  40e034:	bl	4018b8 <ferror@plt+0x318>
  40e038:	ldr	x0, [x19, #288]
  40e03c:	mov	x1, x23
  40e040:	bl	4018e0 <ferror@plt+0x340>
  40e044:	str	x27, [x29, #24]
  40e048:	ldr	x8, [x19, #288]
  40e04c:	add	x1, sp, #0x8
  40e050:	ldr	x9, [x8, #8]
  40e054:	add	x0, x8, #0x28
  40e058:	str	x9, [sp, #8]
  40e05c:	bl	4018ac <ferror@plt+0x30c>
  40e060:	add	x0, x19, #0xa0
  40e064:	add	x1, x29, #0x18
  40e068:	bl	4018ac <ferror@plt+0x30c>
  40e06c:	ldr	w8, [x19, #32]
  40e070:	cmp	w8, #0x25
  40e074:	b.ne	40e088 <ferror@plt+0xcae8>  // b.any
  40e078:	ldr	x1, [x19, #16]
  40e07c:	mov	w0, #0x2b                  	// #43
  40e080:	bl	40265c <ferror@plt+0x10bc>
  40e084:	b	40e0a8 <ferror@plt+0xcb08>
  40e088:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40e08c:	add	x8, x8, #0x8f0
  40e090:	ldrb	w9, [x8, #4]
  40e094:	ldr	w2, [x8]
  40e098:	mov	x0, x19
  40e09c:	mov	w1, wzr
  40e0a0:	bfi	x2, x9, #32, #8
  40e0a4:	bl	40e138 <ferror@plt+0xcb98>
  40e0a8:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40e0ac:	ldr	w8, [x19, #32]
  40e0b0:	cmp	w8, #0x25
  40e0b4:	b.ne	40e128 <ferror@plt+0xcb88>  // b.any
  40e0b8:	ldr	x0, [x19, #288]
  40e0bc:	mov	w1, #0x43                  	// #67
  40e0c0:	bl	4018b8 <ferror@plt+0x318>
  40e0c4:	ldr	x0, [x19, #288]
  40e0c8:	mov	x1, x21
  40e0cc:	bl	4018e0 <ferror@plt+0x340>
  40e0d0:	ldr	x8, [x19, #288]
  40e0d4:	add	x1, sp, #0x8
  40e0d8:	ldr	x9, [x8, #8]
  40e0dc:	add	x0, x8, #0x28
  40e0e0:	str	x9, [sp, #8]
  40e0e4:	bl	4018ac <ferror@plt+0x30c>
  40e0e8:	mov	w8, #0x1                   	// #1
  40e0ec:	add	x0, x19, #0x78
  40e0f0:	add	x1, sp, #0x8
  40e0f4:	stp	x22, xzr, [sp, #16]
  40e0f8:	str	x8, [sp, #8]
  40e0fc:	bl	4018ac <ferror@plt+0x30c>
  40e100:	mov	x8, #0xffffffffffffffff    	// #-1
  40e104:	str	x8, [x29, #24]
  40e108:	ldr	x8, [x19, #288]
  40e10c:	add	x1, x29, #0x18
  40e110:	add	x0, x8, #0x28
  40e114:	bl	4018ac <ferror@plt+0x30c>
  40e118:	mov	x0, x19
  40e11c:	bl	4023b4 <ferror@plt+0xe14>
  40e120:	cbnz	w0, 40d934 <ferror@plt+0xc394>
  40e124:	b	40dd6c <ferror@plt+0xc7cc>
  40e128:	ldr	x1, [x19, #16]
  40e12c:	mov	w0, #0x18                  	// #24
  40e130:	bl	40265c <ferror@plt+0x10bc>
  40e134:	b	40d808 <ferror@plt+0xc268>
  40e138:	stp	x29, x30, [sp, #-32]!
  40e13c:	and	x2, x2, #0xffffffffff
  40e140:	str	x19, [sp, #16]
  40e144:	mov	x29, sp
  40e148:	mov	x19, x0
  40e14c:	bl	40e178 <ferror@plt+0xcbd8>
  40e150:	cmp	w0, #0x6
  40e154:	b.ne	40e16c <ferror@plt+0xcbcc>  // b.any
  40e158:	ldr	x1, [x19, #16]
  40e15c:	ldr	x19, [sp, #16]
  40e160:	mov	w0, #0x1a                  	// #26
  40e164:	ldp	x29, x30, [sp], #32
  40e168:	b	40265c <ferror@plt+0x10bc>
  40e16c:	ldr	x19, [sp, #16]
  40e170:	ldp	x29, x30, [sp], #32
  40e174:	ret
  40e178:	sub	sp, sp, #0xd0
  40e17c:	stp	x29, x30, [sp, #112]
  40e180:	stp	x20, x19, [sp, #192]
  40e184:	add	x29, sp, #0x70
  40e188:	mov	x20, x2
  40e18c:	lsr	x8, x2, #32
  40e190:	mov	w9, #0x3f                  	// #63
  40e194:	stp	x28, x27, [sp, #128]
  40e198:	stp	x26, x25, [sp, #144]
  40e19c:	stp	x24, x23, [sp, #160]
  40e1a0:	stp	x22, x21, [sp, #176]
  40e1a4:	sturb	w8, [x29, #-12]
  40e1a8:	stp	w9, w20, [x29, #-20]
  40e1ac:	ldr	w23, [x0, #32]
  40e1b0:	stur	xzr, [x29, #-32]
  40e1b4:	mov	w26, w1
  40e1b8:	mov	x19, x0
  40e1bc:	stur	w23, [x29, #-24]
  40e1c0:	ldr	x21, [x0, #208]
  40e1c4:	mov	w28, w23
  40e1c8:	sturb	wzr, [x29, #-36]
  40e1cc:	tbnz	w1, #3, 40e1f4 <ferror@plt+0xcc54>
  40e1d0:	cmp	w23, #0x22
  40e1d4:	b.ne	40e1f0 <ferror@plt+0xcc50>  // b.any
  40e1d8:	mov	x0, x19
  40e1dc:	bl	4023b4 <ferror@plt+0xe14>
  40e1e0:	cbnz	w0, 40eb8c <ferror@plt+0xd5ec>
  40e1e4:	ldr	w28, [x19, #32]
  40e1e8:	cmp	w28, #0x22
  40e1ec:	b.eq	40e1d8 <ferror@plt+0xcc38>  // b.none
  40e1f0:	stur	w28, [x29, #-24]
  40e1f4:	adrp	x8, 427000 <ferror@plt+0x25a60>
  40e1f8:	ldr	x8, [x8, #584]
  40e1fc:	add	x22, x19, #0xc8
  40e200:	and	x27, x26, #0xff
  40e204:	ldr	w10, [x8, #1128]
  40e208:	ldr	w9, [x8, #1132]
  40e20c:	add	x8, x8, #0x468
  40e210:	cmp	w10, w9
  40e214:	b.ne	40eb70 <ferror@plt+0xd5d0>  // b.any
  40e218:	adrp	x11, 413000 <ferror@plt+0x11a60>
  40e21c:	ubfx	x9, x28, #3, #5
  40e220:	add	x11, x11, #0x8b8
  40e224:	ldrb	w9, [x11, x9]
  40e228:	mvn	w11, w28
  40e22c:	tst	x27, #0x8
  40e230:	and	w11, w11, #0x7
  40e234:	lsr	w9, w9, w11
  40e238:	cset	w11, eq  // eq = none
  40e23c:	stur	w11, [x29, #-52]
  40e240:	tbz	w9, #0, 40eb7c <ferror@plt+0xd5dc>
  40e244:	add	x10, x19, #0x10
  40e248:	adrp	x9, 413000 <ferror@plt+0x11a60>
  40e24c:	stur	x10, [x29, #-48]
  40e250:	and	w10, w26, #0xfffffffb
  40e254:	add	x9, x9, #0x8f0
  40e258:	str	w10, [sp, #28]
  40e25c:	orr	w10, w26, #0x4
  40e260:	str	w10, [sp, #4]
  40e264:	ldrb	w10, [x9, #4]
  40e268:	ldr	w9, [x9]
  40e26c:	mov	w8, #0xffffffdc            	// #-36
  40e270:	and	w8, w26, w8
  40e274:	str	w8, [sp, #12]
  40e278:	orr	w8, w8, #0x20
  40e27c:	bfi	x9, x10, #32, #8
  40e280:	stp	x20, x27, [sp, #32]
  40e284:	stp	w23, wzr, [sp, #52]
  40e288:	mov	w25, wzr
  40e28c:	mov	w23, wzr
  40e290:	mov	w20, wzr
  40e294:	mov	w24, wzr
  40e298:	str	w8, [sp, #8]
  40e29c:	str	x9, [sp, #16]
  40e2a0:	mov	w26, #0x1                   	// #1
  40e2a4:	sub	w8, w28, #0x2
  40e2a8:	cmp	w8, #0x43
  40e2ac:	mov	w27, wzr
  40e2b0:	b.hi	40e368 <ferror@plt+0xcdc8>  // b.pmore
  40e2b4:	adrp	x11, 414000 <ferror@plt+0x12a60>
  40e2b8:	add	x11, x11, #0x4cc
  40e2bc:	adr	x9, 40e2cc <ferror@plt+0xcd2c>
  40e2c0:	ldrh	w10, [x11, x8, lsl #1]
  40e2c4:	add	x9, x9, x10, lsl #2
  40e2c8:	br	x9
  40e2cc:	ldur	w8, [x29, #-20]
  40e2d0:	cmp	w8, #0x31
  40e2d4:	b.eq	40e388 <ferror@plt+0xcde8>  // b.none
  40e2d8:	sub	w8, w8, #0x2f
  40e2dc:	cmp	w8, #0x8
  40e2e0:	b.cs	40e388 <ferror@plt+0xcde8>  // b.hs, b.nlast
  40e2e4:	orr	w8, w28, #0x1
  40e2e8:	cmp	w8, #0x5
  40e2ec:	b.ne	40e308 <ferror@plt+0xcd68>  // b.any
  40e2f0:	tbnz	w26, #0, 40e320 <ferror@plt+0xcd80>
  40e2f4:	ldr	w8, [x19, #36]
  40e2f8:	and	w8, w8, #0xfffffffe
  40e2fc:	cmp	w8, #0x4
  40e300:	b.eq	40e320 <ferror@plt+0xcd80>  // b.none
  40e304:	b	40ec98 <ferror@plt+0xd6f8>
  40e308:	ldur	w8, [x29, #-20]
  40e30c:	sub	w8, w8, #0x2
  40e310:	cmp	w8, #0x3
  40e314:	cset	w8, hi  // hi = pmore
  40e318:	bic	w8, w8, w26
  40e31c:	tbz	w8, #0, 40ec98 <ferror@plt+0xd6f8>
  40e320:	sub	w8, w28, #0x10
  40e324:	cmp	w8, #0x6
  40e328:	sub	x3, x29, #0x20
  40e32c:	mov	x0, x19
  40e330:	mov	w1, w28
  40e334:	mov	x2, x21
  40e338:	cinc	w25, w25, cc  // cc = lo, ul, last
  40e33c:	stur	w28, [x29, #-20]
  40e340:	bl	40f648 <ferror@plt+0xe0a8>
  40e344:	ldur	w8, [x29, #-24]
  40e348:	mov	w27, wzr
  40e34c:	mov	w23, wzr
  40e350:	mov	w24, wzr
  40e354:	orr	w8, w8, #0x1
  40e358:	cmp	w8, #0x5
  40e35c:	sturb	wzr, [x29, #-36]
  40e360:	cset	w26, ne  // ne = any
  40e364:	mov	w20, #0x1                   	// #1
  40e368:	mov	w8, wzr
  40e36c:	cbnz	w27, 40e5e0 <ferror@plt+0xd040>
  40e370:	tbz	w20, #0, 40e5e0 <ferror@plt+0xd040>
  40e374:	mov	x0, x19
  40e378:	bl	4023b4 <ferror@plt+0xe14>
  40e37c:	mov	w27, w0
  40e380:	mov	w8, wzr
  40e384:	b	40e5e0 <ferror@plt+0xd040>
  40e388:	ldur	x8, [x29, #-48]
  40e38c:	mov	w0, #0x1d                  	// #29
  40e390:	ldr	x1, [x8]
  40e394:	bl	40265c <ferror@plt+0x10bc>
  40e398:	mov	w27, w0
  40e39c:	b	40e368 <ferror@plt+0xcdc8>
  40e3a0:	tbnz	w26, #0, 40e3d4 <ferror@plt+0xce34>
  40e3a4:	tbnz	w23, #0, 40ec98 <ferror@plt+0xd6f8>
  40e3a8:	ldur	w8, [x29, #-20]
  40e3ac:	sub	w9, w8, #0x2e
  40e3b0:	cmp	w9, #0x11
  40e3b4:	b.cc	40ec98 <ferror@plt+0xd6f8>  // b.lo, b.ul, b.last
  40e3b8:	cmp	w8, #0x6
  40e3bc:	b.hi	40e3d4 <ferror@plt+0xce34>  // b.pmore
  40e3c0:	mov	w9, #0x1                   	// #1
  40e3c4:	lsl	w8, w9, w8
  40e3c8:	mov	w9, #0x43                  	// #67
  40e3cc:	tst	w8, w9
  40e3d0:	b.ne	40ec98 <ferror@plt+0xd6f8>  // b.any
  40e3d4:	ldur	w9, [x29, #-52]
  40e3d8:	cmp	w28, #0x42
  40e3dc:	cset	w8, ne  // ne = any
  40e3e0:	orr	w8, w8, w9
  40e3e4:	tbz	w8, #0, 40edac <ferror@plt+0xd80c>
  40e3e8:	sub	w28, w28, #0x7
  40e3ec:	mov	x0, x19
  40e3f0:	stur	w28, [x29, #-20]
  40e3f4:	bl	4023b4 <ferror@plt+0xe14>
  40e3f8:	mov	w27, w0
  40e3fc:	cbnz	w0, 40e5bc <ferror@plt+0xd01c>
  40e400:	ldr	w8, [x19, #32]
  40e404:	cmp	w8, #0x24
  40e408:	b.ne	40e5a8 <ferror@plt+0xd008>  // b.any
  40e40c:	mov	x0, x19
  40e410:	bl	4023b4 <ferror@plt+0xe14>
  40e414:	mov	w27, w0
  40e418:	cbnz	w0, 40e5bc <ferror@plt+0xd01c>
  40e41c:	ldr	w8, [x19, #32]
  40e420:	cmp	w8, #0x25
  40e424:	b.ne	40e5a8 <ferror@plt+0xd008>  // b.any
  40e428:	ldr	x0, [x19, #288]
  40e42c:	mov	w1, w28
  40e430:	b	40e540 <ferror@plt+0xcfa0>
  40e434:	tbnz	w26, #0, 40e468 <ferror@plt+0xcec8>
  40e438:	tbnz	w23, #0, 40ec98 <ferror@plt+0xd6f8>
  40e43c:	ldur	w8, [x29, #-20]
  40e440:	sub	w9, w8, #0x2e
  40e444:	cmp	w9, #0x11
  40e448:	b.cc	40ec98 <ferror@plt+0xd6f8>  // b.lo, b.ul, b.last
  40e44c:	cmp	w8, #0x6
  40e450:	b.hi	40e468 <ferror@plt+0xcec8>  // b.pmore
  40e454:	mov	w9, #0x1                   	// #1
  40e458:	lsl	w8, w9, w8
  40e45c:	mov	w9, #0x43                  	// #67
  40e460:	tst	w8, w9
  40e464:	b.ne	40ec98 <ferror@plt+0xd6f8>  // b.any
  40e468:	sub	w1, w28, #0x6
  40e46c:	stur	w1, [x29, #-20]
  40e470:	ldr	x0, [x19, #288]
  40e474:	bl	4018b8 <ferror@plt+0x318>
  40e478:	ldur	x8, [x29, #-32]
  40e47c:	mov	w20, #0x1                   	// #1
  40e480:	mov	w27, wzr
  40e484:	mov	w23, wzr
  40e488:	add	x8, x8, #0x1
  40e48c:	mov	w26, wzr
  40e490:	sturb	w20, [x29, #-36]
  40e494:	stur	x8, [x29, #-32]
  40e498:	b	40e368 <ferror@plt+0xcdc8>
  40e49c:	tbnz	w26, #0, 40e4d0 <ferror@plt+0xcf30>
  40e4a0:	tbnz	w23, #0, 40ec98 <ferror@plt+0xd6f8>
  40e4a4:	ldur	w8, [x29, #-20]
  40e4a8:	sub	w9, w8, #0x2e
  40e4ac:	cmp	w9, #0x11
  40e4b0:	b.cc	40ec98 <ferror@plt+0xd6f8>  // b.lo, b.ul, b.last
  40e4b4:	cmp	w8, #0x6
  40e4b8:	b.hi	40e4d0 <ferror@plt+0xcf30>  // b.pmore
  40e4bc:	mov	w9, #0x1                   	// #1
  40e4c0:	lsl	w8, w9, w8
  40e4c4:	mov	w9, #0x43                  	// #67
  40e4c8:	tst	w8, w9
  40e4cc:	b.ne	40ec98 <ferror@plt+0xd6f8>  // b.any
  40e4d0:	mov	x0, x19
  40e4d4:	bl	4023b4 <ferror@plt+0xe14>
  40e4d8:	mov	w27, w0
  40e4dc:	cbnz	w0, 40e5bc <ferror@plt+0xd01c>
  40e4e0:	ldr	w8, [x19, #32]
  40e4e4:	cmp	w8, #0x24
  40e4e8:	b.ne	40e5a8 <ferror@plt+0xd008>  // b.any
  40e4ec:	mov	x0, x19
  40e4f0:	bl	4023b4 <ferror@plt+0xe14>
  40e4f4:	mov	w27, w0
  40e4f8:	cbnz	w0, 40e5bc <ferror@plt+0xd01c>
  40e4fc:	cmp	w28, #0x3d
  40e500:	mov	w8, #0x20                  	// #32
  40e504:	mov	w9, #0x30                  	// #48
  40e508:	csel	w8, w9, w8, eq  // eq = none
  40e50c:	ldr	w9, [sp, #12]
  40e510:	ldr	x2, [sp, #16]
  40e514:	mov	x0, x19
  40e518:	orr	w1, w8, w9
  40e51c:	bl	40e138 <ferror@plt+0xcb98>
  40e520:	mov	w27, w0
  40e524:	cbnz	w0, 40e5bc <ferror@plt+0xd01c>
  40e528:	ldr	w8, [x19, #32]
  40e52c:	cmp	w8, #0x25
  40e530:	b.ne	40e5a8 <ferror@plt+0xd008>  // b.any
  40e534:	sub	w1, w28, #0x6
  40e538:	stur	w1, [x29, #-20]
  40e53c:	ldr	x0, [x19, #288]
  40e540:	bl	4018b8 <ferror@plt+0x318>
  40e544:	mov	x0, x19
  40e548:	bl	4023b4 <ferror@plt+0xe14>
  40e54c:	b	40e5b8 <ferror@plt+0xd018>
  40e550:	tbnz	w24, #0, 40ee50 <ferror@plt+0xd8b0>
  40e554:	ldr	w9, [x19, #36]
  40e558:	ldur	w8, [x29, #-20]
  40e55c:	cmp	w9, #0x25
  40e560:	b.hi	40e93c <ferror@plt+0xd39c>  // b.pmore
  40e564:	mov	w10, #0x1                   	// #1
  40e568:	lsl	x9, x10, x9
  40e56c:	mov	x10, #0xc                   	// #12
  40e570:	movk	x10, #0x20, lsl #32
  40e574:	tst	x9, x10
  40e578:	b.eq	40e93c <ferror@plt+0xd39c>  // b.none
  40e57c:	ldur	x8, [x29, #-48]
  40e580:	mov	w0, #0x1d                  	// #29
  40e584:	ldr	x1, [x8]
  40e588:	bl	40265c <ferror@plt+0x10bc>
  40e58c:	mov	w27, w0
  40e590:	mov	w26, wzr
  40e594:	mov	w20, wzr
  40e598:	mov	w8, wzr
  40e59c:	mov	w23, wzr
  40e5a0:	mov	w24, #0x1                   	// #1
  40e5a4:	b	40e5e0 <ferror@plt+0xd040>
  40e5a8:	ldur	x8, [x29, #-48]
  40e5ac:	mov	w0, #0x18                  	// #24
  40e5b0:	ldr	x1, [x8]
  40e5b4:	bl	40265c <ferror@plt+0x10bc>
  40e5b8:	mov	w27, w0
  40e5bc:	ldur	x9, [x29, #-32]
  40e5c0:	mov	w24, wzr
  40e5c4:	mov	w26, wzr
  40e5c8:	mov	w20, wzr
  40e5cc:	mov	w8, wzr
  40e5d0:	mov	w23, wzr
  40e5d4:	sturb	wzr, [x29, #-36]
  40e5d8:	add	x9, x9, #0x1
  40e5dc:	stur	x9, [x29, #-32]
  40e5e0:	ldr	w28, [x19, #32]
  40e5e4:	adrp	x9, 427000 <ferror@plt+0x25a60>
  40e5e8:	ldr	x10, [x9, #584]
  40e5ec:	stur	w28, [x29, #-24]
  40e5f0:	ldr	w11, [x10, #1128]
  40e5f4:	ldr	w9, [x10, #1132]
  40e5f8:	tbnz	w8, #0, 40eb9c <ferror@plt+0xd5fc>
  40e5fc:	cbnz	w27, 40eb9c <ferror@plt+0xd5fc>
  40e600:	cmp	w11, w9
  40e604:	b.ne	40eb9c <ferror@plt+0xd5fc>  // b.any
  40e608:	adrp	x9, 413000 <ferror@plt+0x11a60>
  40e60c:	ubfx	x8, x28, #3, #5
  40e610:	add	x9, x9, #0x8b8
  40e614:	ldrb	w8, [x9, x8]
  40e618:	mvn	w9, w28
  40e61c:	and	w9, w9, #0x7
  40e620:	lsr	w8, w8, w9
  40e624:	tbnz	w8, #0, 40e2a4 <ferror@plt+0xcd04>
  40e628:	b	40ebac <ferror@plt+0xd60c>
  40e62c:	tbnz	w26, #0, 40ee5c <ferror@plt+0xd8bc>
  40e630:	tbnz	w23, #0, 40e660 <ferror@plt+0xd0c0>
  40e634:	ldur	w8, [x29, #-20]
  40e638:	sub	w9, w8, #0x2e
  40e63c:	cmp	w9, #0x11
  40e640:	b.cc	40e660 <ferror@plt+0xd0c0>  // b.lo, b.ul, b.last
  40e644:	cmp	w8, #0x6
  40e648:	b.hi	40ee5c <ferror@plt+0xd8bc>  // b.pmore
  40e64c:	mov	w9, #0x1                   	// #1
  40e650:	lsl	w8, w9, w8
  40e654:	mov	w9, #0x43                  	// #67
  40e658:	tst	w8, w9
  40e65c:	b.eq	40ee5c <ferror@plt+0xd8bc>  // b.none
  40e660:	ldr	x0, [x19, #288]
  40e664:	mov	w1, #0x6                   	// #6
  40e668:	bl	4018b8 <ferror@plt+0x318>
  40e66c:	mov	w27, wzr
  40e670:	mov	w23, wzr
  40e674:	mov	w26, wzr
  40e678:	sturb	wzr, [x29, #-36]
  40e67c:	b	40e364 <ferror@plt+0xcdc4>
  40e680:	mov	x0, x19
  40e684:	bl	4023b4 <ferror@plt+0xe14>
  40e688:	mov	w27, w0
  40e68c:	cbnz	w0, 40ead4 <ferror@plt+0xd534>
  40e690:	tst	w26, #0x1
  40e694:	mov	w8, #0xc                   	// #12
  40e698:	mov	w10, #0x4                   	// #4
  40e69c:	orr	w9, w23, w26
  40e6a0:	csel	w8, w10, w8, ne  // ne = any
  40e6a4:	tbz	w9, #0, 40e9f8 <ferror@plt+0xd458>
  40e6a8:	stur	w8, [x29, #-4]
  40e6ac:	stur	w8, [x29, #-20]
  40e6b0:	tbz	w26, #0, 40ea30 <ferror@plt+0xd490>
  40e6b4:	b	40eac8 <ferror@plt+0xd528>
  40e6b8:	tbnz	w26, #0, 40e6ec <ferror@plt+0xd14c>
  40e6bc:	tbnz	w23, #0, 40ec98 <ferror@plt+0xd6f8>
  40e6c0:	ldur	w8, [x29, #-20]
  40e6c4:	sub	w9, w8, #0x2e
  40e6c8:	cmp	w9, #0x11
  40e6cc:	b.cc	40ec98 <ferror@plt+0xd6f8>  // b.lo, b.ul, b.last
  40e6d0:	cmp	w8, #0x6
  40e6d4:	b.hi	40e6ec <ferror@plt+0xd14c>  // b.pmore
  40e6d8:	mov	w9, #0x1                   	// #1
  40e6dc:	lsl	w8, w9, w8
  40e6e0:	mov	w9, #0x43                  	// #67
  40e6e4:	tst	w8, w9
  40e6e8:	b.ne	40ec98 <ferror@plt+0xd6f8>  // b.any
  40e6ec:	ldr	w8, [sp, #56]
  40e6f0:	sub	x1, x29, #0x18
  40e6f4:	mov	x0, x22
  40e6f8:	sturb	wzr, [x29, #-36]
  40e6fc:	add	w8, w8, #0x1
  40e700:	str	w8, [sp, #56]
  40e704:	bl	4018ac <ferror@plt+0x30c>
  40e708:	mov	w27, wzr
  40e70c:	mov	w23, wzr
  40e710:	mov	w24, wzr
  40e714:	b	40e364 <ferror@plt+0xcdc4>
  40e718:	ldr	w8, [x19, #36]
  40e71c:	cmp	w8, #0x24
  40e720:	b.eq	40ee6c <ferror@plt+0xd8cc>  // b.none
  40e724:	tbnz	w26, #0, 40ec98 <ferror@plt+0xd6f8>
  40e728:	ldur	w8, [x29, #-20]
  40e72c:	sub	w8, w8, #0x2
  40e730:	cmp	w8, #0x3
  40e734:	b.ls	40ec98 <ferror@plt+0xd6f8>  // b.plast
  40e738:	ldr	w8, [sp, #56]
  40e73c:	cbz	w8, 40e990 <ferror@plt+0xd3f0>
  40e740:	sub	w8, w8, #0x1
  40e744:	str	w8, [sp, #56]
  40e748:	mov	x0, x22
  40e74c:	mov	x1, xzr
  40e750:	bl	401bac <ferror@plt+0x60c>
  40e754:	ldr	w27, [x0]
  40e758:	cmp	w27, #0x24
  40e75c:	b.eq	40e910 <ferror@plt+0xd370>  // b.none
  40e760:	ldr	x0, [x19, #288]
  40e764:	mov	w1, w27
  40e768:	bl	4018b8 <ferror@plt+0x318>
  40e76c:	mov	w1, #0x1                   	// #1
  40e770:	mov	x0, x22
  40e774:	bl	401750 <ferror@plt+0x1b0>
  40e778:	ldur	x8, [x29, #-32]
  40e77c:	orr	w9, w27, #0x1
  40e780:	cmp	w9, #0x5
  40e784:	cset	w9, ne  // ne = any
  40e788:	sub	x8, x8, x9
  40e78c:	stur	x8, [x29, #-32]
  40e790:	b	40e748 <ferror@plt+0xd1a8>
  40e794:	tbnz	w26, #0, 40e7c8 <ferror@plt+0xd228>
  40e798:	tbnz	w23, #0, 40ec98 <ferror@plt+0xd6f8>
  40e79c:	ldur	w8, [x29, #-20]
  40e7a0:	sub	w9, w8, #0x2e
  40e7a4:	cmp	w9, #0x11
  40e7a8:	b.cc	40ec98 <ferror@plt+0xd6f8>  // b.lo, b.ul, b.last
  40e7ac:	cmp	w8, #0x6
  40e7b0:	b.hi	40e7c8 <ferror@plt+0xd228>  // b.pmore
  40e7b4:	mov	w9, #0x1                   	// #1
  40e7b8:	lsl	w8, w9, w8
  40e7bc:	mov	w9, #0x43                  	// #67
  40e7c0:	tst	w8, w9
  40e7c4:	b.ne	40ec98 <ferror@plt+0xd6f8>  // b.any
  40e7c8:	ldr	w3, [sp, #28]
  40e7cc:	sub	x1, x29, #0x14
  40e7d0:	sub	x2, x29, #0x24
  40e7d4:	mov	x0, x19
  40e7d8:	bl	40f73c <ferror@plt+0xe19c>
  40e7dc:	ldur	w9, [x29, #-20]
  40e7e0:	ldur	x10, [x29, #-32]
  40e7e4:	mov	w27, w0
  40e7e8:	mov	w26, wzr
  40e7ec:	cmp	w9, #0x45
  40e7f0:	add	x9, x10, #0x1
  40e7f4:	mov	w20, wzr
  40e7f8:	mov	w8, wzr
  40e7fc:	cset	w23, eq  // eq = none
  40e800:	b	40e5dc <ferror@plt+0xd03c>
  40e804:	tbnz	w26, #0, 40e838 <ferror@plt+0xd298>
  40e808:	tbnz	w23, #0, 40ec98 <ferror@plt+0xd6f8>
  40e80c:	ldur	w8, [x29, #-20]
  40e810:	sub	w9, w8, #0x2e
  40e814:	cmp	w9, #0x11
  40e818:	b.cc	40ec98 <ferror@plt+0xd6f8>  // b.lo, b.ul, b.last
  40e81c:	cmp	w8, #0x6
  40e820:	b.hi	40e838 <ferror@plt+0xd298>  // b.pmore
  40e824:	mov	w9, #0x1                   	// #1
  40e828:	lsl	w8, w9, w8
  40e82c:	mov	w9, #0x43                  	// #67
  40e830:	tst	w8, w9
  40e834:	b.ne	40ec98 <ferror@plt+0xd6f8>  // b.any
  40e838:	mov	x0, x19
  40e83c:	bl	403948 <ferror@plt+0x23a8>
  40e840:	ldur	x8, [x29, #-32]
  40e844:	mov	w9, #0x2e                  	// #46
  40e848:	mov	w27, wzr
  40e84c:	mov	w23, wzr
  40e850:	add	x8, x8, #0x1
  40e854:	mov	w26, wzr
  40e858:	stur	w9, [x29, #-20]
  40e85c:	sturb	wzr, [x29, #-36]
  40e860:	stur	x8, [x29, #-32]
  40e864:	b	40e364 <ferror@plt+0xcdc4>
  40e868:	tbnz	w26, #0, 40e89c <ferror@plt+0xd2fc>
  40e86c:	tbnz	w23, #0, 40ec98 <ferror@plt+0xd6f8>
  40e870:	ldur	w8, [x29, #-20]
  40e874:	sub	w9, w8, #0x2e
  40e878:	cmp	w9, #0x11
  40e87c:	b.cc	40ec98 <ferror@plt+0xd6f8>  // b.lo, b.ul, b.last
  40e880:	cmp	w8, #0x6
  40e884:	b.hi	40e89c <ferror@plt+0xd2fc>  // b.pmore
  40e888:	mov	w9, #0x1                   	// #1
  40e88c:	lsl	w8, w9, w8
  40e890:	mov	w9, #0x43                  	// #67
  40e894:	tst	w8, w9
  40e898:	b.ne	40ec98 <ferror@plt+0xd6f8>  // b.any
  40e89c:	mov	x0, x19
  40e8a0:	bl	4023b4 <ferror@plt+0xe14>
  40e8a4:	mov	w27, w0
  40e8a8:	cbnz	w0, 40ea68 <ferror@plt+0xd4c8>
  40e8ac:	ldr	w8, [x19, #32]
  40e8b0:	cmp	w8, #0x24
  40e8b4:	b.ne	40ea48 <ferror@plt+0xd4a8>  // b.any
  40e8b8:	mov	w8, #0x38                  	// #56
  40e8bc:	mov	x0, x19
  40e8c0:	stur	w8, [x29, #-20]
  40e8c4:	sturb	wzr, [x29, #-36]
  40e8c8:	bl	4023b4 <ferror@plt+0xe14>
  40e8cc:	mov	w27, w0
  40e8d0:	cbnz	w0, 40ea68 <ferror@plt+0xd4c8>
  40e8d4:	ldr	w1, [sp, #8]
  40e8d8:	ldr	x2, [sp, #16]
  40e8dc:	mov	x0, x19
  40e8e0:	bl	40e138 <ferror@plt+0xcb98>
  40e8e4:	mov	w27, w0
  40e8e8:	cbnz	w0, 40ea68 <ferror@plt+0xd4c8>
  40e8ec:	ldr	w8, [x19, #32]
  40e8f0:	cmp	w8, #0x25
  40e8f4:	b.ne	40eb30 <ferror@plt+0xd590>  // b.any
  40e8f8:	ldr	x0, [x19, #288]
  40e8fc:	mov	w1, #0x38                  	// #56
  40e900:	bl	4018b8 <ferror@plt+0x318>
  40e904:	mov	x0, x19
  40e908:	bl	4023b4 <ferror@plt+0xe14>
  40e90c:	b	40eb40 <ferror@plt+0xd5a0>
  40e910:	mov	w1, #0x1                   	// #1
  40e914:	mov	x0, x22
  40e918:	mov	w23, #0x1                   	// #1
  40e91c:	bl	401750 <ferror@plt+0x1b0>
  40e920:	mov	x0, x19
  40e924:	bl	4023b4 <ferror@plt+0xe14>
  40e928:	mov	w27, w0
  40e92c:	mov	w24, wzr
  40e930:	mov	w26, wzr
  40e934:	mov	w20, wzr
  40e938:	b	40e380 <ferror@plt+0xcde0>
  40e93c:	cmp	w8, #0x31
  40e940:	b.eq	40e9a8 <ferror@plt+0xd408>  // b.none
  40e944:	sub	w8, w8, #0x2f
  40e948:	cmp	w8, #0x7
  40e94c:	b.hi	40e9a8 <ferror@plt+0xd408>  // b.pmore
  40e950:	ldurb	w8, [x29, #-36]
  40e954:	cbz	w8, 40e57c <ferror@plt+0xcfdc>
  40e958:	cmp	w28, #0x2
  40e95c:	cset	w1, ne  // ne = any
  40e960:	stur	w1, [x29, #-20]
  40e964:	ldr	x0, [x19, #288]
  40e968:	bl	4018b8 <ferror@plt+0x318>
  40e96c:	mov	x0, x19
  40e970:	bl	4023b4 <ferror@plt+0xe14>
  40e974:	mov	w27, w0
  40e978:	mov	w26, wzr
  40e97c:	mov	w20, wzr
  40e980:	mov	w8, wzr
  40e984:	mov	w23, wzr
  40e988:	sturb	wzr, [x29, #-36]
  40e98c:	b	40e5a0 <ferror@plt+0xd000>
  40e990:	mov	w26, wzr
  40e994:	mov	w20, wzr
  40e998:	str	wzr, [sp, #56]
  40e99c:	mov	w27, wzr
  40e9a0:	mov	w8, #0x1                   	// #1
  40e9a4:	b	40e5e0 <ferror@plt+0xd040>
  40e9a8:	cmp	w28, #0x2
  40e9ac:	mov	w8, #0x2                   	// #2
  40e9b0:	cinc	w28, w8, ne  // ne = any
  40e9b4:	mov	x0, x19
  40e9b8:	stur	w28, [x29, #-20]
  40e9bc:	bl	4023b4 <ferror@plt+0xe14>
  40e9c0:	cbnz	w0, 40e58c <ferror@plt+0xcfec>
  40e9c4:	ldur	x9, [x29, #-32]
  40e9c8:	ldr	w8, [x19, #32]
  40e9cc:	add	x9, x9, #0x1
  40e9d0:	cmp	w8, #0x2d
  40e9d4:	stur	x9, [x29, #-32]
  40e9d8:	b.ne	40ea80 <ferror@plt+0xd4e0>  // b.any
  40e9dc:	ldr	w3, [sp, #4]
  40e9e0:	sub	x1, x29, #0x14
  40e9e4:	sub	x2, x29, #0x24
  40e9e8:	mov	x0, x19
  40e9ec:	bl	40f73c <ferror@plt+0xe19c>
  40e9f0:	mov	w27, w0
  40e9f4:	b	40eaa8 <ferror@plt+0xd508>
  40e9f8:	ldur	w8, [x29, #-20]
  40e9fc:	sub	w9, w8, #0x2e
  40ea00:	cmp	w9, #0x11
  40ea04:	b.cc	40ea24 <ferror@plt+0xd484>  // b.lo, b.ul, b.last
  40ea08:	cmp	w8, #0x6
  40ea0c:	b.hi	40eabc <ferror@plt+0xd51c>  // b.pmore
  40ea10:	mov	w9, #0x1                   	// #1
  40ea14:	lsl	w8, w9, w8
  40ea18:	mov	w9, #0x43                  	// #67
  40ea1c:	tst	w8, w9
  40ea20:	b.eq	40eabc <ferror@plt+0xd51c>  // b.none
  40ea24:	mov	w8, #0xc                   	// #12
  40ea28:	stur	w8, [x29, #-4]
  40ea2c:	stur	w8, [x29, #-20]
  40ea30:	sub	x3, x29, #0x20
  40ea34:	mov	w1, #0xc                   	// #12
  40ea38:	mov	x0, x19
  40ea3c:	mov	x2, x21
  40ea40:	bl	40f648 <ferror@plt+0xe0a8>
  40ea44:	b	40ead4 <ferror@plt+0xd534>
  40ea48:	mov	w8, #0x36                  	// #54
  40ea4c:	stur	w8, [x29, #-20]
  40ea50:	mov	w8, #0x1                   	// #1
  40ea54:	sturb	w8, [x29, #-36]
  40ea58:	ldr	x0, [x19, #288]
  40ea5c:	mov	w1, #0x36                  	// #54
  40ea60:	bl	4018b8 <ferror@plt+0x318>
  40ea64:	mov	w27, wzr
  40ea68:	ldur	x9, [x29, #-32]
  40ea6c:	mov	w26, wzr
  40ea70:	mov	w20, wzr
  40ea74:	mov	w8, wzr
  40ea78:	mov	w23, wzr
  40ea7c:	b	40e5d8 <ferror@plt+0xd038>
  40ea80:	sub	w9, w8, #0x39
  40ea84:	cmp	w9, #0x2
  40ea88:	b.hi	40eafc <ferror@plt+0xd55c>  // b.pmore
  40ea8c:	ldr	x0, [x19, #288]
  40ea90:	sub	w1, w8, #0x6
  40ea94:	bl	4018b8 <ferror@plt+0x318>
  40ea98:	mov	x0, x19
  40ea9c:	bl	4023b4 <ferror@plt+0xe14>
  40eaa0:	mov	w27, w0
  40eaa4:	sturb	wzr, [x29, #-36]
  40eaa8:	cbnz	w27, 40e590 <ferror@plt+0xcff0>
  40eaac:	ldr	x0, [x19, #288]
  40eab0:	mov	w1, w28
  40eab4:	bl	4018b8 <ferror@plt+0x318>
  40eab8:	b	40e590 <ferror@plt+0xcff0>
  40eabc:	mov	w8, #0x4                   	// #4
  40eac0:	stur	w8, [x29, #-4]
  40eac4:	stur	w8, [x29, #-20]
  40eac8:	sub	x1, x29, #0x4
  40eacc:	mov	x0, x22
  40ead0:	bl	4018ac <ferror@plt+0x30c>
  40ead4:	ldur	w9, [x29, #-20]
  40ead8:	mov	w20, wzr
  40eadc:	mov	w8, wzr
  40eae0:	mov	w23, wzr
  40eae4:	cmp	w9, #0xc
  40eae8:	cset	w9, ne  // ne = any
  40eaec:	sturb	wzr, [x29, #-36]
  40eaf0:	cset	w26, eq  // eq = none
  40eaf4:	and	w24, w24, w9
  40eaf8:	b	40e5e0 <ferror@plt+0xd040>
  40eafc:	cmp	w8, #0x3c
  40eb00:	b.ne	40eb48 <ferror@plt+0xd5a8>  // b.any
  40eb04:	mov	x0, x19
  40eb08:	bl	4023b4 <ferror@plt+0xe14>
  40eb0c:	cbnz	w0, 40e58c <ferror@plt+0xcfec>
  40eb10:	ldr	w8, [x19, #32]
  40eb14:	cmp	w8, #0x24
  40eb18:	b.ne	40eb5c <ferror@plt+0xd5bc>  // b.any
  40eb1c:	ldur	x8, [x29, #-48]
  40eb20:	mov	w0, #0x18                  	// #24
  40eb24:	ldr	x1, [x8]
  40eb28:	bl	40265c <ferror@plt+0x10bc>
  40eb2c:	b	40eaa0 <ferror@plt+0xd500>
  40eb30:	ldur	x8, [x29, #-48]
  40eb34:	mov	w0, #0x18                  	// #24
  40eb38:	ldr	x1, [x8]
  40eb3c:	bl	40265c <ferror@plt+0x10bc>
  40eb40:	mov	w27, w0
  40eb44:	b	40ea68 <ferror@plt+0xd4c8>
  40eb48:	ldur	x8, [x29, #-48]
  40eb4c:	mov	w0, #0x18                  	// #24
  40eb50:	ldr	x1, [x8]
  40eb54:	bl	40265c <ferror@plt+0x10bc>
  40eb58:	b	40e9f0 <ferror@plt+0xd450>
  40eb5c:	ldr	x0, [x19, #288]
  40eb60:	mov	w1, #0x36                  	// #54
  40eb64:	bl	4018b8 <ferror@plt+0x318>
  40eb68:	mov	w27, wzr
  40eb6c:	b	40eaa4 <ferror@plt+0xd504>
  40eb70:	mov	w24, wzr
  40eb74:	mov	w25, wzr
  40eb78:	b	40ebbc <ferror@plt+0xd61c>
  40eb7c:	mov	w24, wzr
  40eb80:	mov	w25, wzr
  40eb84:	mov	w9, w10
  40eb88:	b	40ebbc <ferror@plt+0xd61c>
  40eb8c:	mov	w27, w0
  40eb90:	mov	w8, #0x22                  	// #34
  40eb94:	stur	w8, [x29, #-24]
  40eb98:	b	40ece4 <ferror@plt+0xd744>
  40eb9c:	ldr	w23, [sp, #52]
  40eba0:	cbnz	w27, 40ece4 <ferror@plt+0xd744>
  40eba4:	add	x8, x10, #0x468
  40eba8:	b	40ebb8 <ferror@plt+0xd618>
  40ebac:	ldr	w23, [sp, #52]
  40ebb0:	add	x8, x10, #0x468
  40ebb4:	mov	w9, w11
  40ebb8:	ldp	x20, x27, [sp, #32]
  40ebbc:	ldr	w8, [x8]
  40ebc0:	cmp	w8, w9
  40ebc4:	b.ne	40ec48 <ferror@plt+0xd6a8>  // b.any
  40ebc8:	ldr	x8, [x19, #208]
  40ebcc:	cmp	x8, x21
  40ebd0:	b.ls	40ec50 <ferror@plt+0xd6b0>  // b.plast
  40ebd4:	mov	x28, x20
  40ebd8:	mov	w26, w23
  40ebdc:	mov	x0, x22
  40ebe0:	mov	x1, xzr
  40ebe4:	bl	401bac <ferror@plt+0x60c>
  40ebe8:	ldr	w23, [x0]
  40ebec:	orr	w20, w23, #0x1
  40ebf0:	cmp	w20, #0x25
  40ebf4:	b.eq	40ecd4 <ferror@plt+0xd734>  // b.none
  40ebf8:	ldr	x0, [x19, #288]
  40ebfc:	mov	w1, w23
  40ec00:	bl	4018b8 <ferror@plt+0x318>
  40ec04:	ldur	x8, [x29, #-32]
  40ec08:	cmp	w20, #0x5
  40ec0c:	cset	w9, ne  // ne = any
  40ec10:	mov	w1, #0x1                   	// #1
  40ec14:	sub	x8, x8, x9
  40ec18:	mov	x0, x22
  40ec1c:	stur	x8, [x29, #-32]
  40ec20:	bl	401750 <ferror@plt+0x1b0>
  40ec24:	ldr	x8, [x19, #208]
  40ec28:	cmp	x8, x21
  40ec2c:	b.hi	40ebdc <ferror@plt+0xd63c>  // b.pmore
  40ec30:	sub	w8, w23, #0x18
  40ec34:	cmp	w8, #0xa
  40ec38:	cset	w22, cc  // cc = lo, ul, last
  40ec3c:	mov	w23, w26
  40ec40:	mov	x20, x28
  40ec44:	b	40ec54 <ferror@plt+0xd6b4>
  40ec48:	mov	w27, #0x8                   	// #8
  40ec4c:	b	40ece4 <ferror@plt+0xd744>
  40ec50:	mov	w22, wzr
  40ec54:	ldur	x8, [x29, #-32]
  40ec58:	cmp	x8, #0x1
  40ec5c:	b.ne	40ecd4 <ferror@plt+0xd734>  // b.any
  40ec60:	tst	w20, #0xff
  40ec64:	and	w21, w20, #0xff
  40ec68:	b.eq	40eca4 <ferror@plt+0xd704>  // b.none
  40ec6c:	ldur	w9, [x29, #-24]
  40ec70:	sub	x10, x29, #0x10
  40ec74:	mov	x8, xzr
  40ec78:	orr	x10, x10, #0x1
  40ec7c:	ldrb	w11, [x10, x8]
  40ec80:	cmp	w9, w11
  40ec84:	b.eq	40eca8 <ferror@plt+0xd708>  // b.none
  40ec88:	add	x8, x8, #0x1
  40ec8c:	cmp	x8, x21
  40ec90:	b.cc	40ec7c <ferror@plt+0xd6dc>  // b.lo, b.ul, b.last
  40ec94:	b	40eca8 <ferror@plt+0xd708>
  40ec98:	ldur	x8, [x29, #-48]
  40ec9c:	ldr	x1, [x8]
  40eca0:	b	40ecd8 <ferror@plt+0xd738>
  40eca4:	mov	w8, wzr
  40eca8:	cmp	w8, w21
  40ecac:	b.ne	40ecbc <ferror@plt+0xd71c>  // b.any
  40ecb0:	mov	x0, x19
  40ecb4:	bl	40f550 <ferror@plt+0xdfb0>
  40ecb8:	tbz	w0, #0, 40ecd4 <ferror@plt+0xd734>
  40ecbc:	tbnz	w27, #0, 40ed08 <ferror@plt+0xd768>
  40ecc0:	cbz	w25, 40ed08 <ferror@plt+0xd768>
  40ecc4:	ldr	x1, [x19, #16]
  40ecc8:	mov	x26, x27
  40eccc:	mov	w0, #0x29                  	// #41
  40ecd0:	b	40ed20 <ferror@plt+0xd780>
  40ecd4:	ldr	x1, [x19, #16]
  40ecd8:	mov	w0, #0x19                  	// #25
  40ecdc:	bl	40265c <ferror@plt+0x10bc>
  40ece0:	mov	w27, w0
  40ece4:	mov	w0, w27
  40ece8:	ldp	x20, x19, [sp, #192]
  40ecec:	ldp	x22, x21, [sp, #176]
  40ecf0:	ldp	x24, x23, [sp, #160]
  40ecf4:	ldp	x26, x25, [sp, #144]
  40ecf8:	ldp	x28, x27, [sp, #128]
  40ecfc:	ldp	x29, x30, [sp, #112]
  40ed00:	add	sp, sp, #0xd0
  40ed04:	ret
  40ed08:	mov	x26, x27
  40ed0c:	tbz	w27, #0, 40ed2c <ferror@plt+0xd78c>
  40ed10:	cmp	w25, #0x2
  40ed14:	b.cc	40ed2c <ferror@plt+0xd78c>  // b.lo, b.ul, b.last
  40ed18:	ldr	x1, [x19, #16]
  40ed1c:	mov	w0, #0x2a                  	// #42
  40ed20:	bl	40265c <ferror@plt+0x10bc>
  40ed24:	mov	w27, w0
  40ed28:	cbnz	w0, 40ece4 <ferror@plt+0xd744>
  40ed2c:	mov	w20, #0xff                  	// #255
  40ed30:	mov	x25, x26
  40ed34:	tbnz	w25, #5, 40edbc <ferror@plt+0xd81c>
  40ed38:	cmp	w23, #0x24
  40ed3c:	b.eq	40edbc <ferror@plt+0xd81c>  // b.none
  40ed40:	cbz	w22, 40ed5c <ferror@plt+0xd7bc>
  40ed44:	ldr	x0, [x19, #288]
  40ed48:	mov	x1, xzr
  40ed4c:	bl	401bac <ferror@plt+0x60c>
  40ed50:	ldrb	w8, [x0]
  40ed54:	add	w20, w8, #0xc
  40ed58:	b	40ed80 <ferror@plt+0xd7e0>
  40ed5c:	ubfx	x8, x25, #1, #1
  40ed60:	orn	w8, w8, w24
  40ed64:	tbnz	w8, #0, 40edb8 <ferror@plt+0xd818>
  40ed68:	ldr	x0, [x19, #288]
  40ed6c:	mov	x1, xzr
  40ed70:	bl	401bac <ferror@plt+0x60c>
  40ed74:	ldrb	w8, [x0]
  40ed78:	mov	w20, #0x22                  	// #34
  40ed7c:	bfxil	w20, w8, #0, #1
  40ed80:	sub	w8, w20, #0x22
  40ed84:	and	w8, w8, #0xff
  40ed88:	cmp	w8, #0xb
  40ed8c:	b.hi	40edbc <ferror@plt+0xd81c>  // b.pmore
  40ed90:	ldr	x0, [x19, #288]
  40ed94:	mov	w1, #0x1                   	// #1
  40ed98:	bl	401750 <ferror@plt+0x1b0>
  40ed9c:	ldr	x0, [x19, #288]
  40eda0:	mov	w1, w20
  40eda4:	bl	4018b8 <ferror@plt+0x318>
  40eda8:	b	40edbc <ferror@plt+0xd81c>
  40edac:	ldur	x8, [x29, #-48]
  40edb0:	mov	w0, #0xe                   	// #14
  40edb4:	b	40ee64 <ferror@plt+0xd8c4>
  40edb8:	mov	w20, #0xff                  	// #255
  40edbc:	tbnz	w25, #1, 40ede0 <ferror@plt+0xd840>
  40edc0:	sub	w8, w20, #0x22
  40edc4:	and	w8, w8, #0xff
  40edc8:	cmp	w8, #0xc
  40edcc:	b.cc	40edfc <ferror@plt+0xd85c>  // b.lo, b.ul, b.last
  40edd0:	tbnz	w25, #5, 40edfc <ferror@plt+0xd85c>
  40edd4:	ldr	x0, [x19, #288]
  40edd8:	mov	w1, #0x4a                  	// #74
  40eddc:	b	40edf8 <ferror@plt+0xd858>
  40ede0:	cmp	w23, #0x24
  40ede4:	b.eq	40edf0 <ferror@plt+0xd850>  // b.none
  40ede8:	eor	w8, w22, #0x1
  40edec:	cbz	w8, 40edfc <ferror@plt+0xd85c>
  40edf0:	ldr	x0, [x19, #288]
  40edf4:	mov	w1, #0x3f                  	// #63
  40edf8:	bl	4018b8 <ferror@plt+0x318>
  40edfc:	cbz	w21, 40ee28 <ferror@plt+0xd888>
  40ee00:	mov	w8, #0x1                   	// #1
  40ee04:	sub	x9, x29, #0x10
  40ee08:	ldrb	w10, [x9, x8]
  40ee0c:	cmp	x8, x21
  40ee10:	b.cs	40ee20 <ferror@plt+0xd880>  // b.hs, b.nlast
  40ee14:	cmp	w10, #0x22
  40ee18:	add	x8, x8, #0x1
  40ee1c:	b.ne	40ee08 <ferror@plt+0xd868>  // b.any
  40ee20:	cmp	w10, #0x22
  40ee24:	b.eq	40ee48 <ferror@plt+0xd8a8>  // b.none
  40ee28:	ldr	w8, [x19, #32]
  40ee2c:	cmp	w8, #0x22
  40ee30:	b.ne	40ee48 <ferror@plt+0xd8a8>  // b.any
  40ee34:	mov	x0, x19
  40ee38:	bl	4023b4 <ferror@plt+0xe14>
  40ee3c:	mov	w27, w0
  40ee40:	cbz	w0, 40ee28 <ferror@plt+0xd888>
  40ee44:	b	40ece4 <ferror@plt+0xd744>
  40ee48:	mov	w27, wzr
  40ee4c:	b	40ece4 <ferror@plt+0xd744>
  40ee50:	ldur	x8, [x29, #-48]
  40ee54:	mov	w0, #0x1d                  	// #29
  40ee58:	b	40ee64 <ferror@plt+0xd8c4>
  40ee5c:	ldur	x8, [x29, #-48]
  40ee60:	mov	w0, #0x18                  	// #24
  40ee64:	ldr	x1, [x8]
  40ee68:	b	40ecdc <ferror@plt+0xd73c>
  40ee6c:	mov	w27, #0x6                   	// #6
  40ee70:	b	40ece4 <ferror@plt+0xd744>
  40ee74:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40ee78:	add	x8, x8, #0x8ff
  40ee7c:	ldrb	w9, [x8, #4]
  40ee80:	ldr	w2, [x8]
  40ee84:	bfi	x2, x9, #32, #8
  40ee88:	b	40e138 <ferror@plt+0xcb98>
  40ee8c:	sub	sp, sp, #0x30
  40ee90:	stp	x29, x30, [sp, #16]
  40ee94:	stp	x20, x19, [sp, #32]
  40ee98:	add	x29, sp, #0x10
  40ee9c:	add	x20, x0, #0x50
  40eea0:	mov	w19, w1
  40eea4:	sturh	w1, [x29, #-4]
  40eea8:	mov	x0, x20
  40eeac:	mov	x1, xzr
  40eeb0:	bl	401bac <ferror@plt+0x60c>
  40eeb4:	ldrh	w8, [x0]
  40eeb8:	sub	x1, x29, #0x4
  40eebc:	mov	x0, x20
  40eec0:	and	w8, w8, #0x1c
  40eec4:	orr	w8, w8, w19
  40eec8:	orr	w8, w8, #0x8
  40eecc:	sturh	w8, [x29, #-4]
  40eed0:	bl	4018ac <ferror@plt+0x30c>
  40eed4:	ldp	x20, x19, [sp, #32]
  40eed8:	ldp	x29, x30, [sp, #16]
  40eedc:	add	sp, sp, #0x30
  40eee0:	ret
  40eee4:	stp	x29, x30, [sp, #-48]!
  40eee8:	stp	x22, x21, [sp, #16]
  40eeec:	stp	x20, x19, [sp, #32]
  40eef0:	ldrb	w8, [x0, #304]
  40eef4:	mov	x19, x0
  40eef8:	mov	x29, sp
  40eefc:	cbz	w8, 40eff8 <ferror@plt+0xda58>
  40ef00:	mov	x0, x19
  40ef04:	bl	4023b4 <ferror@plt+0xe14>
  40ef08:	cbz	w0, 40ef1c <ferror@plt+0xd97c>
  40ef0c:	ldp	x20, x19, [sp, #32]
  40ef10:	ldp	x22, x21, [sp, #16]
  40ef14:	ldp	x29, x30, [sp], #48
  40ef18:	ret
  40ef1c:	ldr	w8, [x19, #32]
  40ef20:	strb	wzr, [x19, #304]
  40ef24:	cmp	w8, #0x2d
  40ef28:	b.ne	40efd8 <ferror@plt+0xda38>  // b.any
  40ef2c:	add	x20, x19, #0xf0
  40ef30:	ldp	x2, x8, [x19, #40]
  40ef34:	mov	x0, x20
  40ef38:	sub	x1, x8, #0x1
  40ef3c:	bl	401948 <ferror@plt+0x3a8>
  40ef40:	mov	x0, x19
  40ef44:	bl	4023b4 <ferror@plt+0xe14>
  40ef48:	cbnz	w0, 40ef0c <ferror@plt+0xd96c>
  40ef4c:	ldr	w22, [x19, #32]
  40ef50:	cmp	w22, #0x26
  40ef54:	b.ne	40ef88 <ferror@plt+0xd9e8>  // b.any
  40ef58:	mov	x0, x19
  40ef5c:	bl	4023b4 <ferror@plt+0xe14>
  40ef60:	cbnz	w0, 40ef0c <ferror@plt+0xd96c>
  40ef64:	ldr	w8, [x19, #32]
  40ef68:	cmp	w8, #0x28
  40ef6c:	b.ne	40efcc <ferror@plt+0xda2c>  // b.any
  40ef70:	mov	x0, x19
  40ef74:	bl	4023b4 <ferror@plt+0xe14>
  40ef78:	cbnz	w0, 40ef0c <ferror@plt+0xd96c>
  40ef7c:	ldr	w22, [x19, #32]
  40ef80:	mov	w21, #0x1                   	// #1
  40ef84:	b	40ef8c <ferror@plt+0xd9ec>
  40ef88:	mov	w21, wzr
  40ef8c:	cmp	w22, #0x27
  40ef90:	b.ne	40efa0 <ferror@plt+0xda00>  // b.any
  40ef94:	mov	x0, x19
  40ef98:	bl	4023b4 <ferror@plt+0xe14>
  40ef9c:	cbnz	w0, 40ef0c <ferror@plt+0xd96c>
  40efa0:	ldp	x1, x0, [x19, #280]
  40efa4:	ldr	x2, [x19, #240]
  40efa8:	ldr	x4, [x19, #16]
  40efac:	mov	w3, w21
  40efb0:	bl	40c048 <ferror@plt+0xaaa8>
  40efb4:	cbnz	w0, 40ef0c <ferror@plt+0xd96c>
  40efb8:	ldr	w8, [x19, #32]
  40efbc:	cmp	w8, #0x2d
  40efc0:	b.eq	40ef30 <ferror@plt+0xd990>  // b.none
  40efc4:	cmp	w22, #0x27
  40efc8:	b.ne	40efe4 <ferror@plt+0xda44>  // b.any
  40efcc:	ldr	x1, [x19, #16]
  40efd0:	mov	w0, #0x1c                  	// #28
  40efd4:	b	40f000 <ferror@plt+0xda60>
  40efd8:	ldr	x1, [x19, #16]
  40efdc:	mov	w0, #0x1e                  	// #30
  40efe0:	b	40f000 <ferror@plt+0xda60>
  40efe4:	mov	x0, x19
  40efe8:	bl	40f550 <ferror@plt+0xdfb0>
  40efec:	tbz	w0, #0, 40eff8 <ferror@plt+0xda58>
  40eff0:	mov	w0, wzr
  40eff4:	b	40ef0c <ferror@plt+0xd96c>
  40eff8:	ldr	x1, [x19, #16]
  40effc:	mov	w0, #0x18                  	// #24
  40f000:	ldp	x20, x19, [sp, #32]
  40f004:	ldp	x22, x21, [sp, #16]
  40f008:	ldp	x29, x30, [sp], #48
  40f00c:	b	40265c <ferror@plt+0x10bc>
  40f010:	stp	x29, x30, [sp, #-96]!
  40f014:	stp	x28, x27, [sp, #16]
  40f018:	stp	x26, x25, [sp, #32]
  40f01c:	stp	x24, x23, [sp, #48]
  40f020:	stp	x22, x21, [sp, #64]
  40f024:	stp	x20, x19, [sp, #80]
  40f028:	ldr	x8, [x0, #88]
  40f02c:	mov	x21, x0
  40f030:	mov	x29, sp
  40f034:	cmp	x8, #0x1
  40f038:	b.hi	40f060 <ferror@plt+0xdac0>  // b.pmore
  40f03c:	ldr	x1, [x21, #16]
  40f040:	ldp	x20, x19, [sp, #80]
  40f044:	ldp	x22, x21, [sp, #64]
  40f048:	ldp	x24, x23, [sp, #48]
  40f04c:	ldp	x26, x25, [sp, #32]
  40f050:	ldp	x28, x27, [sp, #16]
  40f054:	mov	w0, #0x18                  	// #24
  40f058:	ldp	x29, x30, [sp], #96
  40f05c:	b	40265c <ferror@plt+0x10bc>
  40f060:	mov	w20, w1
  40f064:	tbz	w1, #0, 40f084 <ferror@plt+0xdae4>
  40f068:	mov	x0, x21
  40f06c:	bl	4023b4 <ferror@plt+0xe14>
  40f070:	mov	w23, w0
  40f074:	cbnz	w0, 40f2a0 <ferror@plt+0xdd00>
  40f078:	mov	x0, x21
  40f07c:	bl	40f550 <ferror@plt+0xdfb0>
  40f080:	tbz	w0, #0, 40f03c <ferror@plt+0xda9c>
  40f084:	add	x19, x21, #0x50
  40f088:	mov	x0, x19
  40f08c:	mov	x1, xzr
  40f090:	bl	401bac <ferror@plt+0x60c>
  40f094:	ldrb	w8, [x0]
  40f098:	add	x22, x21, #0xa0
  40f09c:	mov	w24, #0x47                  	// #71
  40f0a0:	adrp	x25, 427000 <ferror@plt+0x25a60>
  40f0a4:	and	w27, w8, #0x1
  40f0a8:	ldr	x28, [x21, #88]
  40f0ac:	eor	w26, w27, #0x1
  40f0b0:	tbnz	w20, #0, 40f0b8 <ferror@plt+0xdb18>
  40f0b4:	tbz	w26, #0, 40f03c <ferror@plt+0xda9c>
  40f0b8:	mov	x0, x19
  40f0bc:	mov	x1, xzr
  40f0c0:	bl	401bac <ferror@plt+0x60c>
  40f0c4:	ldrb	w8, [x0]
  40f0c8:	tbnz	w8, #5, 40f120 <ferror@plt+0xdb80>
  40f0cc:	mov	x0, x19
  40f0d0:	mov	x1, xzr
  40f0d4:	bl	401bac <ferror@plt+0x60c>
  40f0d8:	ldrb	w8, [x0]
  40f0dc:	tbnz	w8, #7, 40f158 <ferror@plt+0xdbb8>
  40f0e0:	mov	x0, x19
  40f0e4:	mov	x1, xzr
  40f0e8:	bl	401bac <ferror@plt+0x60c>
  40f0ec:	ldrb	w8, [x0]
  40f0f0:	tbnz	w8, #1, 40f278 <ferror@plt+0xdcd8>
  40f0f4:	mov	x0, x19
  40f0f8:	mov	x1, xzr
  40f0fc:	bl	401bac <ferror@plt+0x60c>
  40f100:	ldrb	w8, [x0]
  40f104:	tbz	w8, #0, 40f16c <ferror@plt+0xdbcc>
  40f108:	mov	x0, x19
  40f10c:	mov	x1, xzr
  40f110:	bl	401bac <ferror@plt+0x60c>
  40f114:	ldrb	w8, [x0]
  40f118:	tbz	w8, #6, 40f160 <ferror@plt+0xdbc0>
  40f11c:	b	40f16c <ferror@plt+0xdbcc>
  40f120:	mov	x0, x22
  40f124:	mov	x1, xzr
  40f128:	bl	401bac <ferror@plt+0x60c>
  40f12c:	ldr	x8, [x21, #288]
  40f130:	mov	x23, x0
  40f134:	mov	w1, #0x43                  	// #67
  40f138:	mov	x0, x8
  40f13c:	bl	4018b8 <ferror@plt+0x318>
  40f140:	ldr	x0, [x21, #288]
  40f144:	ldr	x1, [x23]
  40f148:	bl	4018e0 <ferror@plt+0x340>
  40f14c:	mov	w1, #0x1                   	// #1
  40f150:	mov	x0, x22
  40f154:	bl	401750 <ferror@plt+0x1b0>
  40f158:	mov	x0, x21
  40f15c:	bl	40d404 <ferror@plt+0xbe64>
  40f160:	mov	w1, #0x1                   	// #1
  40f164:	mov	x0, x19
  40f168:	bl	401750 <ferror@plt+0x1b0>
  40f16c:	mov	x0, x19
  40f170:	mov	x1, xzr
  40f174:	bl	401bac <ferror@plt+0x60c>
  40f178:	ldrb	w8, [x0]
  40f17c:	tbz	w8, #6, 40f234 <ferror@plt+0xdc94>
  40f180:	ldr	x8, [x21, #88]
  40f184:	cmp	x28, x8
  40f188:	b.eq	40f1a0 <ferror@plt+0xdc00>  // b.none
  40f18c:	mov	x0, x19
  40f190:	mov	x1, xzr
  40f194:	bl	401bac <ferror@plt+0x60c>
  40f198:	ldrb	w8, [x0]
  40f19c:	tbnz	w8, #0, 40f234 <ferror@plt+0xdc94>
  40f1a0:	ldr	w8, [x21, #32]
  40f1a4:	cmp	w8, #0x22
  40f1a8:	b.ne	40f1bc <ferror@plt+0xdc1c>  // b.any
  40f1ac:	mov	x0, x21
  40f1b0:	bl	4023b4 <ferror@plt+0xe14>
  40f1b4:	cbz	w0, 40f1a0 <ferror@plt+0xdc00>
  40f1b8:	b	40f29c <ferror@plt+0xdcfc>
  40f1bc:	mov	w1, #0x1                   	// #1
  40f1c0:	mov	x0, x19
  40f1c4:	bl	401750 <ferror@plt+0x1b0>
  40f1c8:	ldr	x8, [x25, #584]
  40f1cc:	mov	x0, x19
  40f1d0:	mov	x1, xzr
  40f1d4:	ldrh	w23, [x8, #1138]
  40f1d8:	bl	401bac <ferror@plt+0x60c>
  40f1dc:	ldrh	w8, [x0]
  40f1e0:	tbnz	w23, #2, 40f224 <ferror@plt+0xdc84>
  40f1e4:	orr	w8, w8, #0x100
  40f1e8:	strh	w8, [x0]
  40f1ec:	ldr	w8, [x21, #32]
  40f1f0:	cmp	w8, #0x46
  40f1f4:	b.eq	40f2c8 <ferror@plt+0xdd28>  // b.none
  40f1f8:	tbnz	w27, #0, 40f234 <ferror@plt+0xdc94>
  40f1fc:	mov	x0, x19
  40f200:	mov	x1, xzr
  40f204:	bl	401bac <ferror@plt+0x60c>
  40f208:	ldrb	w8, [x0, #1]
  40f20c:	bic	w8, w8, w20
  40f210:	tbnz	w8, #0, 40f234 <ferror@plt+0xdc94>
  40f214:	mov	x0, x19
  40f218:	mov	x1, xzr
  40f21c:	bl	401bac <ferror@plt+0x60c>
  40f220:	ldrh	w8, [x0]
  40f224:	and	w8, w8, #0xfffffeff
  40f228:	strh	w8, [x0]
  40f22c:	mov	x0, x21
  40f230:	bl	40d404 <ferror@plt+0xbe64>
  40f234:	ldr	x8, [x21, #88]
  40f238:	and	w20, w20, w26
  40f23c:	cmp	x8, #0x2
  40f240:	b.cc	40f2dc <ferror@plt+0xdd3c>  // b.lo, b.ul, b.last
  40f244:	mov	x0, x19
  40f248:	mov	x1, xzr
  40f24c:	bl	401bac <ferror@plt+0x60c>
  40f250:	ldrb	w8, [x0, #1]
  40f254:	bic	w8, w8, w20
  40f258:	tbnz	w8, #0, 40f2c0 <ferror@plt+0xdd20>
  40f25c:	mov	x0, x19
  40f260:	mov	x1, xzr
  40f264:	bl	401bac <ferror@plt+0x60c>
  40f268:	ldrb	w8, [x0]
  40f26c:	mov	w27, wzr
  40f270:	tbz	w8, #0, 40f0a8 <ferror@plt+0xdb08>
  40f274:	b	40f2dc <ferror@plt+0xdd3c>
  40f278:	ldr	x0, [x21, #288]
  40f27c:	ldrb	w8, [x0, #216]
  40f280:	cmp	w8, #0x0
  40f284:	cinc	w1, w24, ne  // ne = any
  40f288:	bl	4018b8 <ferror@plt+0x318>
  40f28c:	mov	x0, x21
  40f290:	mov	x1, xzr
  40f294:	bl	4037ac <ferror@plt+0x220c>
  40f298:	b	40f160 <ferror@plt+0xdbc0>
  40f29c:	mov	w23, w0
  40f2a0:	mov	w0, w23
  40f2a4:	ldp	x20, x19, [sp, #80]
  40f2a8:	ldp	x22, x21, [sp, #64]
  40f2ac:	ldp	x24, x23, [sp, #48]
  40f2b0:	ldp	x26, x25, [sp, #32]
  40f2b4:	ldp	x28, x27, [sp, #16]
  40f2b8:	ldp	x29, x30, [sp], #96
  40f2bc:	ret
  40f2c0:	mov	w23, wzr
  40f2c4:	b	40f2a0 <ferror@plt+0xdd00>
  40f2c8:	mov	x0, x21
  40f2cc:	bl	40f430 <ferror@plt+0xde90>
  40f2d0:	mov	w23, w0
  40f2d4:	and	w20, w20, w26
  40f2d8:	cbnz	w0, 40f2f0 <ferror@plt+0xdd50>
  40f2dc:	ldr	x8, [x21, #88]
  40f2e0:	mov	w23, wzr
  40f2e4:	cmp	x8, #0x1
  40f2e8:	b.ne	40f2f0 <ferror@plt+0xdd50>  // b.any
  40f2ec:	tbnz	w20, #0, 40f03c <ferror@plt+0xda9c>
  40f2f0:	tbz	w20, #0, 40f2a0 <ferror@plt+0xdd00>
  40f2f4:	mov	x0, x19
  40f2f8:	mov	x1, xzr
  40f2fc:	bl	401bac <ferror@plt+0x60c>
  40f300:	ldrb	w8, [x0]
  40f304:	tbz	w8, #0, 40f2a0 <ferror@plt+0xdd00>
  40f308:	mov	x0, x19
  40f30c:	mov	x1, xzr
  40f310:	bl	401bac <ferror@plt+0x60c>
  40f314:	ldrh	w8, [x0]
  40f318:	mov	w9, #0x1e2                 	// #482
  40f31c:	tst	w8, w9
  40f320:	b.ne	40f2a0 <ferror@plt+0xdd00>  // b.any
  40f324:	mov	w1, #0x1                   	// #1
  40f328:	mov	x0, x19
  40f32c:	bl	401750 <ferror@plt+0x1b0>
  40f330:	b	40f2a0 <ferror@plt+0xdd00>
  40f334:	stp	x29, x30, [sp, #-48]!
  40f338:	stp	x20, x19, [sp, #32]
  40f33c:	add	x20, x0, #0x50
  40f340:	stp	x22, x21, [sp, #16]
  40f344:	mov	w21, w1
  40f348:	mov	x19, x0
  40f34c:	mov	x0, x20
  40f350:	mov	x1, xzr
  40f354:	mov	x29, sp
  40f358:	bl	401bac <ferror@plt+0x60c>
  40f35c:	ldrh	w8, [x0]
  40f360:	and	w9, w8, #0xfffffff7
  40f364:	strh	w9, [x0]
  40f368:	tbnz	w8, #1, 40f3b8 <ferror@plt+0xde18>
  40f36c:	ldr	x22, [x19, #88]
  40f370:	mov	x0, x19
  40f374:	bl	40d758 <ferror@plt+0xc1b8>
  40f378:	cbnz	w0, 40f408 <ferror@plt+0xde68>
  40f37c:	tbnz	w21, #0, 40f408 <ferror@plt+0xde68>
  40f380:	mov	x0, x20
  40f384:	mov	x1, xzr
  40f388:	bl	401bac <ferror@plt+0x60c>
  40f38c:	ldrb	w8, [x0]
  40f390:	tbnz	w8, #3, 40f404 <ferror@plt+0xde64>
  40f394:	ldr	x8, [x19, #88]
  40f398:	cmp	x22, x8
  40f39c:	b.hi	40f404 <ferror@plt+0xde64>  // b.pmore
  40f3a0:	mov	x0, x19
  40f3a4:	ldp	x20, x19, [sp, #32]
  40f3a8:	ldp	x22, x21, [sp, #16]
  40f3ac:	mov	w1, wzr
  40f3b0:	ldp	x29, x30, [sp], #48
  40f3b4:	b	40f010 <ferror@plt+0xda70>
  40f3b8:	tbz	w21, #0, 40f418 <ferror@plt+0xde78>
  40f3bc:	ldr	w8, [x19, #32]
  40f3c0:	cmp	w8, #0x2f
  40f3c4:	cset	w9, ne  // ne = any
  40f3c8:	strb	w9, [x19, #304]
  40f3cc:	b.ne	40f3e8 <ferror@plt+0xde48>  // b.any
  40f3d0:	mov	w8, #0x1                   	// #1
  40f3d4:	mov	x0, x19
  40f3d8:	strb	w8, [x19, #304]
  40f3dc:	bl	40eee4 <ferror@plt+0xd944>
  40f3e0:	cbnz	w0, 40f408 <ferror@plt+0xde68>
  40f3e4:	ldr	w8, [x19, #32]
  40f3e8:	cmp	w8, #0x22
  40f3ec:	b.ne	40f404 <ferror@plt+0xde64>  // b.any
  40f3f0:	mov	x0, x19
  40f3f4:	ldp	x20, x19, [sp, #32]
  40f3f8:	ldp	x22, x21, [sp, #16]
  40f3fc:	ldp	x29, x30, [sp], #48
  40f400:	b	4023b4 <ferror@plt+0xe14>
  40f404:	mov	w0, wzr
  40f408:	ldp	x20, x19, [sp, #32]
  40f40c:	ldp	x22, x21, [sp, #16]
  40f410:	ldp	x29, x30, [sp], #48
  40f414:	ret
  40f418:	ldr	x1, [x19, #16]
  40f41c:	ldp	x20, x19, [sp, #32]
  40f420:	ldp	x22, x21, [sp, #16]
  40f424:	mov	w0, #0x18                  	// #24
  40f428:	ldp	x29, x30, [sp], #48
  40f42c:	b	40265c <ferror@plt+0x10bc>
  40f430:	sub	sp, sp, #0x50
  40f434:	stp	x29, x30, [sp, #32]
  40f438:	stp	x20, x19, [sp, #64]
  40f43c:	ldr	x8, [x0, #288]
  40f440:	str	x21, [sp, #48]
  40f444:	add	x21, x0, #0x50
  40f448:	mov	x19, x0
  40f44c:	ldr	x20, [x8, #48]
  40f450:	mov	x0, x21
  40f454:	mov	x1, xzr
  40f458:	add	x29, sp, #0x20
  40f45c:	bl	401bac <ferror@plt+0x60c>
  40f460:	ldrb	w8, [x0, #1]
  40f464:	tbnz	w8, #0, 40f484 <ferror@plt+0xdee4>
  40f468:	ldr	x1, [x19, #16]
  40f46c:	ldp	x20, x19, [sp, #64]
  40f470:	ldr	x21, [sp, #48]
  40f474:	ldp	x29, x30, [sp, #32]
  40f478:	mov	w0, #0x18                  	// #24
  40f47c:	add	sp, sp, #0x50
  40f480:	b	40265c <ferror@plt+0x10bc>
  40f484:	ldr	x0, [x19, #288]
  40f488:	mov	w1, #0x43                  	// #67
  40f48c:	bl	4018b8 <ferror@plt+0x318>
  40f490:	ldr	x0, [x19, #288]
  40f494:	mov	x1, x20
  40f498:	bl	4018e0 <ferror@plt+0x340>
  40f49c:	mov	x0, x21
  40f4a0:	mov	x1, xzr
  40f4a4:	bl	401bac <ferror@plt+0x60c>
  40f4a8:	ldrh	w8, [x0]
  40f4ac:	and	w8, w8, #0xfffffeff
  40f4b0:	strh	w8, [x0]
  40f4b4:	mov	x0, x19
  40f4b8:	bl	40d404 <ferror@plt+0xbe64>
  40f4bc:	add	x0, x19, #0x78
  40f4c0:	add	x1, sp, #0x8
  40f4c4:	stp	xzr, x20, [sp, #8]
  40f4c8:	str	xzr, [sp, #24]
  40f4cc:	bl	4018ac <ferror@plt+0x30c>
  40f4d0:	mov	x8, #0xffffffffffffffff    	// #-1
  40f4d4:	str	x8, [x29, #24]
  40f4d8:	ldr	x8, [x19, #288]
  40f4dc:	add	x1, x29, #0x18
  40f4e0:	add	x0, x8, #0x28
  40f4e4:	bl	4018ac <ferror@plt+0x30c>
  40f4e8:	mov	w1, #0x80                  	// #128
  40f4ec:	mov	x0, x19
  40f4f0:	bl	40ee8c <ferror@plt+0xd8ec>
  40f4f4:	mov	x0, x19
  40f4f8:	bl	4023b4 <ferror@plt+0xe14>
  40f4fc:	ldp	x20, x19, [sp, #64]
  40f500:	ldr	x21, [sp, #48]
  40f504:	ldp	x29, x30, [sp, #32]
  40f508:	add	sp, sp, #0x50
  40f50c:	ret
  40f510:	stp	x29, x30, [sp, #-32]!
  40f514:	stp	x20, x19, [sp, #16]
  40f518:	ldr	x8, [x0, #40]
  40f51c:	mov	w20, w1
  40f520:	mov	w2, #0x41                  	// #65
  40f524:	mov	x29, sp
  40f528:	mov	x1, x8
  40f52c:	mov	x19, x0
  40f530:	bl	403810 <ferror@plt+0x2270>
  40f534:	ldr	x0, [x19, #288]
  40f538:	mov	w1, w20
  40f53c:	bl	4018b8 <ferror@plt+0x318>
  40f540:	mov	x0, x19
  40f544:	ldp	x20, x19, [sp, #16]
  40f548:	ldp	x29, x30, [sp], #32
  40f54c:	b	4023b4 <ferror@plt+0xe14>
  40f550:	stp	x29, x30, [sp, #-48]!
  40f554:	stp	x22, x21, [sp, #16]
  40f558:	stp	x20, x19, [sp, #32]
  40f55c:	ldr	w9, [x0, #32]
  40f560:	mov	x19, x0
  40f564:	mov	w8, wzr
  40f568:	mov	w0, #0x1                   	// #1
  40f56c:	cmp	w9, #0x29
  40f570:	mov	x29, sp
  40f574:	b.le	40f5c4 <ferror@plt+0xe024>
  40f578:	cmp	w9, #0x2a
  40f57c:	b.eq	40f630 <ferror@plt+0xe090>  // b.none
  40f580:	cmp	w9, #0x46
  40f584:	b.eq	40f5d4 <ferror@plt+0xe034>  // b.none
  40f588:	cmp	w9, #0x2b
  40f58c:	b.ne	40f62c <ferror@plt+0xe08c>  // b.any
  40f590:	mov	x20, xzr
  40f594:	add	x21, x19, #0x50
  40f598:	ldr	x8, [x19, #88]
  40f59c:	cmp	x20, x8
  40f5a0:	b.cs	40f628 <ferror@plt+0xe088>  // b.hs, b.nlast
  40f5a4:	mov	x0, x21
  40f5a8:	mov	x1, x20
  40f5ac:	bl	401bac <ferror@plt+0x60c>
  40f5b0:	ldrb	w8, [x0]
  40f5b4:	add	x20, x20, #0x1
  40f5b8:	tbz	w8, #0, 40f598 <ferror@plt+0xdff8>
  40f5bc:	mov	w8, #0x1                   	// #1
  40f5c0:	b	40f62c <ferror@plt+0xe08c>
  40f5c4:	cbz	w9, 40f630 <ferror@plt+0xe090>
  40f5c8:	cmp	w9, #0x22
  40f5cc:	b.eq	40f630 <ferror@plt+0xe090>  // b.none
  40f5d0:	b	40f62c <ferror@plt+0xe08c>
  40f5d4:	ldr	x8, [x19, #88]
  40f5d8:	cbz	x8, 40f62c <ferror@plt+0xe08c>
  40f5dc:	mov	x20, xzr
  40f5e0:	add	x21, x19, #0x50
  40f5e4:	mov	w22, #0xa0                  	// #160
  40f5e8:	mov	x0, x21
  40f5ec:	mov	x1, x20
  40f5f0:	bl	401bac <ferror@plt+0x60c>
  40f5f4:	ldrh	w8, [x0]
  40f5f8:	tbz	w8, #0, 40f608 <ferror@plt+0xe068>
  40f5fc:	ldr	w9, [x19, #36]
  40f600:	cmp	w9, #0x2b
  40f604:	b.ne	40f640 <ferror@plt+0xe0a0>  // b.any
  40f608:	ldr	x9, [x19, #88]
  40f60c:	add	x20, x20, #0x1
  40f610:	cmp	x20, x9
  40f614:	b.cs	40f620 <ferror@plt+0xe080>  // b.hs, b.nlast
  40f618:	and	w9, w8, w22
  40f61c:	cbnz	w9, 40f5e8 <ferror@plt+0xe048>
  40f620:	ubfx	w8, w8, #6, #1
  40f624:	b	40f62c <ferror@plt+0xe08c>
  40f628:	mov	w8, wzr
  40f62c:	mov	w0, w8
  40f630:	ldp	x20, x19, [sp, #32]
  40f634:	ldp	x22, x21, [sp, #16]
  40f638:	ldp	x29, x30, [sp], #48
  40f63c:	ret
  40f640:	mov	w0, wzr
  40f644:	b	40f630 <ferror@plt+0xe090>
  40f648:	sub	sp, sp, #0x60
  40f64c:	stp	x29, x30, [sp, #16]
  40f650:	add	x29, sp, #0x10
  40f654:	stp	x26, x25, [sp, #32]
  40f658:	stp	x24, x23, [sp, #48]
  40f65c:	stp	x22, x21, [sp, #64]
  40f660:	stp	x20, x19, [sp, #80]
  40f664:	stur	w1, [x29, #-4]
  40f668:	ldr	x8, [x0, #208]
  40f66c:	add	x21, x0, #0xc8
  40f670:	cmp	x8, x2
  40f674:	b.ls	40f714 <ferror@plt+0xe174>  // b.plast
  40f678:	adrp	x24, 413000 <ferror@plt+0x11a60>
  40f67c:	sub	w8, w1, #0x2
  40f680:	add	x24, x24, #0x8c1
  40f684:	ldrsb	w25, [x24, w8, uxtw]
  40f688:	mov	x19, x3
  40f68c:	mov	x20, x0
  40f690:	mov	x22, x2
  40f694:	and	w26, w25, #0x7f
  40f698:	mov	x0, x21
  40f69c:	mov	x1, xzr
  40f6a0:	bl	401bac <ferror@plt+0x60c>
  40f6a4:	ldr	w23, [x0]
  40f6a8:	cmp	w23, #0x24
  40f6ac:	b.eq	40f714 <ferror@plt+0xe174>  // b.none
  40f6b0:	sub	w8, w23, #0x2
  40f6b4:	ldrb	w9, [x24, w8, uxtw]
  40f6b8:	cmp	w25, #0x0
  40f6bc:	cset	w8, lt  // lt = tstop
  40f6c0:	and	w9, w9, #0x7f
  40f6c4:	cmp	w9, w26
  40f6c8:	cset	w9, eq  // eq = none
  40f6cc:	b.cc	40f6d8 <ferror@plt+0xe138>  // b.lo, b.ul, b.last
  40f6d0:	and	w8, w8, w9
  40f6d4:	cbz	w8, 40f714 <ferror@plt+0xe174>
  40f6d8:	ldr	x0, [x20, #288]
  40f6dc:	mov	w1, w23
  40f6e0:	bl	4018b8 <ferror@plt+0x318>
  40f6e4:	mov	w1, #0x1                   	// #1
  40f6e8:	mov	x0, x21
  40f6ec:	bl	401750 <ferror@plt+0x1b0>
  40f6f0:	ldr	x8, [x19]
  40f6f4:	orr	w9, w23, #0x1
  40f6f8:	cmp	w9, #0x5
  40f6fc:	cset	w9, ne  // ne = any
  40f700:	sub	x8, x8, x9
  40f704:	str	x8, [x19]
  40f708:	ldr	x8, [x20, #208]
  40f70c:	cmp	x8, x22
  40f710:	b.hi	40f698 <ferror@plt+0xe0f8>  // b.pmore
  40f714:	sub	x1, x29, #0x4
  40f718:	mov	x0, x21
  40f71c:	bl	4018ac <ferror@plt+0x30c>
  40f720:	ldp	x20, x19, [sp, #80]
  40f724:	ldp	x22, x21, [sp, #64]
  40f728:	ldp	x24, x23, [sp, #48]
  40f72c:	ldp	x26, x25, [sp, #32]
  40f730:	ldp	x29, x30, [sp, #16]
  40f734:	add	sp, sp, #0x60
  40f738:	ret
  40f73c:	sub	sp, sp, #0x50
  40f740:	stp	x29, x30, [sp, #16]
  40f744:	stp	x24, x23, [sp, #32]
  40f748:	stp	x22, x21, [sp, #48]
  40f74c:	stp	x20, x19, [sp, #64]
  40f750:	mov	x20, x0
  40f754:	ldr	x0, [x0, #40]
  40f758:	add	x29, sp, #0x10
  40f75c:	mov	w23, w3
  40f760:	mov	x22, x2
  40f764:	mov	x21, x1
  40f768:	bl	402934 <ferror@plt+0x1394>
  40f76c:	mov	x19, x0
  40f770:	mov	x0, x20
  40f774:	bl	4023b4 <ferror@plt+0xe14>
  40f778:	mov	w24, w0
  40f77c:	cbz	w0, 40f7a4 <ferror@plt+0xe204>
  40f780:	mov	x0, x19
  40f784:	bl	401480 <free@plt>
  40f788:	mov	w0, w24
  40f78c:	ldp	x20, x19, [sp, #64]
  40f790:	ldp	x22, x21, [sp, #48]
  40f794:	ldp	x24, x23, [sp, #32]
  40f798:	ldp	x29, x30, [sp, #16]
  40f79c:	add	sp, sp, #0x50
  40f7a0:	ret
  40f7a4:	ldr	w8, [x20, #32]
  40f7a8:	cmp	w8, #0x24
  40f7ac:	b.eq	40f7e4 <ferror@plt+0xe244>  // b.none
  40f7b0:	cmp	w8, #0x26
  40f7b4:	b.ne	40f848 <ferror@plt+0xe2a8>  // b.any
  40f7b8:	mov	x0, x20
  40f7bc:	bl	4023b4 <ferror@plt+0xe14>
  40f7c0:	mov	w24, w0
  40f7c4:	cbnz	w0, 40f780 <ferror@plt+0xe1e0>
  40f7c8:	ldr	w8, [x20, #32]
  40f7cc:	cmp	w8, #0x28
  40f7d0:	b.ne	40f87c <ferror@plt+0xe2dc>  // b.any
  40f7d4:	tbnz	w23, #4, 40f8d4 <ferror@plt+0xe334>
  40f7d8:	ldr	x1, [x20, #16]
  40f7dc:	mov	w0, #0x19                  	// #25
  40f7e0:	b	40f8c8 <ferror@plt+0xe328>
  40f7e4:	tbnz	w23, #2, 40f8c0 <ferror@plt+0xe320>
  40f7e8:	mov	w8, #0x45                  	// #69
  40f7ec:	mov	x0, x20
  40f7f0:	mov	w1, w23
  40f7f4:	str	w8, [x21]
  40f7f8:	strb	wzr, [x22]
  40f7fc:	str	x19, [sp]
  40f800:	bl	40f950 <ferror@plt+0xe3b0>
  40f804:	cbnz	w0, 40f8cc <ferror@plt+0xe32c>
  40f808:	ldr	x8, [x20, #280]
  40f80c:	mov	x1, sp
  40f810:	add	x0, x8, #0x108
  40f814:	bl	401da8 <ferror@plt+0x808>
  40f818:	cmn	x0, #0x1
  40f81c:	b.eq	40f914 <ferror@plt+0xe374>  // b.none
  40f820:	mov	x21, x0
  40f824:	mov	x0, x19
  40f828:	bl	401480 <free@plt>
  40f82c:	ldr	x8, [x20, #280]
  40f830:	mov	x1, x21
  40f834:	add	x0, x8, #0x108
  40f838:	bl	401b54 <ferror@plt+0x5b4>
  40f83c:	ldr	x19, [x0, #8]
  40f840:	ldr	x0, [x20, #288]
  40f844:	b	40f938 <ferror@plt+0xe398>
  40f848:	mov	w8, #0x2f                  	// #47
  40f84c:	mov	w9, #0x1                   	// #1
  40f850:	str	w8, [x21]
  40f854:	strb	w9, [x22]
  40f858:	ldr	x0, [x20, #288]
  40f85c:	mov	w1, #0x2f                  	// #47
  40f860:	bl	4018b8 <ferror@plt+0x318>
  40f864:	mov	w2, #0x1                   	// #1
  40f868:	mov	x0, x20
  40f86c:	mov	x1, x19
  40f870:	bl	4037dc <ferror@plt+0x223c>
  40f874:	mov	w24, wzr
  40f878:	b	40f780 <ferror@plt+0xe1e0>
  40f87c:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40f880:	add	x8, x8, #0x8f5
  40f884:	ldrb	w9, [x8, #4]
  40f888:	ldr	w2, [x8]
  40f88c:	and	w8, w23, #0xfffffffc
  40f890:	orr	w1, w8, #0x20
  40f894:	mov	x0, x20
  40f898:	bfi	x2, x9, #32, #8
  40f89c:	bl	40e138 <ferror@plt+0xcb98>
  40f8a0:	mov	w24, w0
  40f8a4:	cbnz	w0, 40f780 <ferror@plt+0xe1e0>
  40f8a8:	ldr	w8, [x20, #32]
  40f8ac:	cmp	w8, #0x28
  40f8b0:	b.ne	40f8c0 <ferror@plt+0xe320>  // b.any
  40f8b4:	mov	w8, #0x1                   	// #1
  40f8b8:	mov	w9, #0x30                  	// #48
  40f8bc:	b	40f8dc <ferror@plt+0xe33c>
  40f8c0:	ldr	x1, [x20, #16]
  40f8c4:	mov	w0, #0x18                  	// #24
  40f8c8:	bl	40265c <ferror@plt+0x10bc>
  40f8cc:	mov	w24, w0
  40f8d0:	b	40f780 <ferror@plt+0xe1e0>
  40f8d4:	mov	w8, wzr
  40f8d8:	mov	w9, #0x31                  	// #49
  40f8dc:	mov	x0, x20
  40f8e0:	str	w9, [x21]
  40f8e4:	strb	w8, [x22]
  40f8e8:	bl	4023b4 <ferror@plt+0xe14>
  40f8ec:	mov	w24, w0
  40f8f0:	cbnz	w0, 40f780 <ferror@plt+0xe1e0>
  40f8f4:	ldr	x0, [x20, #288]
  40f8f8:	ldr	w1, [x21]
  40f8fc:	bl	4018b8 <ferror@plt+0x318>
  40f900:	mov	x0, x20
  40f904:	mov	x1, x19
  40f908:	mov	w2, wzr
  40f90c:	bl	4037dc <ferror@plt+0x223c>
  40f910:	b	40f780 <ferror@plt+0xe1e0>
  40f914:	ldr	x0, [x20, #280]
  40f918:	mov	x1, x19
  40f91c:	bl	409960 <ferror@plt+0x83c0>
  40f920:	ldr	x8, [x20, #280]
  40f924:	ldr	x1, [x20, #296]
  40f928:	mov	x19, x0
  40f92c:	add	x0, x8, #0xe0
  40f930:	bl	401b54 <ferror@plt+0x5b4>
  40f934:	str	x0, [x20, #288]
  40f938:	mov	x1, x19
  40f93c:	bl	4018e0 <ferror@plt+0x340>
  40f940:	mov	x0, x20
  40f944:	bl	4023b4 <ferror@plt+0xe14>
  40f948:	mov	w24, w0
  40f94c:	b	40f788 <ferror@plt+0xe1e8>
  40f950:	stp	x29, x30, [sp, #-64]!
  40f954:	stp	x24, x23, [sp, #16]
  40f958:	stp	x22, x21, [sp, #32]
  40f95c:	stp	x20, x19, [sp, #48]
  40f960:	mov	x29, sp
  40f964:	mov	w21, w1
  40f968:	mov	x19, x0
  40f96c:	bl	4023b4 <ferror@plt+0xe14>
  40f970:	cbnz	w0, 40f9a0 <ferror@plt+0xe400>
  40f974:	ldr	w8, [x19, #32]
  40f978:	cmp	w8, #0x25
  40f97c:	b.ne	40f9b4 <ferror@plt+0xe414>  // b.any
  40f980:	mov	x20, xzr
  40f984:	ldr	x0, [x19, #288]
  40f988:	mov	w1, #0x45                  	// #69
  40f98c:	bl	4018b8 <ferror@plt+0x318>
  40f990:	ldr	x0, [x19, #288]
  40f994:	mov	x1, x20
  40f998:	bl	4018e0 <ferror@plt+0x340>
  40f99c:	mov	w0, wzr
  40f9a0:	ldp	x20, x19, [sp, #48]
  40f9a4:	ldp	x22, x21, [sp, #32]
  40f9a8:	ldp	x24, x23, [sp, #16]
  40f9ac:	ldp	x29, x30, [sp], #64
  40f9b0:	ret
  40f9b4:	adrp	x8, 413000 <ferror@plt+0x11a60>
  40f9b8:	add	x8, x8, #0x8e6
  40f9bc:	ldrb	w9, [x8, #4]
  40f9c0:	ldr	w23, [x8]
  40f9c4:	mov	x20, xzr
  40f9c8:	bfi	x23, x9, #32, #8
  40f9cc:	and	w8, w21, #0xfffffffc
  40f9d0:	and	x9, x22, #0xffffff0000000000
  40f9d4:	orr	w21, w8, #0x30
  40f9d8:	orr	x22, x9, x23
  40f9dc:	mov	x0, x19
  40f9e0:	mov	w1, w21
  40f9e4:	mov	x2, x22
  40f9e8:	bl	40e138 <ferror@plt+0xcb98>
  40f9ec:	cbnz	w0, 40f9a0 <ferror@plt+0xe400>
  40f9f0:	ldr	w24, [x19, #32]
  40f9f4:	cmp	w24, #0x27
  40f9f8:	mov	w8, w24
  40f9fc:	b.ne	40fa10 <ferror@plt+0xe470>  // b.any
  40fa00:	mov	x0, x19
  40fa04:	bl	4023b4 <ferror@plt+0xe14>
  40fa08:	cbnz	w0, 40f9a0 <ferror@plt+0xe400>
  40fa0c:	ldr	w8, [x19, #32]
  40fa10:	cmp	w8, #0x25
  40fa14:	add	x20, x20, #0x1
  40fa18:	b.ne	40f9cc <ferror@plt+0xe42c>  // b.any
  40fa1c:	cmp	w24, #0x27
  40fa20:	b.ne	40f984 <ferror@plt+0xe3e4>  // b.any
  40fa24:	ldr	x1, [x19, #16]
  40fa28:	ldp	x20, x19, [sp, #48]
  40fa2c:	ldp	x22, x21, [sp, #32]
  40fa30:	ldp	x24, x23, [sp, #16]
  40fa34:	mov	w0, #0x18                  	// #24
  40fa38:	ldp	x29, x30, [sp], #64
  40fa3c:	b	40265c <ferror@plt+0x10bc>
  40fa40:	sub	sp, sp, #0xe0
  40fa44:	stp	x29, x30, [sp, #128]
  40fa48:	stp	x28, x27, [sp, #144]
  40fa4c:	stp	x26, x25, [sp, #160]
  40fa50:	stp	x24, x23, [sp, #176]
  40fa54:	stp	x22, x21, [sp, #192]
  40fa58:	stp	x20, x19, [sp, #208]
  40fa5c:	adrp	x28, 427000 <ferror@plt+0x25a60>
  40fa60:	ldr	x8, [x28, #584]
  40fa64:	mov	x21, x2
  40fa68:	mov	x19, x1
  40fa6c:	add	x29, sp, #0x80
  40fa70:	ldrb	w9, [x8, #1139]
  40fa74:	tbz	w9, #0, 40fa80 <ferror@plt+0xe4e0>
  40fa78:	ldrb	w8, [x8, #1778]
  40fa7c:	cbz	w8, 40faa8 <ferror@plt+0xe508>
  40fa80:	mov	x0, x19
  40fa84:	mov	x1, x21
  40fa88:	ldp	x20, x19, [sp, #208]
  40fa8c:	ldp	x22, x21, [sp, #192]
  40fa90:	ldp	x24, x23, [sp, #176]
  40fa94:	ldp	x26, x25, [sp, #160]
  40fa98:	ldp	x28, x27, [sp, #144]
  40fa9c:	ldp	x29, x30, [sp, #128]
  40faa0:	add	sp, sp, #0xe0
  40faa4:	b	403c3c <ferror@plt+0x269c>
  40faa8:	ldrb	w8, [x0, #513]
  40faac:	mov	x20, x0
  40fab0:	cbz	w8, 40faf4 <ferror@plt+0xe554>
  40fab4:	mov	x0, x20
  40fab8:	bl	4105a8 <ferror@plt+0xf008>
  40fabc:	mov	w23, w0
  40fac0:	cbz	w0, 40fb78 <ferror@plt+0xe5d8>
  40fac4:	add	x1, x20, #0xf0
  40fac8:	add	x4, x20, #0x170
  40facc:	add	x5, x20, #0x180
  40fad0:	mov	w0, #0x1                   	// #1
  40fad4:	mov	x2, xzr
  40fad8:	mov	x3, xzr
  40fadc:	mov	w21, #0x1                   	// #1
  40fae0:	bl	401390 <pselect@plt>
  40fae4:	cmp	w0, #0x1
  40fae8:	b.lt	41029c <ferror@plt+0xecfc>  // b.tstop
  40faec:	strb	w21, [x20, #512]
  40faf0:	b	4102f0 <ferror@plt+0xed50>
  40faf4:	add	x22, x20, #0xb0
  40faf8:	mov	w0, wzr
  40fafc:	mov	x1, x22
  40fb00:	bl	4012d0 <tcgetattr@plt>
  40fb04:	cmn	w0, #0x1
  40fb08:	b.eq	410318 <ferror@plt+0xed78>  // b.none
  40fb0c:	ldp	q1, q0, [x22]
  40fb10:	ldr	q2, [x22, #32]
  40fb14:	ldur	q3, [x22, #44]
  40fb18:	mov	w8, #0xffff7ff4            	// #-32780
  40fb1c:	stp	q1, q0, [sp, #48]
  40fb20:	ldr	d1, [sp, #56]
  40fb24:	ldr	w9, [sp, #48]
  40fb28:	dup	v0.2s, w8
  40fb2c:	mov	w8, #0xfffffacd            	// #-1331
  40fb30:	and	v0.8b, v1.8b, v0.8b
  40fb34:	and	w8, w9, w8
  40fb38:	orr	v1.2s, #0x30
  40fb3c:	mov	w9, #0x100                 	// #256
  40fb40:	mov	v1.s[1], v0.s[1]
  40fb44:	add	x2, sp, #0x30
  40fb48:	mov	w1, #0x2                   	// #2
  40fb4c:	mov	w0, wzr
  40fb50:	stur	q3, [sp, #92]
  40fb54:	str	q2, [sp, #80]
  40fb58:	str	w8, [sp, #48]
  40fb5c:	str	d1, [sp, #56]
  40fb60:	strh	w9, [sp, #70]
  40fb64:	bl	4014f0 <tcsetattr@plt>
  40fb68:	tbnz	w0, #31, 410318 <ferror@plt+0xed78>
  40fb6c:	mov	w8, #0x1                   	// #1
  40fb70:	strb	w8, [x20, #513]
  40fb74:	b	40fab4 <ferror@plt+0xe514>
  40fb78:	ldr	x8, [x28, #584]
  40fb7c:	ldrh	w9, [x8, #1138]
  40fb80:	tbnz	w9, #7, 40fbd0 <ferror@plt+0xe630>
  40fb84:	tst	x9, #0x6
  40fb88:	b.ne	40fbd0 <ferror@plt+0xe630>  // b.any
  40fb8c:	ldrb	w8, [x8, #1141]
  40fb90:	cbz	w8, 40fbd0 <ferror@plt+0xe630>
  40fb94:	mov	x0, x21
  40fb98:	str	x21, [x20, #120]
  40fb9c:	bl	401270 <strlen@plt>
  40fba0:	mov	x1, x0
  40fba4:	str	x0, [x20, #128]
  40fba8:	mov	x0, x21
  40fbac:	bl	4106bc <ferror@plt+0xf11c>
  40fbb0:	ldr	x2, [x20, #128]
  40fbb4:	str	x0, [x20, #136]
  40fbb8:	mov	w0, #0x2                   	// #2
  40fbbc:	mov	x1, x21
  40fbc0:	bl	401410 <write@plt>
  40fbc4:	ldr	x8, [x20, #128]
  40fbc8:	cmp	x0, x8
  40fbcc:	b.ne	4103ac <ferror@plt+0xee0c>  // b.any
  40fbd0:	add	x8, sp, #0x30
  40fbd4:	adrp	x11, 411000 <ferror@plt+0xfa60>
  40fbd8:	adrp	x10, 413000 <ferror@plt+0x11a60>
  40fbdc:	orr	x21, x8, #0x1
  40fbe0:	ldr	x8, [x11, #2536]
  40fbe4:	ldr	x10, [x10, #2832]
  40fbe8:	sub	x9, x29, #0x8
  40fbec:	adrp	x22, 414000 <ferror@plt+0x12a60>
  40fbf0:	adrp	x26, 413000 <ferror@plt+0x11a60>
  40fbf4:	adrp	x25, 411000 <ferror@plt+0xfa60>
  40fbf8:	adrp	x27, 414000 <ferror@plt+0x12a60>
  40fbfc:	add	x22, x22, #0x67a
  40fc00:	add	x26, x26, #0xaf8
  40fc04:	add	x25, x25, #0x9d8
  40fc08:	add	x27, x27, #0x6c0
  40fc0c:	orr	x11, x9, #0x1
  40fc10:	orr	x9, x9, #0x2
  40fc14:	stp	x8, x21, [sp, #32]
  40fc18:	add	x8, x8, #0x1
  40fc1c:	stp	x11, x10, [sp, #8]
  40fc20:	str	x9, [sp]
  40fc24:	str	x8, [sp, #24]
  40fc28:	add	x1, sp, #0x30
  40fc2c:	mov	w2, #0x1                   	// #1
  40fc30:	mov	w0, wzr
  40fc34:	stur	wzr, [x29, #-12]
  40fc38:	bl	4014e0 <read@plt>
  40fc3c:	cmp	x0, #0x1
  40fc40:	b.lt	40fcec <ferror@plt+0xe74c>  // b.tstop
  40fc44:	ldrb	w8, [sp, #48]
  40fc48:	tbz	w8, #7, 40fc84 <ferror@plt+0xe6e4>
  40fc4c:	and	w9, w8, #0xe0
  40fc50:	cmp	w9, #0xc0
  40fc54:	b.ne	40fc60 <ferror@plt+0xe6c0>  // b.any
  40fc58:	mov	w2, #0x1                   	// #1
  40fc5c:	b	40fc70 <ferror@plt+0xe6d0>
  40fc60:	and	w9, w8, #0xf0
  40fc64:	cmp	w9, #0xe0
  40fc68:	b.ne	40fcc8 <ferror@plt+0xe728>  // b.any
  40fc6c:	mov	w2, #0x2                   	// #2
  40fc70:	mov	w0, wzr
  40fc74:	mov	x1, x21
  40fc78:	bl	4014e0 <read@plt>
  40fc7c:	cmp	x0, #0x1
  40fc80:	b.lt	40fcec <ferror@plt+0xe74c>  // b.tstop
  40fc84:	add	x0, sp, #0x30
  40fc88:	sub	x2, x29, #0xc
  40fc8c:	mov	w1, #0x20                  	// #32
  40fc90:	bl	411028 <ferror@plt+0xfa88>
  40fc94:	ldur	w1, [x29, #-12]
  40fc98:	mov	x2, x0
  40fc9c:	sub	w8, w1, #0x1
  40fca0:	cmp	w8, #0x1a
  40fca4:	b.hi	40fd14 <ferror@plt+0xe774>  // b.pmore
  40fca8:	adr	x9, 40fac4 <ferror@plt+0xe524>
  40fcac:	ldrh	w10, [x22, x8, lsl #1]
  40fcb0:	add	x9, x9, x10, lsl #2
  40fcb4:	mov	w23, #0x5                   	// #5
  40fcb8:	br	x9
  40fcbc:	ldr	x8, [x20, #144]
  40fcc0:	cbnz	x8, 40ffa8 <ferror@plt+0xea08>
  40fcc4:	b	40fe20 <ferror@plt+0xe880>
  40fcc8:	and	w8, w8, #0xf8
  40fccc:	cmp	w8, #0xf0
  40fcd0:	b.ne	40fcf0 <ferror@plt+0xe750>  // b.any
  40fcd4:	mov	w2, #0x3                   	// #3
  40fcd8:	mov	w0, wzr
  40fcdc:	mov	x1, x21
  40fce0:	bl	4014e0 <read@plt>
  40fce4:	cmp	x0, #0x0
  40fce8:	b.gt	40fc84 <ferror@plt+0xe6e4>
  40fcec:	tbz	x0, #63, 4103a4 <ferror@plt+0xee04>
  40fcf0:	mov	w0, #0x5                   	// #5
  40fcf4:	mov	x1, xzr
  40fcf8:	bl	40265c <ferror@plt+0x10bc>
  40fcfc:	mov	x2, xzr
  40fd00:	cbnz	w0, 4103b8 <ferror@plt+0xee18>
  40fd04:	add	x1, sp, #0x30
  40fd08:	mov	x0, x20
  40fd0c:	bl	4107dc <ferror@plt+0xf23c>
  40fd10:	b	410054 <ferror@plt+0xeab4>
  40fd14:	cmp	w1, #0x7f
  40fd18:	b.ne	40fd80 <ferror@plt+0xe7e0>  // b.any
  40fd1c:	ldr	x1, [x20, #144]
  40fd20:	mov	w23, wzr
  40fd24:	cbz	x1, 410058 <ferror@plt+0xeab8>
  40fd28:	ldr	x8, [x20, #8]
  40fd2c:	sub	x24, x8, #0x1
  40fd30:	cbz	x24, 410058 <ferror@plt+0xeab8>
  40fd34:	ldr	x0, [x20]
  40fd38:	bl	4110ec <ferror@plt+0xfb4c>
  40fd3c:	ldr	x8, [x20]
  40fd40:	ldr	x9, [x20, #144]
  40fd44:	mov	x21, x0
  40fd48:	add	x1, x8, x9
  40fd4c:	sub	x0, x1, x0
  40fd50:	sub	x2, x24, x9
  40fd54:	bl	401260 <memmove@plt>
  40fd58:	ldr	x8, [x20, #144]
  40fd5c:	ldp	x10, x9, [x20]
  40fd60:	sub	x8, x8, x21
  40fd64:	sub	x9, x9, x21
  40fd68:	ldr	x21, [sp, #40]
  40fd6c:	str	x8, [x20, #144]
  40fd70:	add	x8, x9, x10
  40fd74:	str	x9, [x20, #8]
  40fd78:	sturb	wzr, [x8, #-1]
  40fd7c:	b	41004c <ferror@plt+0xeaac>
  40fd80:	cmp	w8, #0x19
  40fd84:	b.hi	40fd04 <ferror@plt+0xe764>  // b.pmore
  40fd88:	mov	x0, x20
  40fd8c:	bl	410984 <ferror@plt+0xf3e4>
  40fd90:	b	410054 <ferror@plt+0xeab4>
  40fd94:	mov	x0, x20
  40fd98:	bl	410c54 <ferror@plt+0xf6b4>
  40fd9c:	b	410054 <ferror@plt+0xeab4>
  40fda0:	mov	w1, #0x3                   	// #3
  40fda4:	mov	x0, x20
  40fda8:	bl	410984 <ferror@plt+0xf3e4>
  40fdac:	cbnz	w0, 4103b8 <ferror@plt+0xee18>
  40fdb0:	mov	x0, x20
  40fdb4:	bl	4105a8 <ferror@plt+0xf008>
  40fdb8:	cbnz	w0, 4103b8 <ferror@plt+0xee18>
  40fdbc:	ldr	x8, [x28, #584]
  40fdc0:	mov	w0, #0x2                   	// #2
  40fdc4:	ldr	x1, [x8, #1120]
  40fdc8:	ldrb	w2, [x8, #1136]
  40fdcc:	bl	401410 <write@plt>
  40fdd0:	ldr	x8, [x28, #584]
  40fdd4:	ldrb	w8, [x8, #1136]
  40fdd8:	cmp	x0, x8
  40fddc:	b.ne	40fdfc <ferror@plt+0xe85c>  // b.any
  40fde0:	ldr	x23, [sp, #16]
  40fde4:	mov	w0, #0x2                   	// #2
  40fde8:	mov	x1, x26
  40fdec:	mov	x2, x23
  40fdf0:	bl	401410 <write@plt>
  40fdf4:	cmp	x0, x23
  40fdf8:	b.eq	41004c <ferror@plt+0xeaac>  // b.none
  40fdfc:	mov	w0, #0x5                   	// #5
  40fe00:	mov	x1, xzr
  40fe04:	bl	40265c <ferror@plt+0x10bc>
  40fe08:	b	410054 <ferror@plt+0xeab4>
  40fe0c:	ldr	x8, [x20, #8]
  40fe10:	ldr	x9, [x20, #144]
  40fe14:	sub	x8, x8, #0x1
  40fe18:	cmp	x9, x8
  40fe1c:	b.ne	410048 <ferror@plt+0xeaa8>  // b.any
  40fe20:	mov	w23, wzr
  40fe24:	cbz	w23, 40fc28 <ferror@plt+0xe688>
  40fe28:	b	40fac4 <ferror@plt+0xe524>
  40fe2c:	mov	x0, x20
  40fe30:	bl	410ca0 <ferror@plt+0xf700>
  40fe34:	b	410054 <ferror@plt+0xeab4>
  40fe38:	ldr	x2, [sp, #24]
  40fe3c:	add	x0, sp, #0x30
  40fe40:	mov	x1, x25
  40fe44:	bl	401250 <memcpy@plt>
  40fe48:	ldr	x2, [sp, #32]
  40fe4c:	b	40fd04 <ferror@plt+0xe764>
  40fe50:	ldr	x8, [x20, #8]
  40fe54:	ldr	x9, [x20, #144]
  40fe58:	mov	x0, x20
  40fe5c:	sub	x1, x8, x9
  40fe60:	bl	401750 <ferror@plt+0x1b0>
  40fe64:	mov	x0, x20
  40fe68:	mov	w1, wzr
  40fe6c:	bl	4018b8 <ferror@plt+0x318>
  40fe70:	b	41004c <ferror@plt+0xeaac>
  40fe74:	mov	w0, #0x2                   	// #2
  40fe78:	mov	w2, #0x7                   	// #7
  40fe7c:	mov	x1, x27
  40fe80:	bl	401410 <write@plt>
  40fe84:	cmp	x0, #0x7
  40fe88:	b.eq	41004c <ferror@plt+0xeaac>  // b.none
  40fe8c:	mov	w0, #0x5                   	// #5
  40fe90:	mov	x1, xzr
  40fe94:	bl	40265c <ferror@plt+0x10bc>
  40fe98:	cbz	w0, 41004c <ferror@plt+0xeaac>
  40fe9c:	b	4103b8 <ferror@plt+0xee18>
  40fea0:	mov	x0, x20
  40fea4:	mov	w1, wzr
  40fea8:	b	40feb4 <ferror@plt+0xe914>
  40feac:	mov	w1, #0x1                   	// #1
  40feb0:	mov	x0, x20
  40feb4:	bl	410cfc <ferror@plt+0xf75c>
  40feb8:	b	410054 <ferror@plt+0xeab4>
  40febc:	ldr	x0, [x20]
  40fec0:	ldr	x1, [x20, #144]
  40fec4:	bl	4110ec <ferror@plt+0xfb4c>
  40fec8:	mov	x24, x0
  40fecc:	ldp	x0, x8, [x20]
  40fed0:	ldr	x2, [x20, #144]
  40fed4:	mov	x3, xzr
  40fed8:	sub	x1, x8, #0x1
  40fedc:	bl	410ec4 <ferror@plt+0xf924>
  40fee0:	cbz	x24, 41025c <ferror@plt+0xecbc>
  40fee4:	mov	x21, x0
  40fee8:	cmp	x0, #0x4
  40feec:	mov	w23, wzr
  40fef0:	b.hi	410260 <ferror@plt+0xecc0>  // b.pmore
  40fef4:	cmp	x24, #0x4
  40fef8:	b.hi	410260 <ferror@plt+0xecc0>  // b.pmore
  40fefc:	ldr	x9, [x20, #8]
  40ff00:	ldr	x8, [x20, #144]
  40ff04:	sub	x9, x9, #0x1
  40ff08:	cmp	x8, x9
  40ff0c:	b.eq	410260 <ferror@plt+0xecc0>  // b.none
  40ff10:	ldr	x9, [x20]
  40ff14:	neg	x26, x24
  40ff18:	mov	x25, x22
  40ff1c:	mov	x22, x27
  40ff20:	add	x23, x9, x8
  40ff24:	add	x27, x23, x26
  40ff28:	sub	x0, x29, #0x8
  40ff2c:	mov	x1, x27
  40ff30:	mov	x2, x24
  40ff34:	bl	401250 <memcpy@plt>
  40ff38:	mov	x0, x27
  40ff3c:	mov	x1, x23
  40ff40:	mov	x2, x21
  40ff44:	mov	x27, x22
  40ff48:	bl	401250 <memcpy@plt>
  40ff4c:	ldr	x8, [x20]
  40ff50:	ldr	x9, [x20, #144]
  40ff54:	mov	x22, x25
  40ff58:	adrp	x25, 411000 <ferror@plt+0xfa60>
  40ff5c:	sub	x1, x29, #0x8
  40ff60:	add	x8, x8, x9
  40ff64:	add	x8, x8, x26
  40ff68:	adrp	x26, 413000 <ferror@plt+0x11a60>
  40ff6c:	add	x0, x8, x21
  40ff70:	mov	x2, x24
  40ff74:	add	x26, x26, #0xaf8
  40ff78:	add	x25, x25, #0x9d8
  40ff7c:	bl	401250 <memcpy@plt>
  40ff80:	ldr	x8, [x20, #144]
  40ff84:	sub	x9, x21, x24
  40ff88:	add	x8, x9, x8
  40ff8c:	str	x8, [x20, #144]
  40ff90:	b	410088 <ferror@plt+0xeae8>
  40ff94:	adrp	x2, 411000 <ferror@plt+0xfa60>
  40ff98:	mov	x0, x20
  40ff9c:	mov	x1, xzr
  40ffa0:	add	x2, x2, #0x4d7
  40ffa4:	bl	401948 <ferror@plt+0x3a8>
  40ffa8:	str	xzr, [x20, #144]
  40ffac:	b	41004c <ferror@plt+0xeaac>
  40ffb0:	ldr	x21, [x20, #144]
  40ffb4:	ldr	x8, [x20]
  40ffb8:	cbz	x21, 410060 <ferror@plt+0xeac0>
  40ffbc:	sub	x9, x8, #0x1
  40ffc0:	mov	x23, x21
  40ffc4:	ldrb	w10, [x9, x23]
  40ffc8:	cmp	w10, #0x20
  40ffcc:	b.ne	40ffe0 <ferror@plt+0xea40>  // b.any
  40ffd0:	sub	x23, x23, #0x1
  40ffd4:	str	x23, [x20, #144]
  40ffd8:	cbnz	x23, 40ffc4 <ferror@plt+0xea24>
  40ffdc:	b	410064 <ferror@plt+0xeac4>
  40ffe0:	ldrb	w10, [x9, x23]
  40ffe4:	cmp	w10, #0x20
  40ffe8:	b.eq	410064 <ferror@plt+0xeac4>  // b.none
  40ffec:	sub	x23, x23, #0x1
  40fff0:	str	x23, [x20, #144]
  40fff4:	cbnz	x23, 40ffe0 <ferror@plt+0xea40>
  40fff8:	b	410064 <ferror@plt+0xeac4>
  40fffc:	sub	x1, x29, #0x8
  410000:	mov	w2, #0x1                   	// #1
  410004:	mov	w0, wzr
  410008:	bl	4014e0 <read@plt>
  41000c:	cmn	x0, #0x1
  410010:	b.eq	41025c <ferror@plt+0xecbc>  // b.none
  410014:	ldurb	w21, [x29, #-8]
  410018:	mov	w23, wzr
  41001c:	cmp	w21, #0x61
  410020:	b.le	410098 <ferror@plt+0xeaf8>
  410024:	cmp	w21, #0x62
  410028:	b.eq	41026c <ferror@plt+0xeccc>  // b.none
  41002c:	cmp	w21, #0x64
  410030:	b.eq	410290 <ferror@plt+0xecf0>  // b.none
  410034:	cmp	w21, #0x66
  410038:	b.ne	410260 <ferror@plt+0xecc0>  // b.any
  41003c:	mov	x0, x20
  410040:	bl	4111c8 <ferror@plt+0xfc28>
  410044:	b	410090 <ferror@plt+0xeaf0>
  410048:	str	x8, [x20, #144]
  41004c:	mov	x0, x20
  410050:	bl	410a34 <ferror@plt+0xf494>
  410054:	mov	w23, w0
  410058:	cbz	w23, 40fc28 <ferror@plt+0xe688>
  41005c:	b	40fac4 <ferror@plt+0xe524>
  410060:	mov	x23, xzr
  410064:	ldr	x9, [x20, #8]
  410068:	add	x0, x8, x23
  41006c:	add	x1, x8, x21
  410070:	sub	x2, x9, x21
  410074:	bl	401260 <memmove@plt>
  410078:	ldr	x8, [x20, #8]
  41007c:	sub	x9, x23, x21
  410080:	add	x8, x9, x8
  410084:	str	x8, [x20, #8]
  410088:	mov	x0, x20
  41008c:	bl	410a34 <ferror@plt+0xf494>
  410090:	mov	w23, w0
  410094:	b	410260 <ferror@plt+0xecc0>
  410098:	cmp	w21, #0x4f
  41009c:	b.eq	4100a8 <ferror@plt+0xeb08>  // b.none
  4100a0:	cmp	w21, #0x5b
  4100a4:	b.ne	410260 <ferror@plt+0xecc0>  // b.any
  4100a8:	ldr	x1, [sp, #8]
  4100ac:	mov	w2, #0x1                   	// #1
  4100b0:	mov	w0, wzr
  4100b4:	bl	4014e0 <read@plt>
  4100b8:	cmn	x0, #0x1
  4100bc:	b.eq	410278 <ferror@plt+0xecd8>  // b.none
  4100c0:	cmp	w21, #0x4f
  4100c4:	b.eq	41016c <ferror@plt+0xebcc>  // b.none
  4100c8:	cmp	w21, #0x5b
  4100cc:	b.ne	41025c <ferror@plt+0xecbc>  // b.any
  4100d0:	ldurb	w21, [x29, #-7]
  4100d4:	sub	w8, w21, #0x30
  4100d8:	cmp	w8, #0x9
  4100dc:	b.hi	410198 <ferror@plt+0xebf8>  // b.pmore
  4100e0:	ldr	x1, [sp]
  4100e4:	mov	w2, #0x1                   	// #1
  4100e8:	mov	w0, wzr
  4100ec:	bl	4014e0 <read@plt>
  4100f0:	cmn	x0, #0x1
  4100f4:	b.eq	410278 <ferror@plt+0xecd8>  // b.none
  4100f8:	ldurb	w8, [x29, #-6]
  4100fc:	cmp	w21, #0x33
  410100:	b.ne	41021c <ferror@plt+0xec7c>  // b.any
  410104:	cmp	w8, #0x7e
  410108:	b.ne	41021c <ferror@plt+0xec7c>  // b.any
  41010c:	ldr	x8, [x20, #8]
  410110:	subs	x21, x8, #0x1
  410114:	b.eq	41025c <ferror@plt+0xecbc>  // b.none
  410118:	ldr	x2, [x20, #144]
  41011c:	cmp	x2, x21
  410120:	b.cs	41025c <ferror@plt+0xecbc>  // b.hs, b.nlast
  410124:	ldr	x0, [x20]
  410128:	mov	x1, x21
  41012c:	mov	x3, xzr
  410130:	bl	410ec4 <ferror@plt+0xf924>
  410134:	ldr	x8, [x20]
  410138:	ldr	x9, [x20, #144]
  41013c:	mov	x23, x0
  410140:	sub	x10, x21, x0
  410144:	add	x0, x8, x9
  410148:	add	x1, x0, x23
  41014c:	sub	x2, x10, x9
  410150:	bl	401260 <memmove@plt>
  410154:	ldp	x9, x8, [x20]
  410158:	sub	x8, x8, x23
  41015c:	str	x8, [x20, #8]
  410160:	add	x8, x8, x9
  410164:	sturb	wzr, [x8, #-1]
  410168:	b	410088 <ferror@plt+0xeae8>
  41016c:	ldurb	w8, [x29, #-7]
  410170:	mov	w23, wzr
  410174:	sub	w8, w8, #0x41
  410178:	cmp	w8, #0x7
  41017c:	b.hi	410260 <ferror@plt+0xecc0>  // b.pmore
  410180:	adrp	x11, 414000 <ferror@plt+0x12a60>
  410184:	add	x11, x11, #0x6b0
  410188:	adr	x9, 4101c0 <ferror@plt+0xec20>
  41018c:	ldrb	w10, [x11, x8]
  410190:	add	x9, x9, x10, lsl #2
  410194:	br	x9
  410198:	sub	w8, w21, #0x41
  41019c:	cmp	w8, #0x7
  4101a0:	mov	w23, wzr
  4101a4:	b.hi	410288 <ferror@plt+0xece8>  // b.pmore
  4101a8:	adrp	x11, 414000 <ferror@plt+0x12a60>
  4101ac:	add	x11, x11, #0x6b8
  4101b0:	adr	x9, 4101c0 <ferror@plt+0xec20>
  4101b4:	ldrb	w10, [x11, x8]
  4101b8:	add	x9, x9, x10, lsl #2
  4101bc:	br	x9
  4101c0:	mov	w1, #0x1                   	// #1
  4101c4:	mov	x0, x20
  4101c8:	b	4101d4 <ferror@plt+0xec34>
  4101cc:	mov	x0, x20
  4101d0:	mov	w1, wzr
  4101d4:	bl	410cfc <ferror@plt+0xf75c>
  4101d8:	b	410090 <ferror@plt+0xeaf0>
  4101dc:	mov	x0, x20
  4101e0:	bl	410ca0 <ferror@plt+0xf700>
  4101e4:	b	410090 <ferror@plt+0xeaf0>
  4101e8:	mov	x0, x20
  4101ec:	bl	410c54 <ferror@plt+0xf6b4>
  4101f0:	b	410090 <ferror@plt+0xeaf0>
  4101f4:	ldr	x8, [x20, #8]
  4101f8:	ldr	x9, [x20, #144]
  4101fc:	sub	x8, x8, #0x1
  410200:	cmp	x9, x8
  410204:	b.ne	40ff8c <ferror@plt+0xe9ec>  // b.any
  410208:	b	41025c <ferror@plt+0xecbc>
  41020c:	ldr	x8, [x20, #144]
  410210:	cbz	x8, 41025c <ferror@plt+0xecbc>
  410214:	str	xzr, [x20, #144]
  410218:	b	410088 <ferror@plt+0xeae8>
  41021c:	cmp	w8, #0x3b
  410220:	b.ne	41025c <ferror@plt+0xecbc>  // b.any
  410224:	sub	x1, x29, #0x8
  410228:	mov	w2, #0x2                   	// #2
  41022c:	mov	w0, wzr
  410230:	bl	4014e0 <read@plt>
  410234:	cmn	x0, #0x1
  410238:	b.eq	410278 <ferror@plt+0xecd8>  // b.none
  41023c:	ldurb	w8, [x29, #-8]
  410240:	cmp	w8, #0x35
  410244:	b.ne	41025c <ferror@plt+0xecbc>  // b.any
  410248:	ldurb	w8, [x29, #-7]
  41024c:	cmp	w8, #0x44
  410250:	b.eq	41026c <ferror@plt+0xeccc>  // b.none
  410254:	cmp	w8, #0x43
  410258:	b.eq	41003c <ferror@plt+0xea9c>  // b.none
  41025c:	mov	w23, wzr
  410260:	ldr	x21, [sp, #40]
  410264:	cbz	w23, 40fc28 <ferror@plt+0xe688>
  410268:	b	40fac4 <ferror@plt+0xe524>
  41026c:	mov	x0, x20
  410270:	bl	411278 <ferror@plt+0xfcd8>
  410274:	b	410090 <ferror@plt+0xeaf0>
  410278:	mov	w0, #0x5                   	// #5
  41027c:	mov	x1, xzr
  410280:	bl	40265c <ferror@plt+0x10bc>
  410284:	b	410090 <ferror@plt+0xeaf0>
  410288:	cmp	w21, #0x64
  41028c:	b.ne	410260 <ferror@plt+0xecc0>  // b.any
  410290:	mov	x0, x20
  410294:	bl	411314 <ferror@plt+0xfd74>
  410298:	b	410090 <ferror@plt+0xeaf0>
  41029c:	add	x2, sp, #0x30
  4102a0:	mov	w1, #0x541b                	// #21531
  4102a4:	mov	w0, wzr
  4102a8:	bl	401580 <ioctl@plt>
  4102ac:	ldr	w8, [sp, #48]
  4102b0:	cmp	w0, #0x0
  4102b4:	cset	w9, ge  // ge = tcont
  4102b8:	cmp	w8, #0x0
  4102bc:	cset	w8, gt
  4102c0:	and	w8, w9, w8
  4102c4:	strb	w8, [x20, #512]
  4102c8:	tbnz	w8, #0, 4102f0 <ferror@plt+0xed50>
  4102cc:	ldrb	w8, [x20, #513]
  4102d0:	cbz	w8, 4102f0 <ferror@plt+0xed50>
  4102d4:	add	x2, x20, #0xb0
  4102d8:	mov	w1, #0x2                   	// #2
  4102dc:	mov	w0, wzr
  4102e0:	bl	4014f0 <tcsetattr@plt>
  4102e4:	cmn	w0, #0x1
  4102e8:	b.eq	4102f0 <ferror@plt+0xed50>  // b.none
  4102ec:	strb	wzr, [x20, #513]
  4102f0:	cbnz	w23, 410340 <ferror@plt+0xeda0>
  4102f4:	adrp	x1, 411000 <ferror@plt+0xfa60>
  4102f8:	add	x1, x1, #0x4d6
  4102fc:	mov	w0, #0x2                   	// #2
  410300:	mov	w2, #0x1                   	// #1
  410304:	bl	401410 <write@plt>
  410308:	cmp	x0, #0x1
  41030c:	b.ne	410330 <ferror@plt+0xed90>  // b.any
  410310:	mov	w23, wzr
  410314:	b	41034c <ferror@plt+0xedac>
  410318:	mov	w0, #0x5                   	// #5
  41031c:	mov	x1, xzr
  410320:	bl	40265c <ferror@plt+0x10bc>
  410324:	mov	w23, w0
  410328:	cbnz	w0, 410340 <ferror@plt+0xeda0>
  41032c:	b	40fab4 <ferror@plt+0xe514>
  410330:	mov	w0, #0x5                   	// #5
  410334:	mov	x1, xzr
  410338:	bl	40265c <ferror@plt+0x10bc>
  41033c:	mov	w23, w0
  410340:	cmp	w23, #0x5
  410344:	b.eq	41034c <ferror@plt+0xedac>  // b.none
  410348:	cbnz	w23, 410380 <ferror@plt+0xede0>
  41034c:	ldp	x2, x8, [x20]
  410350:	mov	x0, x19
  410354:	sub	x1, x8, #0x1
  410358:	bl	401948 <ferror@plt+0x3a8>
  41035c:	ldr	x0, [x20]
  410360:	bl	402934 <ferror@plt+0x1394>
  410364:	mov	x1, x0
  410368:	mov	x0, x20
  41036c:	bl	4103d4 <ferror@plt+0xee34>
  410370:	adrp	x1, 411000 <ferror@plt+0xfa60>
  410374:	add	x1, x1, #0x4d6
  410378:	mov	x0, x19
  41037c:	bl	401a0c <ferror@plt+0x46c>
  410380:	mov	w0, w23
  410384:	ldp	x20, x19, [sp, #208]
  410388:	ldp	x22, x21, [sp, #192]
  41038c:	ldp	x24, x23, [sp, #176]
  410390:	ldp	x26, x25, [sp, #160]
  410394:	ldp	x28, x27, [sp, #144]
  410398:	ldp	x29, x30, [sp, #128]
  41039c:	add	sp, sp, #0xe0
  4103a0:	ret
  4103a4:	mov	w23, #0x5                   	// #5
  4103a8:	b	40fac4 <ferror@plt+0xe524>
  4103ac:	mov	w0, #0x5                   	// #5
  4103b0:	mov	x1, xzr
  4103b4:	bl	40265c <ferror@plt+0x10bc>
  4103b8:	mov	w23, w0
  4103bc:	b	40fac4 <ferror@plt+0xe524>
  4103c0:	add	x0, x20, #0x28
  4103c4:	mov	w1, #0x1                   	// #1
  4103c8:	bl	401750 <ferror@plt+0x1b0>
  4103cc:	mov	w23, wzr
  4103d0:	b	40fac4 <ferror@plt+0xe524>
  4103d4:	stp	x29, x30, [sp, #-48]!
  4103d8:	mov	x29, sp
  4103dc:	stp	x20, x19, [sp, #32]
  4103e0:	str	x1, [x29, #24]
  4103e4:	ldr	x8, [x0, #48]
  4103e8:	add	x19, x0, #0x28
  4103ec:	str	x21, [sp, #16]
  4103f0:	cbz	x8, 410430 <ferror@plt+0xee90>
  4103f4:	mov	x20, x1
  4103f8:	mov	x21, x0
  4103fc:	mov	x0, x19
  410400:	mov	x1, xzr
  410404:	bl	401bac <ferror@plt+0x60c>
  410408:	ldr	x0, [x0]
  41040c:	mov	x1, x20
  410410:	bl	401460 <strcmp@plt>
  410414:	cbz	w0, 41044c <ferror@plt+0xeeac>
  410418:	ldr	x8, [x21, #48]
  41041c:	cmp	x8, #0x80
  410420:	b.ne	410430 <ferror@plt+0xee90>  // b.any
  410424:	mov	x0, x19
  410428:	mov	x1, xzr
  41042c:	bl	401af8 <ferror@plt+0x558>
  410430:	add	x1, x29, #0x18
  410434:	mov	x0, x19
  410438:	bl	4018ac <ferror@plt+0x30c>
  41043c:	ldp	x20, x19, [sp, #32]
  410440:	ldr	x21, [sp, #16]
  410444:	ldp	x29, x30, [sp], #48
  410448:	ret
  41044c:	mov	x0, x20
  410450:	ldp	x20, x19, [sp, #32]
  410454:	ldr	x21, [sp, #16]
  410458:	ldp	x29, x30, [sp], #48
  41045c:	b	401480 <free@plt>
  410460:	stp	x29, x30, [sp, #-48]!
  410464:	mov	w1, #0x1                   	// #1
  410468:	mov	x2, xzr
  41046c:	str	x21, [sp, #16]
  410470:	stp	x20, x19, [sp, #32]
  410474:	mov	x29, sp
  410478:	mov	x19, x0
  41047c:	mov	w21, #0x1                   	// #1
  410480:	bl	4016bc <ferror@plt+0x11c>
  410484:	adrp	x2, 40c000 <ferror@plt+0xaa60>
  410488:	add	x0, x19, #0x28
  41048c:	add	x2, x2, #0x18
  410490:	mov	w1, #0x8                   	// #8
  410494:	bl	4016bc <ferror@plt+0x11c>
  410498:	add	x0, x19, #0x50
  41049c:	mov	w1, #0x1                   	// #1
  4104a0:	mov	x2, xzr
  4104a4:	bl	4016bc <ferror@plt+0x11c>
  4104a8:	add	x8, x19, #0x158
  4104ac:	movi	v0.2d, #0x0
  4104b0:	stp	xzr, xzr, [x19, #360]
  4104b4:	str	q0, [x8]
  4104b8:	add	x8, x19, #0x148
  4104bc:	str	q0, [x8]
  4104c0:	add	x8, x19, #0x138
  4104c4:	str	q0, [x8]
  4104c8:	add	x8, x19, #0x128
  4104cc:	str	q0, [x8]
  4104d0:	add	x8, x19, #0x118
  4104d4:	add	x20, x19, #0x180
  4104d8:	str	q0, [x8]
  4104dc:	add	x8, x19, #0x108
  4104e0:	mov	x0, x20
  4104e4:	str	q0, [x8]
  4104e8:	stur	q0, [x19, #248]
  4104ec:	str	x21, [x19, #240]
  4104f0:	str	xzr, [x19, #376]
  4104f4:	bl	401330 <sigemptyset@plt>
  4104f8:	mov	w1, #0x2                   	// #2
  4104fc:	mov	x0, x20
  410500:	bl	401530 <sigaddset@plt>
  410504:	adrp	x0, 414000 <ferror@plt+0x12a60>
  410508:	add	x0, x0, #0x6f6
  41050c:	strh	wzr, [x19, #512]
  410510:	bl	401560 <getenv@plt>
  410514:	cbz	x0, 410548 <ferror@plt+0xefa8>
  410518:	adrp	x8, 427000 <ferror@plt+0x25a60>
  41051c:	ldr	x1, [x8, #488]
  410520:	cbz	x1, 410548 <ferror@plt+0xefa8>
  410524:	adrp	x8, 427000 <ferror@plt+0x25a60>
  410528:	add	x8, x8, #0x1e8
  41052c:	mov	x20, x0
  410530:	add	x21, x8, #0x8
  410534:	mov	x0, x20
  410538:	bl	4013b0 <strcasecmp@plt>
  41053c:	cbz	w0, 410560 <ferror@plt+0xefc0>
  410540:	ldr	x1, [x21], #8
  410544:	cbnz	x1, 410534 <ferror@plt+0xef94>
  410548:	mov	w8, wzr
  41054c:	strb	w8, [x19, #514]
  410550:	ldp	x20, x19, [sp, #32]
  410554:	ldr	x21, [sp, #16]
  410558:	ldp	x29, x30, [sp], #48
  41055c:	ret
  410560:	mov	w8, #0x1                   	// #1
  410564:	b	41054c <ferror@plt+0xefac>
  410568:	stp	x29, x30, [sp, #-32]!
  41056c:	ldrb	w8, [x0, #513]
  410570:	str	x19, [sp, #16]
  410574:	mov	x29, sp
  410578:	cbz	w8, 41059c <ferror@plt+0xeffc>
  41057c:	mov	x19, x0
  410580:	add	x2, x0, #0xb0
  410584:	mov	w1, #0x2                   	// #2
  410588:	mov	w0, wzr
  41058c:	bl	4014f0 <tcsetattr@plt>
  410590:	cmn	w0, #0x1
  410594:	b.eq	41059c <ferror@plt+0xeffc>  // b.none
  410598:	strb	wzr, [x19, #513]
  41059c:	ldr	x19, [sp, #16]
  4105a0:	ldp	x29, x30, [sp], #32
  4105a4:	ret
  4105a8:	sub	sp, sp, #0x70
  4105ac:	stp	x29, x30, [sp, #64]
  4105b0:	add	x29, sp, #0x40
  4105b4:	str	x21, [sp, #80]
  4105b8:	stp	x20, x19, [sp, #96]
  4105bc:	mov	x19, x0
  4105c0:	str	xzr, [x0, #168]
  4105c4:	stp	xzr, xzr, [x0, #144]
  4105c8:	add	x2, x29, #0x18
  4105cc:	mov	w0, #0x2                   	// #2
  4105d0:	mov	w1, #0x5413                	// #21523
  4105d4:	bl	401580 <ioctl@plt>
  4105d8:	cmn	w0, #0x1
  4105dc:	b.eq	4105e8 <ferror@plt+0xf048>  // b.none
  4105e0:	ldrh	w20, [x29, #26]
  4105e4:	cbnz	x20, 410680 <ferror@plt+0xf0e0>
  4105e8:	bl	410dec <ferror@plt+0xf84c>
  4105ec:	cmn	x0, #0x1
  4105f0:	b.eq	41067c <ferror@plt+0xf0dc>  // b.none
  4105f4:	adrp	x1, 414000 <ferror@plt+0x12a60>
  4105f8:	mov	x21, x0
  4105fc:	add	x1, x1, #0x6c8
  410600:	mov	w0, #0x2                   	// #2
  410604:	mov	w2, #0x6                   	// #6
  410608:	bl	401410 <write@plt>
  41060c:	cmp	x0, #0x6
  410610:	b.ne	41067c <ferror@plt+0xf0dc>  // b.any
  410614:	bl	410dec <ferror@plt+0xf84c>
  410618:	cmn	x0, #0x1
  41061c:	b.eq	41067c <ferror@plt+0xf0dc>  // b.none
  410620:	mov	x20, x0
  410624:	subs	x3, x0, x21
  410628:	b.ls	410680 <ferror@plt+0xf0e0>  // b.plast
  41062c:	adrp	x2, 414000 <ferror@plt+0x12a60>
  410630:	add	x2, x2, #0x6cf
  410634:	mov	x0, sp
  410638:	mov	w1, #0x40                  	// #64
  41063c:	bl	4012c0 <snprintf@plt>
  410640:	mov	x0, sp
  410644:	bl	401270 <strlen@plt>
  410648:	mov	x21, x0
  41064c:	mov	x1, sp
  410650:	mov	w0, #0x2                   	// #2
  410654:	mov	x2, x21
  410658:	bl	401410 <write@plt>
  41065c:	cmp	x0, x21
  410660:	b.eq	410680 <ferror@plt+0xf0e0>  // b.none
  410664:	mov	x8, #0xffffffffffffffff    	// #-1
  410668:	mov	w0, #0x5                   	// #5
  41066c:	mov	x1, xzr
  410670:	str	x8, [x19, #160]
  410674:	bl	40265c <ferror@plt+0x10bc>
  410678:	b	4106a8 <ferror@plt+0xf108>
  41067c:	mov	w20, #0x50                  	// #80
  410680:	adrp	x0, 411000 <ferror@plt+0xfa60>
  410684:	add	x0, x0, #0x4d7
  410688:	str	x20, [x19, #160]
  41068c:	bl	402934 <ferror@plt+0x1394>
  410690:	mov	x1, x0
  410694:	mov	x0, x19
  410698:	bl	4103d4 <ferror@plt+0xee34>
  41069c:	mov	x0, x19
  4106a0:	bl	401a70 <ferror@plt+0x4d0>
  4106a4:	mov	w0, wzr
  4106a8:	ldp	x20, x19, [sp, #96]
  4106ac:	ldr	x21, [sp, #80]
  4106b0:	ldp	x29, x30, [sp, #64]
  4106b4:	add	sp, sp, #0x70
  4106b8:	ret
  4106bc:	stp	x29, x30, [sp, #-48]!
  4106c0:	stp	x28, x21, [sp, #16]
  4106c4:	stp	x20, x19, [sp, #32]
  4106c8:	mov	x29, sp
  4106cc:	sub	sp, sp, #0x1, lsl #12
  4106d0:	sub	sp, sp, #0x10
  4106d4:	cbz	x1, 4107bc <ferror@plt+0xf21c>
  4106d8:	mov	w11, #0x3                   	// #3
  4106dc:	mov	x8, xzr
  4106e0:	mov	x19, xzr
  4106e4:	mov	w9, #0x5b1b                	// #23323
  4106e8:	mov	w10, #0x1                   	// #1
  4106ec:	movk	w11, #0x408, lsl #16
  4106f0:	add	x12, sp, #0x8
  4106f4:	sub	x13, x1, x8
  4106f8:	cmp	x13, #0x3
  4106fc:	add	x14, x0, x8
  410700:	b.cc	410710 <ferror@plt+0xf170>  // b.lo, b.ul, b.last
  410704:	ldrh	w15, [x14]
  410708:	cmp	w15, w9
  41070c:	b.eq	410734 <ferror@plt+0xf194>  // b.none
  410710:	ldrb	w13, [x14]
  410714:	add	x14, x19, #0x1
  410718:	strb	w13, [x12, x19]
  41071c:	mov	x19, x14
  410720:	mov	w13, #0x1                   	// #1
  410724:	add	x8, x13, x8
  410728:	cmp	x8, x1
  41072c:	b.cc	4106f4 <ferror@plt+0xf154>  // b.lo, b.ul, b.last
  410730:	b	410784 <ferror@plt+0xf1e4>
  410734:	mov	w16, #0x2                   	// #2
  410738:	cmp	x13, x16
  41073c:	b.eq	410710 <ferror@plt+0xf170>  // b.none
  410740:	mov	x15, x16
  410744:	ldrb	w16, [x14, x16]
  410748:	cmp	w16, #0x49
  41074c:	b.eq	410760 <ferror@plt+0xf1c0>  // b.none
  410750:	sub	w17, w16, #0x41
  410754:	and	w17, w17, #0xff
  410758:	cmp	w17, #0xb
  41075c:	b.cc	41077c <ferror@plt+0xf1dc>  // b.lo, b.ul, b.last
  410760:	sub	w17, w16, #0x53
  410764:	cmp	w17, #0x1a
  410768:	add	x16, x15, #0x1
  41076c:	b.hi	410738 <ferror@plt+0xf198>  // b.pmore
  410770:	lsl	w17, w10, w17
  410774:	tst	w17, w11
  410778:	b.eq	410738 <ferror@plt+0xf198>  // b.none
  41077c:	add	x13, x15, #0x1
  410780:	b	410724 <ferror@plt+0xf184>
  410784:	cbz	x19, 4107bc <ferror@plt+0xf21c>
  410788:	mov	x20, xzr
  41078c:	mov	x21, xzr
  410790:	add	x0, sp, #0x8
  410794:	sub	x3, x29, #0x8
  410798:	mov	x1, x19
  41079c:	mov	x2, x21
  4107a0:	bl	410ec4 <ferror@plt+0xf924>
  4107a4:	ldur	x8, [x29, #-8]
  4107a8:	add	x21, x0, x21
  4107ac:	cmp	x21, x19
  4107b0:	add	x20, x8, x20
  4107b4:	b.cc	410790 <ferror@plt+0xf1f0>  // b.lo, b.ul, b.last
  4107b8:	b	4107c0 <ferror@plt+0xf220>
  4107bc:	mov	x20, xzr
  4107c0:	mov	x0, x20
  4107c4:	add	sp, sp, #0x1, lsl #12
  4107c8:	add	sp, sp, #0x10
  4107cc:	ldp	x20, x19, [sp, #32]
  4107d0:	ldp	x28, x21, [sp, #16]
  4107d4:	ldp	x29, x30, [sp], #48
  4107d8:	ret
  4107dc:	sub	sp, sp, #0x60
  4107e0:	stp	x29, x30, [sp, #16]
  4107e4:	stp	x26, x25, [sp, #32]
  4107e8:	stp	x24, x23, [sp, #48]
  4107ec:	stp	x22, x21, [sp, #64]
  4107f0:	stp	x20, x19, [sp, #80]
  4107f4:	mov	x20, x0
  4107f8:	ldr	x0, [x0, #8]
  4107fc:	mov	x21, x1
  410800:	mov	x1, x2
  410804:	add	x29, sp, #0x10
  410808:	mov	x19, x2
  41080c:	bl	4028c4 <ferror@plt+0x1324>
  410810:	mov	x1, x0
  410814:	mov	x0, x20
  410818:	bl	4016f8 <ferror@plt+0x158>
  41081c:	ldr	x8, [x20, #8]
  410820:	ldr	x1, [x20, #144]
  410824:	sub	x8, x8, #0x1
  410828:	subs	x2, x8, x1
  41082c:	b.ne	4108e8 <ferror@plt+0xf348>  // b.any
  410830:	mov	x0, x20
  410834:	bl	401b54 <ferror@plt+0x5b4>
  410838:	mov	x1, x21
  41083c:	mov	x2, x19
  410840:	bl	401250 <memcpy@plt>
  410844:	ldr	x8, [x20, #144]
  410848:	ldr	x9, [x20, #8]
  41084c:	mov	x0, x20
  410850:	mov	w1, wzr
  410854:	add	x8, x8, x19
  410858:	add	x9, x19, x9
  41085c:	str	x8, [x20, #144]
  410860:	sub	x8, x9, #0x1
  410864:	str	x8, [x20, #8]
  410868:	bl	4018b8 <ferror@plt+0x318>
  41086c:	ldr	x8, [x20, #8]
  410870:	ldp	x0, x1, [x20, #120]
  410874:	sub	x23, x8, #0x1
  410878:	bl	4106bc <ferror@plt+0xf11c>
  41087c:	mov	x22, x0
  410880:	mov	x26, xzr
  410884:	cbz	x23, 4108b8 <ferror@plt+0xf318>
  410888:	ldr	x24, [x20]
  41088c:	mov	x25, xzr
  410890:	add	x3, sp, #0x8
  410894:	mov	x0, x24
  410898:	mov	x1, x23
  41089c:	mov	x2, x25
  4108a0:	bl	410ec4 <ferror@plt+0xf924>
  4108a4:	ldr	x8, [sp, #8]
  4108a8:	add	x25, x0, x25
  4108ac:	cmp	x25, x23
  4108b0:	add	x26, x8, x26
  4108b4:	b.cc	410890 <ferror@plt+0xf2f0>  // b.lo, b.ul, b.last
  4108b8:	ldr	x8, [x20, #160]
  4108bc:	add	x9, x26, x22
  4108c0:	cmp	x9, x8
  4108c4:	b.cs	410950 <ferror@plt+0xf3b0>  // b.hs, b.nlast
  4108c8:	mov	w0, #0x2                   	// #2
  4108cc:	mov	x1, x21
  4108d0:	mov	x2, x19
  4108d4:	bl	401410 <write@plt>
  4108d8:	cmp	x0, x19
  4108dc:	b.ne	41095c <ferror@plt+0xf3bc>  // b.any
  4108e0:	mov	w0, wzr
  4108e4:	b	410968 <ferror@plt+0xf3c8>
  4108e8:	ldr	x8, [x20]
  4108ec:	add	x1, x8, x1
  4108f0:	add	x0, x1, x19
  4108f4:	bl	401260 <memmove@plt>
  4108f8:	ldr	x8, [x20]
  4108fc:	ldr	x9, [x20, #144]
  410900:	mov	x1, x21
  410904:	mov	x2, x19
  410908:	add	x0, x8, x9
  41090c:	bl	401250 <memcpy@plt>
  410910:	ldr	x8, [x20, #144]
  410914:	ldp	x10, x9, [x20]
  410918:	mov	x0, x20
  41091c:	add	x8, x8, x19
  410920:	add	x9, x9, x19
  410924:	str	x8, [x20, #144]
  410928:	add	x8, x9, x10
  41092c:	str	x9, [x20, #8]
  410930:	sturb	wzr, [x8, #-1]
  410934:	ldp	x20, x19, [sp, #80]
  410938:	ldp	x22, x21, [sp, #64]
  41093c:	ldp	x24, x23, [sp, #48]
  410940:	ldp	x26, x25, [sp, #32]
  410944:	ldp	x29, x30, [sp, #16]
  410948:	add	sp, sp, #0x60
  41094c:	b	410a34 <ferror@plt+0xf494>
  410950:	mov	x0, x20
  410954:	bl	410a34 <ferror@plt+0xf494>
  410958:	b	410968 <ferror@plt+0xf3c8>
  41095c:	mov	w0, #0x5                   	// #5
  410960:	mov	x1, xzr
  410964:	bl	40265c <ferror@plt+0x10bc>
  410968:	ldp	x20, x19, [sp, #80]
  41096c:	ldp	x22, x21, [sp, #64]
  410970:	ldp	x24, x23, [sp, #48]
  410974:	ldp	x26, x25, [sp, #32]
  410978:	ldp	x29, x30, [sp, #16]
  41097c:	add	sp, sp, #0x60
  410980:	ret
  410984:	sub	sp, sp, #0x30
  410988:	stp	x29, x30, [sp, #16]
  41098c:	add	x29, sp, #0x10
  410990:	stp	x20, x19, [sp, #32]
  410994:	mov	w20, w1
  410998:	mov	w8, #0x415e                	// #16734
  41099c:	mov	w9, #0xa                   	// #10
  4109a0:	add	w10, w1, #0x40
  4109a4:	sub	x1, x29, #0x4
  4109a8:	mov	x19, x0
  4109ac:	sturb	wzr, [x29, #-2]
  4109b0:	sturh	w8, [x29, #-4]
  4109b4:	strh	w9, [sp, #8]
  4109b8:	sturb	w10, [x29, #-3]
  4109bc:	bl	401a0c <ferror@plt+0x46c>
  4109c0:	mov	x0, x19
  4109c4:	bl	410a34 <ferror@plt+0xf494>
  4109c8:	cbnz	w0, 410a24 <ferror@plt+0xf484>
  4109cc:	mov	w1, #0x3                   	// #3
  4109d0:	mov	x0, x19
  4109d4:	bl	401750 <ferror@plt+0x1b0>
  4109d8:	mov	x0, x19
  4109dc:	mov	w1, wzr
  4109e0:	bl	4018b8 <ferror@plt+0x318>
  4109e4:	sub	w8, w20, #0x3
  4109e8:	cmp	w8, #0x2
  4109ec:	mov	w0, wzr
  4109f0:	b.cc	410a24 <ferror@plt+0xf484>  // b.lo, b.ul, b.last
  4109f4:	add	x1, sp, #0x8
  4109f8:	mov	w0, #0x2                   	// #2
  4109fc:	mov	w2, #0x1                   	// #1
  410a00:	bl	401410 <write@plt>
  410a04:	cmp	x0, #0x1
  410a08:	b.ne	410a18 <ferror@plt+0xf478>  // b.any
  410a0c:	mov	x0, x19
  410a10:	bl	410a34 <ferror@plt+0xf494>
  410a14:	b	410a24 <ferror@plt+0xf484>
  410a18:	mov	w0, #0x5                   	// #5
  410a1c:	mov	x1, xzr
  410a20:	bl	40265c <ferror@plt+0x10bc>
  410a24:	ldp	x20, x19, [sp, #32]
  410a28:	ldp	x29, x30, [sp, #16]
  410a2c:	add	sp, sp, #0x30
  410a30:	ret
  410a34:	sub	sp, sp, #0x90
  410a38:	stp	x29, x30, [sp, #64]
  410a3c:	str	x25, [sp, #80]
  410a40:	stp	x24, x23, [sp, #96]
  410a44:	stp	x22, x21, [sp, #112]
  410a48:	stp	x20, x19, [sp, #128]
  410a4c:	ldp	x20, x8, [x0]
  410a50:	ldr	x24, [x0, #144]
  410a54:	mov	x19, x0
  410a58:	add	x29, sp, #0x40
  410a5c:	sub	x21, x8, #0x1
  410a60:	ldr	x23, [x19, #136]
  410a64:	mov	x25, xzr
  410a68:	cbz	x24, 410a98 <ferror@plt+0xf4f8>
  410a6c:	mov	x22, xzr
  410a70:	mov	x3, sp
  410a74:	mov	x0, x20
  410a78:	mov	x1, x21
  410a7c:	mov	x2, x22
  410a80:	bl	410ec4 <ferror@plt+0xf924>
  410a84:	ldr	x8, [sp]
  410a88:	add	x22, x0, x22
  410a8c:	cmp	x22, x24
  410a90:	add	x25, x8, x25
  410a94:	b.cc	410a70 <ferror@plt+0xf4d0>  // b.lo, b.ul, b.last
  410a98:	ldr	x8, [x19, #160]
  410a9c:	add	x9, x25, x23
  410aa0:	cmp	x9, x8
  410aa4:	b.cc	410adc <ferror@plt+0xf53c>  // b.lo, b.ul, b.last
  410aa8:	mov	x0, x20
  410aac:	mov	x1, x21
  410ab0:	mov	x2, xzr
  410ab4:	mov	x3, xzr
  410ab8:	bl	410ec4 <ferror@plt+0xf924>
  410abc:	add	x20, x20, x0
  410ac0:	sub	x21, x21, x0
  410ac4:	sub	x24, x24, x0
  410ac8:	b	410a60 <ferror@plt+0xf4c0>
  410acc:	mov	x0, x20
  410ad0:	mov	x1, x21
  410ad4:	bl	4110ec <ferror@plt+0xfb4c>
  410ad8:	sub	x21, x21, x0
  410adc:	ldr	x23, [x19, #136]
  410ae0:	mov	x25, xzr
  410ae4:	cbz	x21, 410b14 <ferror@plt+0xf574>
  410ae8:	mov	x22, xzr
  410aec:	mov	x3, sp
  410af0:	mov	x0, x20
  410af4:	mov	x1, x21
  410af8:	mov	x2, x22
  410afc:	bl	410ec4 <ferror@plt+0xf924>
  410b00:	ldr	x8, [sp]
  410b04:	add	x22, x0, x22
  410b08:	cmp	x22, x21
  410b0c:	add	x25, x8, x25
  410b10:	b.cc	410aec <ferror@plt+0xf54c>  // b.lo, b.ul, b.last
  410b14:	ldr	x8, [x19, #160]
  410b18:	add	x9, x25, x23
  410b1c:	cmp	x9, x8
  410b20:	b.hi	410acc <ferror@plt+0xf52c>  // b.pmore
  410b24:	mov	w8, #0xd                   	// #13
  410b28:	mov	x0, sp
  410b2c:	strh	w8, [sp]
  410b30:	add	x22, x19, #0x50
  410b34:	bl	401270 <strlen@plt>
  410b38:	mov	x1, x0
  410b3c:	mov	x2, sp
  410b40:	mov	x0, x22
  410b44:	bl	401948 <ferror@plt+0x3a8>
  410b48:	adrp	x8, 427000 <ferror@plt+0x25a60>
  410b4c:	ldr	x8, [x8, #584]
  410b50:	ldrh	w9, [x8, #1138]
  410b54:	tbnz	w9, #7, 410b74 <ferror@plt+0xf5d4>
  410b58:	tst	x9, #0x6
  410b5c:	b.ne	410b74 <ferror@plt+0xf5d4>  // b.any
  410b60:	ldrb	w8, [x8, #1141]
  410b64:	cbz	w8, 410b74 <ferror@plt+0xf5d4>
  410b68:	ldr	x1, [x19, #120]
  410b6c:	mov	x0, x22
  410b70:	bl	401a0c <ferror@plt+0x46c>
  410b74:	mov	x0, x22
  410b78:	mov	x1, x20
  410b7c:	bl	401a0c <ferror@plt+0x46c>
  410b80:	mov	w8, #0x5b1b                	// #23323
  410b84:	movk	w8, #0x4b30, lsl #16
  410b88:	mov	x1, sp
  410b8c:	mov	x0, x22
  410b90:	strb	wzr, [sp, #4]
  410b94:	str	w8, [sp]
  410b98:	bl	401a0c <ferror@plt+0x46c>
  410b9c:	mov	x25, xzr
  410ba0:	cbz	x24, 410bd0 <ferror@plt+0xf630>
  410ba4:	mov	x23, xzr
  410ba8:	add	x3, x29, #0x18
  410bac:	mov	x0, x20
  410bb0:	mov	x1, x21
  410bb4:	mov	x2, x23
  410bb8:	bl	410ec4 <ferror@plt+0xf924>
  410bbc:	ldr	x8, [x29, #24]
  410bc0:	add	x23, x0, x23
  410bc4:	cmp	x23, x24
  410bc8:	add	x25, x8, x25
  410bcc:	b.cc	410ba8 <ferror@plt+0xf608>  // b.lo, b.ul, b.last
  410bd0:	ldr	x8, [x19, #136]
  410bd4:	adds	x3, x8, x25
  410bd8:	b.eq	410bfc <ferror@plt+0xf65c>  // b.none
  410bdc:	adrp	x2, 414000 <ferror@plt+0x12a60>
  410be0:	add	x2, x2, #0x6ee
  410be4:	mov	x0, sp
  410be8:	mov	w1, #0x40                  	// #64
  410bec:	bl	4012c0 <snprintf@plt>
  410bf0:	mov	x1, sp
  410bf4:	mov	x0, x22
  410bf8:	bl	401a0c <ferror@plt+0x46c>
  410bfc:	ldr	x8, [x19, #88]
  410c00:	cbz	x8, 410c24 <ferror@plt+0xf684>
  410c04:	ldr	x1, [x19, #80]
  410c08:	sub	x2, x8, #0x1
  410c0c:	mov	w0, #0x2                   	// #2
  410c10:	bl	401410 <write@plt>
  410c14:	ldr	x8, [x19, #88]
  410c18:	sub	x8, x8, #0x1
  410c1c:	cmp	x0, x8
  410c20:	b.ne	410c2c <ferror@plt+0xf68c>  // b.any
  410c24:	mov	w0, wzr
  410c28:	b	410c38 <ferror@plt+0xf698>
  410c2c:	mov	w0, #0x5                   	// #5
  410c30:	mov	x1, xzr
  410c34:	bl	40265c <ferror@plt+0x10bc>
  410c38:	ldp	x20, x19, [sp, #128]
  410c3c:	ldp	x22, x21, [sp, #112]
  410c40:	ldp	x24, x23, [sp, #96]
  410c44:	ldr	x25, [sp, #80]
  410c48:	ldp	x29, x30, [sp, #64]
  410c4c:	add	sp, sp, #0x90
  410c50:	ret
  410c54:	stp	x29, x30, [sp, #-32]!
  410c58:	ldr	x1, [x0, #144]
  410c5c:	str	x19, [sp, #16]
  410c60:	mov	x29, sp
  410c64:	cbz	x1, 410c90 <ferror@plt+0xf6f0>
  410c68:	mov	x19, x0
  410c6c:	ldr	x0, [x0]
  410c70:	bl	4110ec <ferror@plt+0xfb4c>
  410c74:	ldr	x8, [x19, #144]
  410c78:	sub	x8, x8, x0
  410c7c:	str	x8, [x19, #144]
  410c80:	mov	x0, x19
  410c84:	ldr	x19, [sp, #16]
  410c88:	ldp	x29, x30, [sp], #32
  410c8c:	b	410a34 <ferror@plt+0xf494>
  410c90:	ldr	x19, [sp, #16]
  410c94:	mov	w0, wzr
  410c98:	ldp	x29, x30, [sp], #32
  410c9c:	ret
  410ca0:	stp	x29, x30, [sp, #-32]!
  410ca4:	ldr	x8, [x0, #8]
  410ca8:	ldr	x2, [x0, #144]
  410cac:	str	x19, [sp, #16]
  410cb0:	mov	x29, sp
  410cb4:	sub	x1, x8, #0x1
  410cb8:	cmp	x2, x1
  410cbc:	b.ne	410cd0 <ferror@plt+0xf730>  // b.any
  410cc0:	ldr	x19, [sp, #16]
  410cc4:	mov	w0, wzr
  410cc8:	ldp	x29, x30, [sp], #32
  410ccc:	ret
  410cd0:	mov	x19, x0
  410cd4:	ldr	x0, [x0]
  410cd8:	mov	x3, xzr
  410cdc:	bl	410ec4 <ferror@plt+0xf924>
  410ce0:	ldr	x8, [x19, #144]
  410ce4:	add	x8, x8, x0
  410ce8:	str	x8, [x19, #144]
  410cec:	mov	x0, x19
  410cf0:	ldr	x19, [sp, #16]
  410cf4:	ldp	x29, x30, [sp], #32
  410cf8:	b	410a34 <ferror@plt+0xf494>
  410cfc:	stp	x29, x30, [sp, #-48]!
  410d00:	stp	x20, x19, [sp, #32]
  410d04:	ldr	x8, [x0, #48]
  410d08:	str	x21, [sp, #16]
  410d0c:	mov	x29, sp
  410d10:	cmp	x8, #0x2
  410d14:	b.cs	410d20 <ferror@plt+0xf780>  // b.hs, b.nlast
  410d18:	mov	w0, wzr
  410d1c:	b	410ddc <ferror@plt+0xf83c>
  410d20:	mov	x19, x0
  410d24:	ldr	x0, [x0]
  410d28:	mov	w21, w1
  410d2c:	add	x20, x19, #0x28
  410d30:	bl	402934 <ferror@plt+0x1394>
  410d34:	str	x0, [x29, #24]
  410d38:	ldr	x8, [x19, #168]
  410d3c:	ldr	x9, [x19, #48]
  410d40:	add	x2, x29, #0x18
  410d44:	mov	x0, x20
  410d48:	mvn	x8, x8
  410d4c:	add	x1, x9, x8
  410d50:	bl	401b64 <ferror@plt+0x5c4>
  410d54:	ldr	x8, [x19, #168]
  410d58:	tst	w21, #0x1
  410d5c:	mov	w9, #0x1                   	// #1
  410d60:	cneg	x9, x9, eq  // eq = none
  410d64:	add	x8, x8, x9
  410d68:	cmn	x8, #0x1
  410d6c:	str	x8, [x19, #168]
  410d70:	b.eq	410dc4 <ferror@plt+0xf824>  // b.none
  410d74:	ldr	x9, [x19, #48]
  410d78:	cmp	x8, x9
  410d7c:	b.cs	410dd0 <ferror@plt+0xf830>  // b.hs, b.nlast
  410d80:	mvn	x8, x8
  410d84:	add	x1, x9, x8
  410d88:	mov	x0, x20
  410d8c:	bl	401b54 <ferror@plt+0x5b4>
  410d90:	ldr	x20, [x0]
  410d94:	mov	x0, x20
  410d98:	bl	401270 <strlen@plt>
  410d9c:	mov	x1, x0
  410da0:	mov	x0, x19
  410da4:	mov	x2, x20
  410da8:	bl	401948 <ferror@plt+0x3a8>
  410dac:	ldr	x8, [x19, #8]
  410db0:	mov	x0, x19
  410db4:	sub	x8, x8, #0x1
  410db8:	str	x8, [x19, #144]
  410dbc:	bl	410a34 <ferror@plt+0xf494>
  410dc0:	b	410ddc <ferror@plt+0xf83c>
  410dc4:	mov	w0, wzr
  410dc8:	str	xzr, [x19, #168]
  410dcc:	b	410ddc <ferror@plt+0xf83c>
  410dd0:	sub	x8, x9, #0x1
  410dd4:	mov	w0, wzr
  410dd8:	str	x8, [x19, #168]
  410ddc:	ldp	x20, x19, [sp, #32]
  410de0:	ldr	x21, [sp, #16]
  410de4:	ldp	x29, x30, [sp], #48
  410de8:	ret
  410dec:	sub	sp, sp, #0x80
  410df0:	adrp	x1, 414000 <ferror@plt+0x12a60>
  410df4:	add	x1, x1, #0x6d6
  410df8:	mov	w0, #0x2                   	// #2
  410dfc:	mov	w2, #0x4                   	// #4
  410e00:	stp	x29, x30, [sp, #80]
  410e04:	str	x21, [sp, #96]
  410e08:	stp	x20, x19, [sp, #112]
  410e0c:	add	x29, sp, #0x50
  410e10:	bl	401410 <write@plt>
  410e14:	cmp	x0, #0x4
  410e18:	b.ne	410eac <ferror@plt+0xf90c>  // b.any
  410e1c:	mov	x20, xzr
  410e20:	add	x21, sp, #0x10
  410e24:	add	x19, x21, x20
  410e28:	mov	w2, #0x1                   	// #1
  410e2c:	mov	w0, wzr
  410e30:	mov	x1, x19
  410e34:	bl	4014e0 <read@plt>
  410e38:	cmp	x0, #0x1
  410e3c:	b.ne	410e58 <ferror@plt+0xf8b8>  // b.any
  410e40:	ldrb	w8, [x19]
  410e44:	cmp	w8, #0x52
  410e48:	b.eq	410e58 <ferror@plt+0xf8b8>  // b.none
  410e4c:	add	x20, x20, #0x1
  410e50:	cmp	x20, #0x3f
  410e54:	b.ne	410e24 <ferror@plt+0xf884>  // b.any
  410e58:	add	x8, sp, #0x10
  410e5c:	strb	wzr, [x8, x20]
  410e60:	ldrb	w8, [sp, #16]
  410e64:	cmp	w8, #0x1b
  410e68:	b.ne	410eac <ferror@plt+0xf90c>  // b.any
  410e6c:	ldrb	w8, [sp, #17]
  410e70:	cmp	w8, #0x5b
  410e74:	b.ne	410eac <ferror@plt+0xf90c>  // b.any
  410e78:	add	x8, sp, #0x10
  410e7c:	adrp	x1, 414000 <ferror@plt+0x12a60>
  410e80:	orr	x0, x8, #0x2
  410e84:	add	x1, x1, #0x6db
  410e88:	add	x2, sp, #0x8
  410e8c:	add	x3, x29, #0x18
  410e90:	bl	401520 <__isoc99_sscanf@plt>
  410e94:	cmp	w0, #0x2
  410e98:	b.ne	410eac <ferror@plt+0xf90c>  // b.any
  410e9c:	ldr	x8, [x29, #24]
  410ea0:	cmp	x8, #0x10, lsl #12
  410ea4:	csel	x0, x8, xzr, cc  // cc = lo, ul, last
  410ea8:	b	410eb0 <ferror@plt+0xf910>
  410eac:	mov	x0, #0xffffffffffffffff    	// #-1
  410eb0:	ldp	x20, x19, [sp, #112]
  410eb4:	ldr	x21, [sp, #96]
  410eb8:	ldp	x29, x30, [sp, #80]
  410ebc:	add	sp, sp, #0x80
  410ec0:	ret
  410ec4:	stp	x29, x30, [sp, #-80]!
  410ec8:	mov	x29, sp
  410ecc:	stp	x22, x21, [sp, #48]
  410ed0:	stp	x20, x19, [sp, #64]
  410ed4:	mov	x19, x2
  410ed8:	mov	x20, x1
  410edc:	mov	x21, x0
  410ee0:	add	x0, x0, x2
  410ee4:	sub	x1, x1, x2
  410ee8:	add	x2, x29, #0x1c
  410eec:	str	x25, [sp, #16]
  410ef0:	stp	x24, x23, [sp, #32]
  410ef4:	mov	x22, x3
  410ef8:	bl	411028 <ferror@plt+0xfa88>
  410efc:	adrp	x8, 413000 <ferror@plt+0x11a60>
  410f00:	ldr	x23, [x8, #1952]
  410f04:	ldr	w8, [x29, #28]
  410f08:	cbz	x23, 410f34 <ferror@plt+0xf994>
  410f0c:	adrp	x9, 411000 <ferror@plt+0xfa60>
  410f10:	add	x9, x9, #0xd38
  410f14:	mov	x10, x23
  410f18:	ldr	w11, [x9]
  410f1c:	cmp	w11, w8
  410f20:	b.hi	410f34 <ferror@plt+0xf994>  // b.pmore
  410f24:	b.eq	410f7c <ferror@plt+0xf9dc>  // b.none
  410f28:	subs	x10, x10, #0x1
  410f2c:	add	x9, x9, #0x4
  410f30:	b.ne	410f18 <ferror@plt+0xf978>  // b.any
  410f34:	cbz	x22, 410f94 <ferror@plt+0xf9f4>
  410f38:	adrp	x9, 411000 <ferror@plt+0xfa60>
  410f3c:	ldr	x10, [x9, #3376]
  410f40:	cbz	x10, 410f84 <ferror@plt+0xf9e4>
  410f44:	adrp	x9, 411000 <ferror@plt+0xfa60>
  410f48:	add	x9, x9, #0x9f0
  410f4c:	add	x11, x9, #0x4
  410f50:	mov	w9, #0x1                   	// #1
  410f54:	ldur	w12, [x11, #-4]
  410f58:	cmp	w12, w8
  410f5c:	b.hi	410f90 <ferror@plt+0xf9f0>  // b.pmore
  410f60:	ldr	w12, [x11]
  410f64:	cmp	w12, w8
  410f68:	b.cs	410f8c <ferror@plt+0xf9ec>  // b.hs, b.nlast
  410f6c:	subs	x10, x10, #0x1
  410f70:	add	x11, x11, #0x8
  410f74:	b.ne	410f54 <ferror@plt+0xf9b4>  // b.any
  410f78:	b	410f90 <ferror@plt+0xf9f0>
  410f7c:	mov	x0, xzr
  410f80:	b	411010 <ferror@plt+0xfa70>
  410f84:	mov	w9, #0x1                   	// #1
  410f88:	b	410f90 <ferror@plt+0xf9f0>
  410f8c:	mov	w9, #0x2                   	// #2
  410f90:	str	x9, [x22]
  410f94:	add	x22, x0, x19
  410f98:	cmp	x22, x20
  410f9c:	b.cs	410ffc <ferror@plt+0xfa5c>  // b.hs, b.nlast
  410fa0:	adrp	x25, 411000 <ferror@plt+0xfa60>
  410fa4:	add	x25, x25, #0xd38
  410fa8:	mov	x24, x22
  410fac:	add	x0, x21, x24
  410fb0:	sub	x1, x20, x24
  410fb4:	add	x2, x29, #0x1c
  410fb8:	bl	411028 <ferror@plt+0xfa88>
  410fbc:	cbz	x23, 41100c <ferror@plt+0xfa6c>
  410fc0:	ldr	w8, [x29, #28]
  410fc4:	mov	x9, x25
  410fc8:	mov	x10, x23
  410fcc:	ldr	w11, [x9]
  410fd0:	cmp	w11, w8
  410fd4:	b.hi	411008 <ferror@plt+0xfa68>  // b.pmore
  410fd8:	b.eq	410fec <ferror@plt+0xfa4c>  // b.none
  410fdc:	subs	x10, x10, #0x1
  410fe0:	add	x9, x9, #0x4
  410fe4:	b.ne	410fcc <ferror@plt+0xfa2c>  // b.any
  410fe8:	b	411008 <ferror@plt+0xfa68>
  410fec:	add	x24, x0, x24
  410ff0:	cmp	x24, x20
  410ff4:	b.cc	410fac <ferror@plt+0xfa0c>  // b.lo, b.ul, b.last
  410ff8:	b	411000 <ferror@plt+0xfa60>
  410ffc:	mov	x24, x22
  411000:	sub	x0, x24, x19
  411004:	b	411010 <ferror@plt+0xfa70>
  411008:	mov	x22, x24
  41100c:	sub	x0, x22, x19
  411010:	ldp	x20, x19, [sp, #64]
  411014:	ldp	x22, x21, [sp, #48]
  411018:	ldp	x24, x23, [sp, #32]
  41101c:	ldr	x25, [sp, #16]
  411020:	ldp	x29, x30, [sp], #80
  411024:	ret
  411028:	cbz	x1, 4110d4 <ferror@plt+0xfb34>
  41102c:	ldrb	w8, [x0]
  411030:	tbz	w8, #7, 4110d8 <ferror@plt+0xfb38>
  411034:	and	w9, w8, #0xe0
  411038:	cmp	w9, #0xc0
  41103c:	b.ne	411060 <ferror@plt+0xfac0>  // b.any
  411040:	cmp	x1, #0x2
  411044:	b.cc	4110d4 <ferror@plt+0xfb34>  // b.lo, b.ul, b.last
  411048:	ldrb	w9, [x0, #1]
  41104c:	mov	w0, #0x2                   	// #2
  411050:	and	w9, w9, #0x3f
  411054:	bfi	w9, w8, #6, #5
  411058:	mov	w8, w9
  41105c:	b	4110dc <ferror@plt+0xfb3c>
  411060:	and	w9, w8, #0xf0
  411064:	cmp	w9, #0xe0
  411068:	b.ne	411094 <ferror@plt+0xfaf4>  // b.any
  41106c:	cmp	x1, #0x3
  411070:	b.cc	4110d4 <ferror@plt+0xfb34>  // b.lo, b.ul, b.last
  411074:	ldrb	w9, [x0, #1]
  411078:	ldrb	w10, [x0, #2]
  41107c:	ubfiz	w8, w8, #12, #4
  411080:	mov	w0, #0x3                   	// #3
  411084:	and	w9, w9, #0x3f
  411088:	bfi	w8, w9, #6, #6
  41108c:	bfxil	w8, w10, #0, #6
  411090:	b	4110dc <ferror@plt+0xfb3c>
  411094:	and	w9, w8, #0xf8
  411098:	cmp	w9, #0xf0
  41109c:	b.ne	4110e4 <ferror@plt+0xfb44>  // b.any
  4110a0:	cmp	x1, #0x4
  4110a4:	b.cc	4110d4 <ferror@plt+0xfb34>  // b.lo, b.ul, b.last
  4110a8:	ldrb	w9, [x0, #1]
  4110ac:	ldrb	w10, [x0, #2]
  4110b0:	ldrb	w11, [x0, #3]
  4110b4:	ubfiz	w8, w8, #18, #3
  4110b8:	and	w9, w9, #0x3f
  4110bc:	and	w10, w10, #0x3f
  4110c0:	bfi	w8, w9, #12, #6
  4110c4:	bfi	w8, w10, #6, #6
  4110c8:	bfxil	w8, w11, #0, #6
  4110cc:	mov	w0, #0x4                   	// #4
  4110d0:	b	4110dc <ferror@plt+0xfb3c>
  4110d4:	mov	w8, wzr
  4110d8:	mov	w0, #0x1                   	// #1
  4110dc:	str	w8, [x2]
  4110e0:	ret
  4110e4:	mov	w8, #0xfffd                	// #65533
  4110e8:	b	4110d8 <ferror@plt+0xfb38>
  4110ec:	sub	sp, sp, #0x50
  4110f0:	stp	x29, x30, [sp, #16]
  4110f4:	stp	x24, x23, [sp, #32]
  4110f8:	stp	x22, x21, [sp, #48]
  4110fc:	stp	x20, x19, [sp, #64]
  411100:	add	x29, sp, #0x10
  411104:	cbz	x1, 4111ac <ferror@plt+0xfc0c>
  411108:	adrp	x8, 413000 <ferror@plt+0x11a60>
  41110c:	ldr	x21, [x8, #1952]
  411110:	adrp	x23, 411000 <ferror@plt+0xfa60>
  411114:	mov	x19, x1
  411118:	mov	x20, x0
  41111c:	sub	x22, x0, #0x1
  411120:	add	x23, x23, #0xd38
  411124:	mov	x8, x1
  411128:	mov	x9, x8
  41112c:	sub	x24, x9, #0x1
  411130:	cmp	x24, x8
  411134:	b.cs	411150 <ferror@plt+0xfbb0>  // b.hs, b.nlast
  411138:	ldrb	w9, [x22, x9]
  41113c:	and	w9, w9, #0xc0
  411140:	cmp	w9, #0x80
  411144:	mov	x9, x24
  411148:	b.eq	41112c <ferror@plt+0xfb8c>  // b.none
  41114c:	b	411154 <ferror@plt+0xfbb4>
  411150:	mov	x24, xzr
  411154:	sub	x1, x8, x24
  411158:	add	x0, x20, x24
  41115c:	sub	x2, x29, #0x4
  411160:	bl	411028 <ferror@plt+0xfa88>
  411164:	cbz	x21, 4111a4 <ferror@plt+0xfc04>
  411168:	ldur	w8, [x29, #-4]
  41116c:	mov	x9, x23
  411170:	mov	x10, x21
  411174:	ldr	w11, [x9]
  411178:	cmp	w11, w8
  41117c:	b.hi	4111a4 <ferror@plt+0xfc04>  // b.pmore
  411180:	b.eq	411194 <ferror@plt+0xfbf4>  // b.none
  411184:	subs	x10, x10, #0x1
  411188:	add	x9, x9, #0x4
  41118c:	b.ne	411174 <ferror@plt+0xfbd4>  // b.any
  411190:	b	4111a4 <ferror@plt+0xfc04>
  411194:	mov	x0, xzr
  411198:	mov	x8, x24
  41119c:	cbnz	x24, 411128 <ferror@plt+0xfb88>
  4111a0:	b	4111b0 <ferror@plt+0xfc10>
  4111a4:	sub	x0, x19, x24
  4111a8:	b	4111b0 <ferror@plt+0xfc10>
  4111ac:	mov	x0, xzr
  4111b0:	ldp	x20, x19, [sp, #64]
  4111b4:	ldp	x22, x21, [sp, #48]
  4111b8:	ldp	x24, x23, [sp, #32]
  4111bc:	ldp	x29, x30, [sp, #16]
  4111c0:	add	sp, sp, #0x50
  4111c4:	ret
  4111c8:	stp	x29, x30, [sp, #-48]!
  4111cc:	stp	x20, x19, [sp, #32]
  4111d0:	ldr	x8, [x0, #8]
  4111d4:	str	x21, [sp, #16]
  4111d8:	mov	x29, sp
  4111dc:	subs	x20, x8, #0x1
  4111e0:	b.eq	411220 <ferror@plt+0xfc80>  // b.none
  4111e4:	ldr	x21, [x0, #144]
  4111e8:	mov	x19, x0
  4111ec:	cmp	x21, x20
  4111f0:	b.cs	411220 <ferror@plt+0xfc80>  // b.hs, b.nlast
  4111f4:	bl	401470 <__ctype_b_loc@plt>
  4111f8:	ldr	x8, [x0]
  4111fc:	ldr	x9, [x19]
  411200:	ldrb	w10, [x9, x21]
  411204:	ldrh	w10, [x8, x10, lsl #1]
  411208:	tbz	w10, #13, 411234 <ferror@plt+0xfc94>
  41120c:	add	x21, x21, #0x1
  411210:	cmp	x20, x21
  411214:	str	x21, [x19, #144]
  411218:	b.ne	411200 <ferror@plt+0xfc60>  // b.any
  41121c:	b	411264 <ferror@plt+0xfcc4>
  411220:	ldp	x20, x19, [sp, #32]
  411224:	ldr	x21, [sp, #16]
  411228:	mov	w0, wzr
  41122c:	ldp	x29, x30, [sp], #48
  411230:	ret
  411234:	cmp	x21, x20
  411238:	b.cs	411264 <ferror@plt+0xfcc4>  // b.hs, b.nlast
  41123c:	bl	401470 <__ctype_b_loc@plt>
  411240:	ldr	x8, [x0]
  411244:	ldr	x9, [x19]
  411248:	ldrb	w10, [x9, x21]
  41124c:	ldrh	w10, [x8, x10, lsl #1]
  411250:	tbnz	w10, #13, 411264 <ferror@plt+0xfcc4>
  411254:	add	x21, x21, #0x1
  411258:	cmp	x20, x21
  41125c:	str	x21, [x19, #144]
  411260:	b.ne	411248 <ferror@plt+0xfca8>  // b.any
  411264:	mov	x0, x19
  411268:	ldp	x20, x19, [sp, #32]
  41126c:	ldr	x21, [sp, #16]
  411270:	ldp	x29, x30, [sp], #48
  411274:	b	410a34 <ferror@plt+0xf494>
  411278:	stp	x29, x30, [sp, #-32]!
  41127c:	stp	x20, x19, [sp, #16]
  411280:	ldr	x8, [x0, #8]
  411284:	mov	x29, sp
  411288:	cmp	x8, #0x1
  41128c:	b.ne	4112a0 <ferror@plt+0xfd00>  // b.any
  411290:	ldp	x20, x19, [sp, #16]
  411294:	mov	w0, wzr
  411298:	ldp	x29, x30, [sp], #32
  41129c:	ret
  4112a0:	ldr	x20, [x0, #144]
  4112a4:	mov	x19, x0
  4112a8:	cbz	x20, 411304 <ferror@plt+0xfd64>
  4112ac:	bl	401470 <__ctype_b_loc@plt>
  4112b0:	ldr	x8, [x0]
  4112b4:	ldr	x9, [x19]
  4112b8:	sub	x20, x20, #0x1
  4112bc:	ldrb	w10, [x9, x20]
  4112c0:	ldrh	w10, [x8, x10, lsl #1]
  4112c4:	tbz	w10, #13, 4112dc <ferror@plt+0xfd3c>
  4112c8:	str	x20, [x19, #144]
  4112cc:	sub	x20, x20, #0x1
  4112d0:	cmn	x20, #0x1
  4112d4:	b.ne	4112bc <ferror@plt+0xfd1c>  // b.any
  4112d8:	b	411304 <ferror@plt+0xfd64>
  4112dc:	bl	401470 <__ctype_b_loc@plt>
  4112e0:	ldr	x8, [x0]
  4112e4:	ldr	x9, [x19]
  4112e8:	ldrb	w10, [x9, x20]
  4112ec:	ldrh	w10, [x8, x10, lsl #1]
  4112f0:	tbnz	w10, #13, 411304 <ferror@plt+0xfd64>
  4112f4:	str	x20, [x19, #144]
  4112f8:	sub	x20, x20, #0x1
  4112fc:	cmn	x20, #0x1
  411300:	b.ne	4112e8 <ferror@plt+0xfd48>  // b.any
  411304:	mov	x0, x19
  411308:	ldp	x20, x19, [sp, #16]
  41130c:	ldp	x29, x30, [sp], #32
  411310:	b	410a34 <ferror@plt+0xf494>
  411314:	stp	x29, x30, [sp, #-32]!
  411318:	stp	x20, x19, [sp, #16]
  41131c:	ldr	x8, [x0, #8]
  411320:	ldr	x9, [x0, #144]
  411324:	mov	x19, x0
  411328:	mov	x29, sp
  41132c:	sub	x8, x8, #0x1
  411330:	cmp	x9, x8
  411334:	b.cs	411360 <ferror@plt+0xfdc0>  // b.hs, b.nlast
  411338:	ldr	x10, [x19]
  41133c:	mov	x20, x9
  411340:	ldrb	w11, [x10, x20]
  411344:	cmp	w11, #0x20
  411348:	b.ne	411364 <ferror@plt+0xfdc4>  // b.any
  41134c:	add	x20, x20, #0x1
  411350:	cmp	x8, x20
  411354:	b.ne	411340 <ferror@plt+0xfda0>  // b.any
  411358:	mov	x20, x8
  41135c:	b	411390 <ferror@plt+0xfdf0>
  411360:	mov	x20, x9
  411364:	cmp	x8, x20
  411368:	b.ls	411390 <ferror@plt+0xfdf0>  // b.plast
  41136c:	ldr	x10, [x19]
  411370:	ldrb	w11, [x10, x20]
  411374:	cmp	w11, #0x20
  411378:	b.eq	411394 <ferror@plt+0xfdf4>  // b.none
  41137c:	add	x20, x20, #0x1
  411380:	cmp	x8, x20
  411384:	b.ne	411370 <ferror@plt+0xfdd0>  // b.any
  411388:	mov	x20, x8
  41138c:	b	411394 <ferror@plt+0xfdf4>
  411390:	ldr	x10, [x19]
  411394:	add	x0, x10, x9
  411398:	add	x1, x10, x20
  41139c:	sub	x2, x8, x20
  4113a0:	bl	401260 <memmove@plt>
  4113a4:	ldr	x8, [x19, #144]
  4113a8:	ldr	x9, [x19, #8]
  4113ac:	mov	x0, x19
  4113b0:	sub	x8, x8, x20
  4113b4:	add	x8, x8, x9
  4113b8:	str	x8, [x19, #8]
  4113bc:	ldp	x20, x19, [sp, #16]
  4113c0:	ldp	x29, x30, [sp], #32
  4113c4:	b	410a34 <ferror@plt+0xf494>
  4113c8:	stp	x29, x30, [sp, #-64]!
  4113cc:	mov	x29, sp
  4113d0:	stp	x19, x20, [sp, #16]
  4113d4:	adrp	x20, 426000 <ferror@plt+0x24a60>
  4113d8:	add	x20, x20, #0xdf0
  4113dc:	stp	x21, x22, [sp, #32]
  4113e0:	adrp	x21, 426000 <ferror@plt+0x24a60>
  4113e4:	add	x21, x21, #0xde8
  4113e8:	sub	x20, x20, x21
  4113ec:	mov	w22, w0
  4113f0:	stp	x23, x24, [sp, #48]
  4113f4:	mov	x23, x1
  4113f8:	mov	x24, x2
  4113fc:	bl	401210 <memcpy@plt-0x40>
  411400:	cmp	xzr, x20, asr #3
  411404:	b.eq	411430 <ferror@plt+0xfe90>  // b.none
  411408:	asr	x20, x20, #3
  41140c:	mov	x19, #0x0                   	// #0
  411410:	ldr	x3, [x21, x19, lsl #3]
  411414:	mov	x2, x24
  411418:	add	x19, x19, #0x1
  41141c:	mov	x1, x23
  411420:	mov	w0, w22
  411424:	blr	x3
  411428:	cmp	x20, x19
  41142c:	b.ne	411410 <ferror@plt+0xfe70>  // b.any
  411430:	ldp	x19, x20, [sp, #16]
  411434:	ldp	x21, x22, [sp, #32]
  411438:	ldp	x23, x24, [sp, #48]
  41143c:	ldp	x29, x30, [sp], #64
  411440:	ret
  411444:	nop
  411448:	ret
  41144c:	nop
  411450:	mov	x2, x1
  411454:	mov	w1, w0
  411458:	mov	w0, #0x0                   	// #0
  41145c:	b	401510 <__fxstat@plt>

Disassembly of section .fini:

0000000000411460 <.fini>:
  411460:	stp	x29, x30, [sp, #-16]!
  411464:	mov	x29, sp
  411468:	ldp	x29, x30, [sp], #16
  41146c:	ret
