

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed May 26 18:08:31 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.73|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  515|  515|  122|  122| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |  121|  121|  121|  121|   none  |
        |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |  121|  121|  121|  121|   none  |
        |write_data_U0            |write_data            |   67|   67|   67|   67|   none  |
        |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |   67|   67|   67|   67|   none  |
        |read_data_U0             |read_data             |   67|   67|   67|   67|   none  |
        |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |   67|   67|   67|   67|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     16|    1662|   1300|
|Memory           |        6|      -|    1024|     64|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|      16|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|     16|    2702|   1582|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      7|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Loop_Col_DCT_Loop_pr_U0  |Loop_Col_DCT_Loop_pr  |        0|      8|  748|  297|
    |Loop_Row_DCT_Loop_pr_U0  |Loop_Row_DCT_Loop_pr  |        0|      8|  748|  297|
    |Loop_Xpose_Col_Outer_U0  |Loop_Xpose_Col_Outer  |        0|      0|   40|  184|
    |Loop_Xpose_Row_Outer_U0  |Loop_Xpose_Row_Outer  |        0|      0|   41|  169|
    |read_data_U0             |read_data             |        0|      0|   44|  169|
    |write_data_U0            |write_data            |        0|      0|   41|  184|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16| 1662| 1300|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_0_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_1_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_2_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_3_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_4_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_5_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_6_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |col_inbuf_7_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_0_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_1_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_2_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_3_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_4_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_5_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_6_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |buf_2d_in_7_U   |dct_col_inbuf_0   |        0|  64|   4|     8|   16|     2|          256|
    |row_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |col_outbuf_i_U  |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    |buf_2d_out_U    |dct_row_outbuf_i  |        2|   0|   0|    64|   16|     2|         2048|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                  |        6|1024|  64|   320|  304|    38|        10240|
    +----------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_Col_DCT_Loop_pr_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |Loop_Row_DCT_Loop_pr_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |Loop_Xpose_Row_Outer_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_0          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_1          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_2          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_3          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_4          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_5          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_6          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_7          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_0          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_1          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_2          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_3          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_4          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_5          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_6          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_col_inbuf_7          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                              |    and   |      0|  0|   2|           1|           1|
    |read_data_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_0    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_0    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_1    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_2    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_3    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_4    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_5    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_6    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_col_inbuf_7    |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  74|          37|          37|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_col_inbuf_7  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 144|         32|   16|         32|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_col_inbuf_7  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 16|   0|   16|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: row_outbuf_i (14)  [1/1] 3.25ns
codeRepl:3  %row_outbuf_i = alloca [64 x i16], align 2

ST_1: col_outbuf_i (15)  [1/1] 3.25ns
codeRepl:4  %col_outbuf_i = alloca [64 x i16], align 2

ST_1: col_inbuf_0 (16)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:5  %col_inbuf_0 = alloca [8 x i16], align 2

ST_1: col_inbuf_1 (17)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:6  %col_inbuf_1 = alloca [8 x i16], align 2

ST_1: col_inbuf_2 (18)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:7  %col_inbuf_2 = alloca [8 x i16], align 2

ST_1: col_inbuf_3 (19)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:8  %col_inbuf_3 = alloca [8 x i16], align 2

ST_1: col_inbuf_4 (20)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:9  %col_inbuf_4 = alloca [8 x i16], align 2

ST_1: col_inbuf_5 (21)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:10  %col_inbuf_5 = alloca [8 x i16], align 2

ST_1: col_inbuf_6 (22)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:11  %col_inbuf_6 = alloca [8 x i16], align 2

ST_1: col_inbuf_7 (23)  [1/1] 2.32ns  loc: dct.c:27->dct.c:87
codeRepl:12  %col_inbuf_7 = alloca [8 x i16], align 2

ST_1: buf_2d_in_0 (25)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:14  %buf_2d_in_0 = alloca [8 x i16], align 2

ST_1: buf_2d_in_1 (26)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:15  %buf_2d_in_1 = alloca [8 x i16], align 2

ST_1: buf_2d_in_2 (27)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:16  %buf_2d_in_2 = alloca [8 x i16], align 2

ST_1: buf_2d_in_3 (28)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:17  %buf_2d_in_3 = alloca [8 x i16], align 2

ST_1: buf_2d_in_4 (29)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:18  %buf_2d_in_4 = alloca [8 x i16], align 2

ST_1: buf_2d_in_5 (30)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:19  %buf_2d_in_5 = alloca [8 x i16], align 2

ST_1: buf_2d_in_6 (31)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:20  %buf_2d_in_6 = alloca [8 x i16], align 2

ST_1: buf_2d_in_7 (32)  [1/1] 2.32ns  loc: dct.c:81
codeRepl:21  %buf_2d_in_7 = alloca [8 x i16], align 2

ST_1: buf_2d_out (33)  [1/1] 3.25ns  loc: dct.c:82
codeRepl:22  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_32 (34)  [2/2] 0.00ns  loc: dct.c:85
codeRepl:23  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_33 (34)  [1/2] 0.00ns  loc: dct.c:85
codeRepl:23  call fastcc void @read_data([64 x i16]* %input_r, [8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7) nounwind


 <State 3>: 0.00ns
ST_3: StgValue_34 (35)  [2/2] 0.00ns
codeRepl:24  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %row_outbuf_i)


 <State 4>: 0.00ns
ST_4: StgValue_35 (35)  [1/2] 0.00ns
codeRepl:24  call fastcc void @Loop_Row_DCT_Loop_pr([8 x i16]* %buf_2d_in_0, [8 x i16]* %buf_2d_in_1, [8 x i16]* %buf_2d_in_2, [8 x i16]* %buf_2d_in_3, [8 x i16]* %buf_2d_in_4, [8 x i16]* %buf_2d_in_5, [8 x i16]* %buf_2d_in_6, [8 x i16]* %buf_2d_in_7, [64 x i16]* %row_outbuf_i)


 <State 5>: 0.00ns
ST_5: StgValue_36 (36)  [2/2] 0.00ns
codeRepl:25  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7)


 <State 6>: 0.00ns
ST_6: StgValue_37 (36)  [1/2] 0.00ns
codeRepl:25  call fastcc void @Loop_Xpose_Row_Outer([64 x i16]* %row_outbuf_i, [8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7)


 <State 7>: 0.00ns
ST_7: StgValue_38 (37)  [2/2] 0.00ns
codeRepl:26  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, [64 x i16]* %col_outbuf_i)


 <State 8>: 0.00ns
ST_8: StgValue_39 (37)  [1/2] 0.00ns
codeRepl:26  call fastcc void @Loop_Col_DCT_Loop_pr([8 x i16]* %col_inbuf_0, [8 x i16]* %col_inbuf_1, [8 x i16]* %col_inbuf_2, [8 x i16]* %col_inbuf_3, [8 x i16]* %col_inbuf_4, [8 x i16]* %col_inbuf_5, [8 x i16]* %col_inbuf_6, [8 x i16]* %col_inbuf_7, [64 x i16]* %col_outbuf_i)


 <State 9>: 0.00ns
ST_9: StgValue_40 (38)  [2/2] 0.00ns
codeRepl:27  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 10>: 0.00ns
ST_10: StgValue_41 (38)  [1/2] 0.00ns
codeRepl:27  call fastcc void @Loop_Xpose_Col_Outer([64 x i16]* %col_outbuf_i, [64 x i16]* %buf_2d_out)


 <State 11>: 0.00ns
ST_11: StgValue_42 (39)  [2/2] 0.00ns  loc: dct.c:90
codeRepl:28  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind


 <State 12>: 0.00ns
ST_12: StgValue_43 (11)  [1/1] 0.00ns  loc: dct.c:80
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: StgValue_44 (12)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_12: StgValue_45 (13)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_12: StgValue_46 (24)  [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_12: StgValue_47 (39)  [1/2] 0.00ns  loc: dct.c:90
codeRepl:28  call fastcc void @write_data([64 x i16]* %buf_2d_out, [64 x i16]* %output_r) nounwind

ST_12: StgValue_48 (40)  [1/1] 0.00ns  loc: dct.c:91
codeRepl:29  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf_i (alloca              ) [ 0011111000000]
col_outbuf_i (alloca              ) [ 0011111111100]
col_inbuf_0  (alloca              ) [ 0011111110000]
col_inbuf_1  (alloca              ) [ 0011111110000]
col_inbuf_2  (alloca              ) [ 0011111110000]
col_inbuf_3  (alloca              ) [ 0011111110000]
col_inbuf_4  (alloca              ) [ 0011111110000]
col_inbuf_5  (alloca              ) [ 0011111110000]
col_inbuf_6  (alloca              ) [ 0011111110000]
col_inbuf_7  (alloca              ) [ 0011111110000]
buf_2d_in_0  (alloca              ) [ 0011100000000]
buf_2d_in_1  (alloca              ) [ 0011100000000]
buf_2d_in_2  (alloca              ) [ 0011100000000]
buf_2d_in_3  (alloca              ) [ 0011100000000]
buf_2d_in_4  (alloca              ) [ 0011100000000]
buf_2d_in_5  (alloca              ) [ 0011100000000]
buf_2d_in_6  (alloca              ) [ 0011100000000]
buf_2d_in_7  (alloca              ) [ 0011100000000]
buf_2d_out   (alloca              ) [ 0011111111111]
StgValue_33  (call                ) [ 0000000000000]
StgValue_35  (call                ) [ 0000000000000]
StgValue_37  (call                ) [ 0000000000000]
StgValue_39  (call                ) [ 0000000000000]
StgValue_41  (call                ) [ 0000000000000]
StgValue_43  (specdataflowpipeline) [ 0000000000000]
StgValue_44  (specbitsmap         ) [ 0000000000000]
StgValue_45  (specbitsmap         ) [ 0000000000000]
StgValue_46  (spectopmodule       ) [ 0000000000000]
StgValue_47  (call                ) [ 0000000000000]
StgValue_48  (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Row_DCT_Loop_pr"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Row_Outer"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Col_DCT_Loop_pr"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_Xpose_Col_Outer"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="row_outbuf_i_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="col_outbuf_i_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="col_inbuf_0_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="col_inbuf_1_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="col_inbuf_2_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col_inbuf_3_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_3/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="col_inbuf_4_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="col_inbuf_5_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="col_inbuf_6_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="col_inbuf_7_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf_7/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_2d_in_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="buf_2d_in_1_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_2_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="buf_2d_in_3_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_2d_in_4_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_in_5_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_2d_in_6_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buf_2d_in_7_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="buf_2d_out_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_Loop_Row_DCT_Loop_pr_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="131" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="10" bw="14" slack="0"/>
<pin id="134" dir="0" index="11" bw="15" slack="0"/>
<pin id="135" dir="0" index="12" bw="15" slack="0"/>
<pin id="136" dir="0" index="13" bw="15" slack="0"/>
<pin id="137" dir="0" index="14" bw="15" slack="0"/>
<pin id="138" dir="0" index="15" bw="15" slack="0"/>
<pin id="139" dir="0" index="16" bw="15" slack="0"/>
<pin id="140" dir="0" index="17" bw="15" slack="0"/>
<pin id="141" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_Loop_Col_DCT_Loop_pr_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="10" bw="14" slack="0"/>
<pin id="163" dir="0" index="11" bw="15" slack="0"/>
<pin id="164" dir="0" index="12" bw="15" slack="0"/>
<pin id="165" dir="0" index="13" bw="15" slack="0"/>
<pin id="166" dir="0" index="14" bw="15" slack="0"/>
<pin id="167" dir="0" index="15" bw="15" slack="0"/>
<pin id="168" dir="0" index="16" bw="15" slack="0"/>
<pin id="169" dir="0" index="17" bw="15" slack="0"/>
<pin id="170" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_data_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/11 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_Loop_Xpose_Col_Outer_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/9 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_read_data_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="0" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="0" index="3" bw="16" slack="0"/>
<pin id="198" dir="0" index="4" bw="16" slack="0"/>
<pin id="199" dir="0" index="5" bw="16" slack="0"/>
<pin id="200" dir="0" index="6" bw="16" slack="0"/>
<pin id="201" dir="0" index="7" bw="16" slack="0"/>
<pin id="202" dir="0" index="8" bw="16" slack="0"/>
<pin id="203" dir="0" index="9" bw="16" slack="0"/>
<pin id="204" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_Loop_Xpose_Row_Outer_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="221" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="223" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="224" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="226" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="122" pin=10"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="122" pin=11"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="122" pin=12"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="122" pin=13"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="122" pin=14"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="122" pin=15"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="122" pin=16"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="122" pin=17"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="151" pin=10"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="151" pin=11"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="151" pin=12"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="151" pin=13"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="151" pin=14"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="151" pin=15"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="151" pin=16"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="151" pin=17"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="207"><net_src comp="86" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="208"><net_src comp="90" pin="1"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="94" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="210"><net_src comp="98" pin="1"/><net_sink comp="193" pin=5"/></net>

<net id="211"><net_src comp="102" pin="1"/><net_sink comp="193" pin=6"/></net>

<net id="212"><net_src comp="106" pin="1"/><net_sink comp="193" pin=7"/></net>

<net id="213"><net_src comp="110" pin="1"/><net_sink comp="193" pin=8"/></net>

<net id="214"><net_src comp="114" pin="1"/><net_sink comp="193" pin=9"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="215" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 12 }
 - Input state : 
	Port: dct : input_r | {1 2 }
	Port: dct : dct_coeff_table_0 | {3 4 7 8 }
	Port: dct : dct_coeff_table_1 | {3 4 7 8 }
	Port: dct : dct_coeff_table_2 | {3 4 7 8 }
	Port: dct : dct_coeff_table_3 | {3 4 7 8 }
	Port: dct : dct_coeff_table_4 | {3 4 7 8 }
	Port: dct : dct_coeff_table_5 | {3 4 7 8 }
	Port: dct : dct_coeff_table_6 | {3 4 7 8 }
	Port: dct : dct_coeff_table_7 | {3 4 7 8 }
  - Chain level:
	State 1
		StgValue_32 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_Loop_Row_DCT_Loop_pr_fu_122 |    8    |  21.228 |   583   |   247   |
|          | grp_Loop_Col_DCT_Loop_pr_fu_151 |    8    |  21.228 |   583   |   247   |
|   call   |      grp_write_data_fu_180      |    0    |  1.769  |    50   |    94   |
|          | grp_Loop_Xpose_Col_Outer_fu_187 |    0    |  1.769  |    41   |    94   |
|          |       grp_read_data_fu_193      |    0    |  1.769  |    47   |    79   |
|          | grp_Loop_Xpose_Row_Outer_fu_215 |    0    |  1.769  |    44   |    79   |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    16   |  49.532 |   1348  |   840   |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|   buf_2d_in_0   |    0   |   64   |    4   |
|   buf_2d_in_1   |    0   |   64   |    4   |
|   buf_2d_in_2   |    0   |   64   |    4   |
|   buf_2d_in_3   |    0   |   64   |    4   |
|   buf_2d_in_4   |    0   |   64   |    4   |
|   buf_2d_in_5   |    0   |   64   |    4   |
|   buf_2d_in_6   |    0   |   64   |    4   |
|   buf_2d_in_7   |    0   |   64   |    4   |
|    buf_2d_out   |    2   |    0   |    0   |
|   col_inbuf_0   |    0   |   64   |    4   |
|   col_inbuf_1   |    0   |   64   |    4   |
|   col_inbuf_2   |    0   |   64   |    4   |
|   col_inbuf_3   |    0   |   64   |    4   |
|   col_inbuf_4   |    0   |   64   |    4   |
|   col_inbuf_5   |    0   |   64   |    4   |
|   col_inbuf_6   |    0   |   64   |    4   |
|   col_inbuf_7   |    0   |   64   |    4   |
|   col_outbuf_i  |    2   |    0   |    0   |
|dct_coeff_table_0|    0   |   28   |    4   |
|dct_coeff_table_1|    0   |   30   |    4   |
|dct_coeff_table_2|    0   |   30   |    4   |
|dct_coeff_table_3|    0   |   30   |    4   |
|dct_coeff_table_4|    0   |   30   |    4   |
|dct_coeff_table_5|    0   |   30   |    4   |
|dct_coeff_table_6|    0   |   30   |    4   |
|dct_coeff_table_7|    0   |   30   |    4   |
|   row_outbuf_i  |    2   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |    6   |  1262  |   96   |
+-----------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   49   |  1348  |   840  |
|   Memory  |    6   |    -   |    -   |  1262  |   96   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   16   |   49   |  2610  |   936  |
+-----------+--------+--------+--------+--------+--------+
