Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon May 22 16:19:15 2017
| Host         : ColeIdeapad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FULL_FT_CNTR_timing_summary_routed.rpt -rpx FULL_FT_CNTR_timing_summary_routed.rpx
| Design       : FULL_FT_CNTR
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK_DIV/tmp_clks_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.643        0.000                      0                   64        0.322        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.643        0.000                      0                   64        0.322        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.890ns (18.646%)  route 3.883ns (81.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.960     9.920    CLK_DIV/tmp_clks
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    CLK_DIV/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.890ns (18.646%)  route 3.883ns (81.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.960     9.920    CLK_DIV/tmp_clks
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    CLK_DIV/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.890ns (18.646%)  route 3.883ns (81.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.960     9.920    CLK_DIV/tmp_clks
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[27]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    CLK_DIV/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.890ns (18.646%)  route 3.883ns (81.354%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.960     9.920    CLK_DIV/tmp_clks
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507    14.848    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[28]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    CLK_DIV/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.203%)  route 3.745ns (80.797%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.822     9.782    CLK_DIV/tmp_clks
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    CLK_DIV/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.203%)  route 3.745ns (80.797%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.822     9.782    CLK_DIV/tmp_clks
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    CLK_DIV/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.203%)  route 3.745ns (80.797%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.822     9.782    CLK_DIV/tmp_clks
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    CLK_DIV/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.203%)  route 3.745ns (80.797%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.822     9.782    CLK_DIV/tmp_clks
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y20         FDRE (Setup_fdre_C_R)       -0.524    14.564    CLK_DIV/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.890ns (19.914%)  route 3.579ns (80.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.656     9.617    CLK_DIV/tmp_clks
    SLICE_X64Y16         FDRE                                         r  CLK_DIV/div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  CLK_DIV/div_cnt_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    CLK_DIV/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 CLK_DIV/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.890ns (19.914%)  route 3.579ns (80.086%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  CLK_DIV/div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.326     6.991    CLK_DIV/div_cnt[19]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.115 f  CLK_DIV/div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.634     7.750    CLK_DIV/div_cnt[0]_i_6_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.874 f  CLK_DIV/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.963     8.836    CLK_DIV/div_cnt[0]_i_2_n_0
    SLICE_X65Y16         LUT4 (Prop_lut4_I3_O)        0.124     8.960 r  CLK_DIV/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.656     9.617    CLK_DIV/tmp_clks
    SLICE_X64Y16         FDRE                                         r  CLK_DIV/div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK_in (IN)
                         net (fo=0)                   0.000    10.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.853    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  CLK_DIV/div_cnt_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524    14.568    CLK_DIV/div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  4.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CLK_DIV/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.177     1.816    CLK_DIV/div_cnt[1]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.931 r  CLK_DIV/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.931    CLK_DIV/data0[1]
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    CLK_DIV/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  CLK_DIV/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  CLK_DIV/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.184     1.820    CLK_DIV/div_cnt[12]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.929 r  CLK_DIV/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.929    CLK_DIV/data0[12]
    SLICE_X64Y17         FDRE                                         r  CLK_DIV/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y17         FDRE                                         r  CLK_DIV/div_cnt_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134     1.606    CLK_DIV/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  CLK_DIV/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  CLK_DIV/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.184     1.819    CLK_DIV/div_cnt[16]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.928 r  CLK_DIV/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.928    CLK_DIV/data0[16]
    SLICE_X64Y18         FDRE                                         r  CLK_DIV/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  CLK_DIV/div_cnt_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134     1.605    CLK_DIV/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CLK_DIV/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.184     1.818    CLK_DIV/div_cnt[20]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.927 r  CLK_DIV/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.927    CLK_DIV/data0[20]
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y19         FDRE                                         r  CLK_DIV/div_cnt_reg[20]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134     1.604    CLK_DIV/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CLK_DIV/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.184     1.816    CLK_DIV/div_cnt[28]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.925 r  CLK_DIV/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.925    CLK_DIV/data0[28]
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.981    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  CLK_DIV/div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    CLK_DIV/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  CLK_DIV/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  CLK_DIV/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.184     1.821    CLK_DIV/div_cnt[8]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.930 r  CLK_DIV/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.930    CLK_DIV/data0[8]
    SLICE_X64Y16         FDRE                                         r  CLK_DIV/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  CLK_DIV/div_cnt_reg[8]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.607    CLK_DIV/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  CLK_DIV/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.817    CLK_DIV/div_cnt[24]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.926 r  CLK_DIV/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.926    CLK_DIV/data0[24]
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  CLK_DIV/div_cnt_reg[24]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134     1.603    CLK_DIV/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CLK_DIV/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.184     1.822    CLK_DIV/div_cnt[4]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.931 r  CLK_DIV/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.931    CLK_DIV/data0[4]
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    CLK_DIV/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.468    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CLK_DIV/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.183     1.815    CLK_DIV/div_cnt[29]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.930 r  CLK_DIV/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.930    CLK_DIV/data0[29]
    SLICE_X64Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  CLK_DIV/div_cnt_reg[29]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    CLK_DIV/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 CLK_DIV/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.314ns (63.890%)  route 0.177ns (36.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  CLK_DIV/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.177     1.816    CLK_DIV/div_cnt[1]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.966 r  CLK_DIV/div_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.966    CLK_DIV/data0[2]
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK_in (IN)
                         net (fo=0)                   0.000     0.000    CLK_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_in_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_in_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    CLK_DIV/CLK_in_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  CLK_DIV/div_cnt_reg[2]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.608    CLK_DIV/div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   CLK_DIV/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   CLK_DIV/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   CLK_DIV/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   CLK_DIV/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   CLK_DIV/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   CLK_DIV/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   CLK_DIV/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   CLK_DIV/div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   CLK_DIV/div_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   CLK_DIV/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   CLK_DIV/div_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   CLK_DIV/div_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   CLK_DIV/div_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   CLK_DIV/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   CLK_DIV/div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   CLK_DIV/div_cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   CLK_DIV/div_cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   CLK_DIV/div_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   CLK_DIV/div_cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   CLK_DIV/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   CLK_DIV/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   CLK_DIV/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   CLK_DIV/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   CLK_DIV/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   CLK_DIV/div_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK_DIV/div_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   CLK_DIV/div_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK_DIV/div_cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   CLK_DIV/div_cnt_reg[31]/C



