{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 18:37:48 2017 " "Info: Processing started: Sat Jun 03 18:37:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectGuitar -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectGuitar -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UARTIn.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UARTIn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTIn-UARTIn_bhv " "Info: Found design unit 1: UARTIn-UARTIn_bhv" {  } { { "UARTIn.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/UARTIn.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UARTIn " "Info: Found entity 1: UARTIn" {  } { { "UARTIn.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/UARTIn.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divEven.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divEven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divEven-behav " "Info: Found design unit 1: divEven-behav" {  } { { "divEven.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/divEven.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divEven " "Info: Found entity 1: divEven" {  } { { "divEven.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/divEven.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-rtl " "Info: Found design unit 1: Keyboard-rtl" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behave " "Info: Found design unit 1: seg7-behave" {  } { { "seg7.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/seg7.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/seg7.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main_bhv " "Info: Found design unit 1: main-main_bhv" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/uart.vhd " "Warning: Can't analyze file -- file Y:/workspace/course/2.2/shushe/ProjectGuitar/src/uart.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_package.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file constant_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions " "Info: Found design unit 1: definitions" {  } { { "constant_package.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/constant_package.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UARTInAdapter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UARTInAdapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTInAdapter-UARTInAdapter_bhv " "Info: Found design unit 1: UARTInAdapter-UARTInAdapter_bhv" {  } { { "UARTInAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/UARTInAdapter.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UARTInAdapter " "Info: Found entity 1: UARTInAdapter" {  } { { "UARTInAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/UARTInAdapter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "FreqDiv Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd " "Warning: Entity \"FreqDiv\" obtained from \"Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FreqDiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file FreqDiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDiv-FreqDiv_bhv " "Info: Found design unit 1: FreqDiv-FreqDiv_bhv" {  } { { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FreqDiv " "Info: Found entity 1: FreqDiv" {  } { { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UARTOutAdapter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file UARTOutAdapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTOutAdapter-UARTOutAdapter_bhv " "Info: Found design unit 1: UARTOutAdapter-UARTOutAdapter_bhv" {  } { { "UARTOutAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/UARTOutAdapter.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UARTOutAdapter " "Info: Found entity 1: UARTOutAdapter" {  } { { "UARTOutAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/UARTOutAdapter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TXD main.vhd(10) " "Warning (10541): VHDL Signal Declaration warning at main.vhd(10): used implicit default value for signal \"TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_cnt main.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at main.vhd(12): used implicit default value for signal \"o_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1000 main.vhd(109) " "Warning (10036): Verilog HDL or VHDL warning at main.vhd(109): object \"clk_1000\" assigned a value but never read" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1 main.vhd(109) " "Warning (10036): Verilog HDL or VHDL warning at main.vhd(109): object \"clk_1\" assigned a value but never read" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_kb_clk main.vhd(117) " "Warning (10036): Verilog HDL or VHDL warning at main.vhd(117): object \"a_kb_clk\" assigned a value but never read" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t_TX_BV main.vhd(120) " "Warning (10541): VHDL Signal Declaration warning at main.vhd(120): used implicit default value for signal \"t_TX_BV\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "KeyboardInput.vhd 2 1 " "Warning: Using design file KeyboardInput.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardInput-behave " "Info: Found design unit 1: KeyboardInput-behave" {  } { { "KeyboardInput.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardInput.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardInput " "Info: Found entity 1: KeyboardInput" {  } { { "KeyboardInput.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardInput.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardInput KeyboardInput:u0 " "Info: Elaborating entity \"KeyboardInput\" for hierarchy \"KeyboardInput:u0\"" {  } { { "main.vhd" "u0" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard KeyboardInput:u0\|Keyboard:u0 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"KeyboardInput:u0\|Keyboard:u0\"" {  } { { "KeyboardInput.vhd" "u0" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardInput.vhd" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[0\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[0\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[1\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[1\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[2\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[2\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[3\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[3\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[4\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[4\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[5\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[5\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[6\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[6\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "scancode\[7\] Keyboard.vhd(30) " "Info (10041): Inferred latch for \"scancode\[7\]\" at Keyboard.vhd(30)" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 KeyboardInput:u0\|seg7:u1 " "Info: Elaborating entity \"seg7\" for hierarchy \"KeyboardInput:u0\|seg7:u1\"" {  } { { "KeyboardInput.vhd" "u1" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardInput.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "KeyboardAdapter.vhd 2 1 " "Warning: Using design file KeyboardAdapter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardAdapter-KeyboardAdapter_bhv " "Info: Found design unit 1: KeyboardAdapter-KeyboardAdapter_bhv" {  } { { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardAdapter " "Info: Found entity 1: KeyboardAdapter" {  } { { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardAdapter KeyboardAdapter:u1 " "Info: Elaborating entity \"KeyboardAdapter\" for hierarchy \"KeyboardAdapter:u1\"" {  } { { "main.vhd" "u1" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDiv FreqDiv:fd_inst1 " "Info: Elaborating entity \"FreqDiv\" for hierarchy \"FreqDiv:fd_inst1\"" {  } { { "main.vhd" "fd_inst1" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDiv FreqDiv:fd_inst2 " "Info: Elaborating entity \"FreqDiv\" for hierarchy \"FreqDiv:fd_inst2\"" {  } { { "main.vhd" "fd_inst2" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDiv FreqDiv:fd_inst3 " "Info: Elaborating entity \"FreqDiv\" for hierarchy \"FreqDiv:fd_inst3\"" {  } { { "main.vhd" "fd_inst3" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "TXD GND " "Warning (13410): Pin \"TXD\" is stuck at GND" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "clk_out GND " "Warning (13410): Pin \"clk_out\" is stuck at GND" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_cnt\[0\] GND " "Warning (13410): Pin \"o_cnt\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_cnt\[1\] GND " "Warning (13410): Pin \"o_cnt\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "o_cnt\[2\] GND " "Warning (13410): Pin \"o_cnt\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD " "Warning (15610): No output dependent on input pin \"RXD\"" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "click " "Warning (15610): No output dependent on input pin \"click\"" {  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Info: Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Info: Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 18:37:50 2017 " "Info: Processing ended: Sat Jun 03 18:37:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 18:37:51 2017 " "Info: Processing started: Sat Jun 03 18:37:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjectGuitar -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjectGuitar -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 32 " "Warning: No exact pin location assignment(s) for 3 pins of 32 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_cnt\[0\] " "Info: Pin o_cnt\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { o_cnt[0] } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_cnt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_cnt\[1\] " "Info: Pin o_cnt\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { o_cnt[1] } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_cnt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_cnt\[2\] " "Info: Pin o_cnt\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { o_cnt[2] } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_cnt[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FreqDiv:fd_inst1\|output  " "Info: Automatically promoted node FreqDiv:fd_inst1\|output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyboardInput:u0\|Keyboard:u0\|fok " "Info: Destination node KeyboardInput:u0\|Keyboard:u0\|fok" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardInput:u0|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FreqDiv:fd_inst1\|output~0 " "Info: Destination node FreqDiv:fd_inst1\|output~0" {  } { { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FreqDiv:fd_inst1|output~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FreqDiv:fd_inst1|output } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KeyboardInput:u0\|Keyboard:u0\|fok  " "Info: Automatically promoted node KeyboardInput:u0\|Keyboard:u0\|fok " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyboardAdapter:u1\|\\receive_trigger:l_clk " "Info: Destination node KeyboardAdapter:u1\|\\receive_trigger:l_clk" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardAdapter:u1|\receive_trigger:l_clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyboardAdapter:u1\|o_triggeredString\[0\]~8 " "Info: Destination node KeyboardAdapter:u1\|o_triggeredString\[0\]~8" {  } { { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardAdapter:u1|o_triggeredString[0]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyboardAdapter:u1\|\\receive_trigger:ignore_status~0 " "Info: Destination node KeyboardAdapter:u1\|\\receive_trigger:ignore_status~0" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardAdapter:u1|\receive_trigger:ignore_status~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardInput:u0|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 0 3 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 59 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  59 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 52 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 48 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 2 48 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 24 22 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register KeyboardInput:u0\|Keyboard:u0\|scancode\[7\] register KeyboardAdapter:u1\|o_triggeredString\[0\] -301 ps " "Info: Slack time is -301 ps between source register \"KeyboardInput:u0\|Keyboard:u0\|scancode\[7\]\" and destination register \"KeyboardAdapter:u1\|o_triggeredString\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.268 ns + Largest register register " "Info: + Largest register to register requirement is 3.268 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 5.517 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_100m\" to destination register is 5.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_100m 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns FreqDiv:fd_inst1\|output 2 REG Unassigned 3 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 3.403 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB Unassigned 29 " "Info: 3: + IC(0.989 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 5.517 ns KeyboardAdapter:u1\|o_triggeredString\[0\] 4 REG Unassigned 7 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 5.517 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 45.13 % ) " "Info: Total cell delay = 2.490 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 54.87 % ) " "Info: Total interconnect delay = 3.027 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 5.517 ns   Longest register " "Info:   Longest clock path from clock \"clk_100m\" to destination register is 5.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_100m 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns FreqDiv:fd_inst1\|output 2 REG Unassigned 3 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 3.403 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB Unassigned 29 " "Info: 3: + IC(0.989 ns) + CELL(0.000 ns) = 3.403 ns; Loc. = Unassigned; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 5.517 ns KeyboardAdapter:u1\|o_triggeredString\[0\] 4 REG Unassigned 7 " "Info: 4: + IC(1.448 ns) + CELL(0.666 ns) = 5.517 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.114 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 45.13 % ) " "Info: Total cell delay = 2.490 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.027 ns ( 54.87 % ) " "Info: Total interconnect delay = 3.027 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m source 7.289 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_100m\" to source register is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_100m 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns FreqDiv:fd_inst1\|output 2 REG Unassigned 3 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 3.817 ns KeyboardInput:u0\|Keyboard:u0\|fok 3 REG Unassigned 4 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 3.817 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.403 ns" { FreqDiv:fd_inst1|output KeyboardInput:u0|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 4.806 ns KeyboardInput:u0\|Keyboard:u0\|fok~clkctrl 4 COMB Unassigned 8 " "Info: 4: + IC(0.989 ns) + CELL(0.000 ns) = 4.806 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'KeyboardInput:u0\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { KeyboardInput:u0|Keyboard:u0|fok KeyboardInput:u0|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 7.289 ns KeyboardInput:u0\|Keyboard:u0\|scancode\[7\] 5 REG Unassigned 10 " "Info: 5: + IC(2.277 ns) + CELL(0.206 ns) = 7.289 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|scancode\[7\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { KeyboardInput:u0|Keyboard:u0|fok~clkctrl KeyboardInput:u0|Keyboard:u0|scancode[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 41.16 % ) " "Info: Total cell delay = 3.000 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 58.84 % ) " "Info: Total interconnect delay = 4.289 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m source 7.289 ns   Longest register " "Info:   Longest clock path from clock \"clk_100m\" to source register is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_100m 1 CLK Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.970 ns) 2.414 ns FreqDiv:fd_inst1\|output 2 REG Unassigned 3 " "Info: 2: + IC(0.590 ns) + CELL(0.970 ns) = 2.414 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 3.817 ns KeyboardInput:u0\|Keyboard:u0\|fok 3 REG Unassigned 4 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 3.817 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.403 ns" { FreqDiv:fd_inst1|output KeyboardInput:u0|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.000 ns) 4.806 ns KeyboardInput:u0\|Keyboard:u0\|fok~clkctrl 4 COMB Unassigned 8 " "Info: 4: + IC(0.989 ns) + CELL(0.000 ns) = 4.806 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'KeyboardInput:u0\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.989 ns" { KeyboardInput:u0|Keyboard:u0|fok KeyboardInput:u0|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.277 ns) + CELL(0.206 ns) 7.289 ns KeyboardInput:u0\|Keyboard:u0\|scancode\[7\] 5 REG Unassigned 10 " "Info: 5: + IC(2.277 ns) + CELL(0.206 ns) = 7.289 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|scancode\[7\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { KeyboardInput:u0|Keyboard:u0|fok~clkctrl KeyboardInput:u0|Keyboard:u0|scancode[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 41.16 % ) " "Info: Total cell delay = 3.000 ns ( 41.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.289 ns ( 58.84 % ) " "Info: Total interconnect delay = 4.289 ns ( 58.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns   " "Info:   Micro clock to output delay of source is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.569 ns - Longest register register " "Info: - Longest register to register delay is 3.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KeyboardInput:u0\|Keyboard:u0\|scancode\[7\] 1 REG Unassigned 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 10; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|scancode\[7\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardInput:u0|Keyboard:u0|scancode[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 0.812 ns KeyboardAdapter:u1\|Equal0~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.442 ns) + CELL(0.370 ns) = 0.812 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'KeyboardAdapter:u1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { KeyboardInput:u0|Keyboard:u0|scancode[7] KeyboardAdapter:u1|Equal0~0 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.623 ns) 1.623 ns KeyboardAdapter:u1\|Equal0~1 3 COMB Unassigned 2 " "Info: 3: + IC(0.188 ns) + CELL(0.623 ns) = 1.623 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'KeyboardAdapter:u1\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { KeyboardAdapter:u1|Equal0~0 KeyboardAdapter:u1|Equal0~1 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.539 ns) 2.350 ns KeyboardAdapter:u1\|o_triggeredString\[0\]~8 4 COMB Unassigned 3 " "Info: 4: + IC(0.188 ns) + CELL(0.539 ns) = 2.350 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]~8'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.727 ns" { KeyboardAdapter:u1|Equal0~1 KeyboardAdapter:u1|o_triggeredString[0]~8 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.855 ns) 3.569 ns KeyboardAdapter:u1\|o_triggeredString\[0\] 5 REG Unassigned 7 " "Info: 5: + IC(0.364 ns) + CELL(0.855 ns) = 3.569 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.219 ns" { KeyboardAdapter:u1|o_triggeredString[0]~8 KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 66.88 % ) " "Info: Total cell delay = 2.387 ns ( 66.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 33.12 % ) " "Info: Total interconnect delay = 1.182 ns ( 33.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.569 ns" { KeyboardInput:u0|Keyboard:u0|scancode[7] KeyboardAdapter:u1|Equal0~0 KeyboardAdapter:u1|Equal0~1 KeyboardAdapter:u1|o_triggeredString[0]~8 KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.569 ns" { KeyboardInput:u0|Keyboard:u0|scancode[7] KeyboardAdapter:u1|Equal0~0 KeyboardAdapter:u1|Equal0~1 KeyboardAdapter:u1|o_triggeredString[0]~8 KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.569 ns register register " "Info: Estimated most critical path is register to register delay of 3.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KeyboardInput:u0\|Keyboard:u0\|scancode\[7\] 1 REG LAB_X20_Y1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y1; Fanout = 10; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|scancode\[7\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardInput:u0|Keyboard:u0|scancode[7] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 0.812 ns KeyboardAdapter:u1\|Equal0~0 2 COMB LAB_X20_Y1 1 " "Info: 2: + IC(0.442 ns) + CELL(0.370 ns) = 0.812 ns; Loc. = LAB_X20_Y1; Fanout = 1; COMB Node = 'KeyboardAdapter:u1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.812 ns" { KeyboardInput:u0|Keyboard:u0|scancode[7] KeyboardAdapter:u1|Equal0~0 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.623 ns) 1.623 ns KeyboardAdapter:u1\|Equal0~1 3 COMB LAB_X20_Y1 2 " "Info: 3: + IC(0.188 ns) + CELL(0.623 ns) = 1.623 ns; Loc. = LAB_X20_Y1; Fanout = 2; COMB Node = 'KeyboardAdapter:u1\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.811 ns" { KeyboardAdapter:u1|Equal0~0 KeyboardAdapter:u1|Equal0~1 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.539 ns) 2.350 ns KeyboardAdapter:u1\|o_triggeredString\[0\]~8 4 COMB LAB_X20_Y1 3 " "Info: 4: + IC(0.188 ns) + CELL(0.539 ns) = 2.350 ns; Loc. = LAB_X20_Y1; Fanout = 3; COMB Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]~8'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.727 ns" { KeyboardAdapter:u1|Equal0~1 KeyboardAdapter:u1|o_triggeredString[0]~8 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.855 ns) 3.569 ns KeyboardAdapter:u1\|o_triggeredString\[0\] 5 REG LAB_X20_Y1 7 " "Info: 5: + IC(0.364 ns) + CELL(0.855 ns) = 3.569 ns; Loc. = LAB_X20_Y1; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.219 ns" { KeyboardAdapter:u1|o_triggeredString[0]~8 KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 66.88 % ) " "Info: Total cell delay = 2.387 ns ( 66.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.182 ns ( 33.12 % ) " "Info: Total interconnect delay = 1.182 ns ( 33.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.569 ns" { KeyboardInput:u0|Keyboard:u0|scancode[7] KeyboardAdapter:u1|Equal0~0 KeyboardAdapter:u1|Equal0~1 KeyboardAdapter:u1|o_triggeredString[0]~8 KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X23_Y12 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X23_Y12" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Warning: Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TXD 0 " "Info: Pin \"TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk_out 0 " "Info: Pin \"clk_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_cnt\[0\] 0 " "Info: Pin \"o_cnt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_cnt\[1\] 0 " "Info: Pin \"o_cnt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o_cnt\[2\] 0 " "Info: Pin \"o_cnt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[0\] 0 " "Info: Pin \"seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[1\] 0 " "Info: Pin \"seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[2\] 0 " "Info: Pin \"seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[3\] 0 " "Info: Pin \"seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[4\] 0 " "Info: Pin \"seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[5\] 0 " "Info: Pin \"seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg0\[6\] 0 " "Info: Pin \"seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Info: Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Info: Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Info: Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Info: Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Info: Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Info: Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Info: Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[0\] 0 " "Info: Pin \"seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[1\] 0 " "Info: Pin \"seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[2\] 0 " "Info: Pin \"seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[3\] 0 " "Info: Pin \"seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[4\] 0 " "Info: Pin \"seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[5\] 0 " "Info: Pin \"seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[6\] 0 " "Info: Pin \"seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TXD GND " "Info: Pin TXD has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { TXD } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 10 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "clk_out GND " "Info: Pin clk_out has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { clk_out } } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_out" } } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 11 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_cnt\[0\] GND " "Info: Pin o_cnt\[0\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { o_cnt[0] } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_cnt[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_cnt\[1\] GND " "Info: Pin o_cnt\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { o_cnt[1] } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_cnt[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "o_cnt\[2\] GND " "Info: Pin o_cnt\[2\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin64/pin_planner.ppl" { o_cnt[2] } } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_cnt[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.fit.smsg " "Info: Generated suppressed messages file Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Info: Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 18:38:04 2017 " "Info: Processing ended: Sat Jun 03 18:38:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 18:38:05 2017 " "Info: Processing started: Sat Jun 03 18:38:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjectGuitar -c main " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjectGuitar -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Info: Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 18:38:12 2017 " "Info: Processing ended: Sat Jun 03 18:38:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 03 18:38:13 2017 " "Info: Processing started: Sat Jun 03 18:38:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjectGuitar -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjectGuitar -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KeyboardInput:u0\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"KeyboardInput:u0\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FreqDiv:fd_inst1\|output " "Info: Detected ripple clock \"FreqDiv:fd_inst1\|output\" as buffer" {  } { { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FreqDiv:fd_inst1\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KeyboardInput:u0\|Keyboard:u0\|fok " "Info: Detected ripple clock \"KeyboardInput:u0\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KeyboardInput:u0\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_100m register KeyboardInput:u0\|Keyboard:u0\|scancode\[5\] register KeyboardAdapter:u1\|o_triggeredString\[1\] 775 ps " "Info: Slack time is 775 ps for clock \"clk_100m\" between source register \"KeyboardInput:u0\|Keyboard:u0\|scancode\[5\]\" and destination register \"KeyboardAdapter:u1\|o_triggeredString\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "118.34 MHz 8.45 ns " "Info: Fmax is 118.34 MHz (period= 8.45 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.589 ns + Largest register register " "Info: + Largest register to register requirement is 4.589 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_100m 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_100m\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_100m 10.000 ns 5.000 ns inverted 50 " "Info: Clock period of Source clock \"clk_100m\" is 10.000 ns with inverted offset of 5.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.451 ns + Largest " "Info: + Largest clock skew is -0.451 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 6.579 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_100m\" to destination register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns FreqDiv:fd_inst1\|output 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.440 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.846 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.666 ns) 6.579 ns KeyboardAdapter:u1\|o_triggeredString\[1\] 4 REG LCFF_X20_Y1_N7 7 " "Info: 4: + IC(1.473 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X20_Y1_N7; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.139 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.59 % ) " "Info: Total cell delay = 2.736 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.843 ns ( 58.41 % ) " "Info: Total interconnect delay = 3.843 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|o_triggeredString[1] {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m source 7.030 ns - Longest register " "Info: - Longest clock path from clock \"clk_100m\" to source register is 7.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns FreqDiv:fd_inst1\|output 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.970 ns) 3.958 ns KeyboardInput:u0\|Keyboard:u0\|fok 3 REG LCFF_X1_Y25_N25 4 " "Info: 3: + IC(0.394 ns) + CELL(0.970 ns) = 3.958 ns; Loc. = LCFF_X1_Y25_N25; Fanout = 4; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|fok'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.364 ns" { FreqDiv:fd_inst1|output KeyboardInput:u0|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.000 ns) 4.776 ns KeyboardInput:u0\|Keyboard:u0\|fok~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(0.818 ns) + CELL(0.000 ns) = 4.776 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'KeyboardInput:u0\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.818 ns" { KeyboardInput:u0|Keyboard:u0|fok KeyboardInput:u0|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.206 ns) 7.030 ns KeyboardInput:u0\|Keyboard:u0\|scancode\[5\] 5 REG LCCOMB_X20_Y1_N22 13 " "Info: 5: + IC(2.048 ns) + CELL(0.206 ns) = 7.030 ns; Loc. = LCCOMB_X20_Y1_N22; Fanout = 13; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|scancode\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.254 ns" { KeyboardInput:u0|Keyboard:u0|fok~clkctrl KeyboardInput:u0|Keyboard:u0|scancode[5] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.246 ns ( 46.17 % ) " "Info: Total cell delay = 3.246 ns ( 46.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.784 ns ( 53.83 % ) " "Info: Total interconnect delay = 3.784 ns ( 53.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.030 ns" { clk_100m FreqDiv:fd_inst1|output KeyboardInput:u0|Keyboard:u0|fok KeyboardInput:u0|Keyboard:u0|fok~clkctrl KeyboardInput:u0|Keyboard:u0|scancode[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.030 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} KeyboardInput:u0|Keyboard:u0|fok {} KeyboardInput:u0|Keyboard:u0|fok~clkctrl {} KeyboardInput:u0|Keyboard:u0|scancode[5] {} } { 0.000ns 0.000ns 0.524ns 0.394ns 0.818ns 2.048ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|o_triggeredString[1] {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.030 ns" { clk_100m FreqDiv:fd_inst1|output KeyboardInput:u0|Keyboard:u0|fok KeyboardInput:u0|Keyboard:u0|fok~clkctrl KeyboardInput:u0|Keyboard:u0|scancode[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.030 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} KeyboardInput:u0|Keyboard:u0|fok {} KeyboardInput:u0|Keyboard:u0|fok~clkctrl {} KeyboardInput:u0|Keyboard:u0|scancode[5] {} } { 0.000ns 0.000ns 0.524ns 0.394ns 0.818ns 2.048ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|o_triggeredString[1] {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.030 ns" { clk_100m FreqDiv:fd_inst1|output KeyboardInput:u0|Keyboard:u0|fok KeyboardInput:u0|Keyboard:u0|fok~clkctrl KeyboardInput:u0|Keyboard:u0|scancode[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.030 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} KeyboardInput:u0|Keyboard:u0|fok {} KeyboardInput:u0|Keyboard:u0|fok~clkctrl {} KeyboardInput:u0|Keyboard:u0|scancode[5] {} } { 0.000ns 0.000ns 0.524ns 0.394ns 0.818ns 2.048ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.814 ns - Longest register register " "Info: - Longest register to register delay is 3.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KeyboardInput:u0\|Keyboard:u0\|scancode\[5\] 1 REG LCCOMB_X20_Y1_N22 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y1_N22; Fanout = 13; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|scancode\[5\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardInput:u0|Keyboard:u0|scancode[5] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.650 ns) 1.787 ns KeyboardAdapter:u1\|Mux2~0 2 COMB LCCOMB_X19_Y1_N10 1 " "Info: 2: + IC(1.137 ns) + CELL(0.650 ns) = 1.787 ns; Loc. = LCCOMB_X19_Y1_N10; Fanout = 1; COMB Node = 'KeyboardAdapter:u1\|Mux2~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.787 ns" { KeyboardInput:u0|Keyboard:u0|scancode[5] KeyboardAdapter:u1|Mux2~0 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.614 ns) 2.794 ns KeyboardAdapter:u1\|Mux2~1 3 COMB LCCOMB_X19_Y1_N16 1 " "Info: 3: + IC(0.393 ns) + CELL(0.614 ns) = 2.794 ns; Loc. = LCCOMB_X19_Y1_N16; Fanout = 1; COMB Node = 'KeyboardAdapter:u1\|Mux2~1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.007 ns" { KeyboardAdapter:u1|Mux2~0 KeyboardAdapter:u1|Mux2~1 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.206 ns) 3.706 ns KeyboardAdapter:u1\|Mux2~3 4 COMB LCCOMB_X20_Y1_N6 1 " "Info: 4: + IC(0.706 ns) + CELL(0.206 ns) = 3.706 ns; Loc. = LCCOMB_X20_Y1_N6; Fanout = 1; COMB Node = 'KeyboardAdapter:u1\|Mux2~3'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.912 ns" { KeyboardAdapter:u1|Mux2~1 KeyboardAdapter:u1|Mux2~3 } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.814 ns KeyboardAdapter:u1\|o_triggeredString\[1\] 5 REG LCFF_X20_Y1_N7 7 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.814 ns; Loc. = LCFF_X20_Y1_N7; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { KeyboardAdapter:u1|Mux2~3 KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.578 ns ( 41.37 % ) " "Info: Total cell delay = 1.578 ns ( 41.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.236 ns ( 58.63 % ) " "Info: Total interconnect delay = 2.236 ns ( 58.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.814 ns" { KeyboardInput:u0|Keyboard:u0|scancode[5] KeyboardAdapter:u1|Mux2~0 KeyboardAdapter:u1|Mux2~1 KeyboardAdapter:u1|Mux2~3 KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.814 ns" { KeyboardInput:u0|Keyboard:u0|scancode[5] {} KeyboardAdapter:u1|Mux2~0 {} KeyboardAdapter:u1|Mux2~1 {} KeyboardAdapter:u1|Mux2~3 {} KeyboardAdapter:u1|o_triggeredString[1] {} } { 0.000ns 1.137ns 0.393ns 0.706ns 0.000ns } { 0.000ns 0.650ns 0.614ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|o_triggeredString[1] {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.030 ns" { clk_100m FreqDiv:fd_inst1|output KeyboardInput:u0|Keyboard:u0|fok KeyboardInput:u0|Keyboard:u0|fok~clkctrl KeyboardInput:u0|Keyboard:u0|scancode[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.030 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} KeyboardInput:u0|Keyboard:u0|fok {} KeyboardInput:u0|Keyboard:u0|fok~clkctrl {} KeyboardInput:u0|Keyboard:u0|scancode[5] {} } { 0.000ns 0.000ns 0.524ns 0.394ns 0.818ns 2.048ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.814 ns" { KeyboardInput:u0|Keyboard:u0|scancode[5] KeyboardAdapter:u1|Mux2~0 KeyboardAdapter:u1|Mux2~1 KeyboardAdapter:u1|Mux2~3 KeyboardAdapter:u1|o_triggeredString[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.814 ns" { KeyboardInput:u0|Keyboard:u0|scancode[5] {} KeyboardAdapter:u1|Mux2~0 {} KeyboardAdapter:u1|Mux2~1 {} KeyboardAdapter:u1|Mux2~3 {} KeyboardAdapter:u1|o_triggeredString[1] {} } { 0.000ns 1.137ns 0.393ns 0.706ns 0.000ns } { 0.000ns 0.650ns 0.614ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_100m register KeyboardAdapter:u1\|\\receive_trigger:ignore_status register KeyboardAdapter:u1\|\\receive_trigger:ignore_status 499 ps " "Info: Minimum slack time is 499 ps for clock \"clk_100m\" between source register \"KeyboardAdapter:u1\|\\receive_trigger:ignore_status\" and destination register \"KeyboardAdapter:u1\|\\receive_trigger:ignore_status\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KeyboardAdapter:u1\|\\receive_trigger:ignore_status 1 REG LCFF_X20_Y1_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y1_N17; Fanout = 2; REG Node = 'KeyboardAdapter:u1\|\\receive_trigger:ignore_status'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns KeyboardAdapter:u1\|\\receive_trigger:ignore_status~0 2 COMB LCCOMB_X20_Y1_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X20_Y1_N16; Fanout = 1; COMB Node = 'KeyboardAdapter:u1\|\\receive_trigger:ignore_status~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { KeyboardAdapter:u1|\receive_trigger:ignore_status KeyboardAdapter:u1|\receive_trigger:ignore_status~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns KeyboardAdapter:u1\|\\receive_trigger:ignore_status 3 REG LCFF_X20_Y1_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X20_Y1_N17; Fanout = 2; REG Node = 'KeyboardAdapter:u1\|\\receive_trigger:ignore_status'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { KeyboardAdapter:u1|\receive_trigger:ignore_status~0 KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { KeyboardAdapter:u1|\receive_trigger:ignore_status KeyboardAdapter:u1|\receive_trigger:ignore_status~0 KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { KeyboardAdapter:u1|\receive_trigger:ignore_status {} KeyboardAdapter:u1|\receive_trigger:ignore_status~0 {} KeyboardAdapter:u1|\receive_trigger:ignore_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_100m 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_100m\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_100m 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_100m\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 6.579 ns + Longest register " "Info: + Longest clock path from clock \"clk_100m\" to destination register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns FreqDiv:fd_inst1\|output 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.440 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.846 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.666 ns) 6.579 ns KeyboardAdapter:u1\|\\receive_trigger:ignore_status 4 REG LCFF_X20_Y1_N17 2 " "Info: 4: + IC(1.473 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X20_Y1_N17; Fanout = 2; REG Node = 'KeyboardAdapter:u1\|\\receive_trigger:ignore_status'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.139 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.59 % ) " "Info: Total cell delay = 2.736 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.843 ns ( 58.41 % ) " "Info: Total interconnect delay = 3.843 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|\receive_trigger:ignore_status {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m source 6.579 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_100m\" to source register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns FreqDiv:fd_inst1\|output 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.440 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.846 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.666 ns) 6.579 ns KeyboardAdapter:u1\|\\receive_trigger:ignore_status 4 REG LCFF_X20_Y1_N17 2 " "Info: 4: + IC(1.473 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X20_Y1_N17; Fanout = 2; REG Node = 'KeyboardAdapter:u1\|\\receive_trigger:ignore_status'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.139 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.59 % ) " "Info: Total cell delay = 2.736 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.843 ns ( 58.41 % ) " "Info: Total interconnect delay = 3.843 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|\receive_trigger:ignore_status {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|\receive_trigger:ignore_status {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|\receive_trigger:ignore_status {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { KeyboardAdapter:u1|\receive_trigger:ignore_status KeyboardAdapter:u1|\receive_trigger:ignore_status~0 KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { KeyboardAdapter:u1|\receive_trigger:ignore_status {} KeyboardAdapter:u1|\receive_trigger:ignore_status~0 {} KeyboardAdapter:u1|\receive_trigger:ignore_status {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|\receive_trigger:ignore_status } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|\receive_trigger:ignore_status {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KeyboardInput:u0\|Keyboard:u0\|data i_KB_Data clk_100m 1.369 ns register " "Info: tsu for register \"KeyboardInput:u0\|Keyboard:u0\|data\" (data pin = \"i_KB_Data\", clock pin = \"clk_100m\") is 1.369 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.979 ns + Longest pin register " "Info: + Longest pin to register delay is 7.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns i_KB_Data 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'i_KB_Data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_KB_Data } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.741 ns) + CELL(0.206 ns) 7.871 ns KeyboardInput:u0\|Keyboard:u0\|data~feeder 2 COMB LCCOMB_X15_Y1_N0 1 " "Info: 2: + IC(6.741 ns) + CELL(0.206 ns) = 7.871 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 1; COMB Node = 'KeyboardInput:u0\|Keyboard:u0\|data~feeder'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.947 ns" { i_KB_Data KeyboardInput:u0|Keyboard:u0|data~feeder } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.979 ns KeyboardInput:u0\|Keyboard:u0\|data 3 REG LCFF_X15_Y1_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.979 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 12; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { KeyboardInput:u0|Keyboard:u0|data~feeder KeyboardInput:u0|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 15.52 % ) " "Info: Total cell delay = 1.238 ns ( 15.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.741 ns ( 84.48 % ) " "Info: Total interconnect delay = 6.741 ns ( 84.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.979 ns" { i_KB_Data KeyboardInput:u0|Keyboard:u0|data~feeder KeyboardInput:u0|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.979 ns" { i_KB_Data {} i_KB_Data~combout {} KeyboardInput:u0|Keyboard:u0|data~feeder {} KeyboardInput:u0|Keyboard:u0|data {} } { 0.000ns 0.000ns 6.741ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 6.570 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_100m\" to destination register is 6.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns FreqDiv:fd_inst1\|output 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.440 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.846 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.464 ns) + CELL(0.666 ns) 6.570 ns KeyboardInput:u0\|Keyboard:u0\|data 4 REG LCFF_X15_Y1_N1 12 " "Info: 4: + IC(1.464 ns) + CELL(0.666 ns) = 6.570 ns; Loc. = LCFF_X15_Y1_N1; Fanout = 12; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|data'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.130 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardInput:u0|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.64 % ) " "Info: Total cell delay = 2.736 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.834 ns ( 58.36 % ) " "Info: Total interconnect delay = 3.834 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.570 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardInput:u0|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.570 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardInput:u0|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.464ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.979 ns" { i_KB_Data KeyboardInput:u0|Keyboard:u0|data~feeder KeyboardInput:u0|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.979 ns" { i_KB_Data {} i_KB_Data~combout {} KeyboardInput:u0|Keyboard:u0|data~feeder {} KeyboardInput:u0|Keyboard:u0|data {} } { 0.000ns 0.000ns 6.741ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.570 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardInput:u0|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.570 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardInput:u0|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.464ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_100m seg2\[6\] KeyboardAdapter:u1\|o_triggeredString\[0\] 14.837 ns register " "Info: tco from clock \"clk_100m\" to destination pin \"seg2\[6\]\" through register \"KeyboardAdapter:u1\|o_triggeredString\[0\]\" is 14.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m source 6.579 ns + Longest register " "Info: + Longest clock path from clock \"clk_100m\" to source register is 6.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns FreqDiv:fd_inst1\|output 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.440 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.846 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.666 ns) 6.579 ns KeyboardAdapter:u1\|o_triggeredString\[0\] 4 REG LCFF_X20_Y1_N13 7 " "Info: 4: + IC(1.473 ns) + CELL(0.666 ns) = 6.579 ns; Loc. = LCFF_X20_Y1_N13; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.139 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.59 % ) " "Info: Total cell delay = 2.736 ns ( 41.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.843 ns ( 58.41 % ) " "Info: Total interconnect delay = 3.843 ns ( 58.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|o_triggeredString[0] {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.954 ns + Longest register pin " "Info: + Longest register to pin delay is 7.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KeyboardAdapter:u1\|o_triggeredString\[0\] 1 REG LCFF_X20_Y1_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y1_N13; Fanout = 7; REG Node = 'KeyboardAdapter:u1\|o_triggeredString\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "KeyboardAdapter.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/KeyboardAdapter.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.624 ns) 2.515 ns seg7:u2\|Mux0~0 2 COMB LCCOMB_X32_Y1_N12 1 " "Info: 2: + IC(1.891 ns) + CELL(0.624 ns) = 2.515 ns; Loc. = LCCOMB_X32_Y1_N12; Fanout = 1; COMB Node = 'seg7:u2\|Mux0~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.515 ns" { KeyboardAdapter:u1|o_triggeredString[0] seg7:u2|Mux0~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/seg7.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(3.216 ns) 7.954 ns seg2\[6\] 3 PIN PIN_AD15 0 " "Info: 3: + IC(2.223 ns) + CELL(3.216 ns) = 7.954 ns; Loc. = PIN_AD15; Fanout = 0; PIN Node = 'seg2\[6\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.439 ns" { seg7:u2|Mux0~0 seg2[6] } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.840 ns ( 48.28 % ) " "Info: Total cell delay = 3.840 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.114 ns ( 51.72 % ) " "Info: Total interconnect delay = 4.114 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.954 ns" { KeyboardAdapter:u1|o_triggeredString[0] seg7:u2|Mux0~0 seg2[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.954 ns" { KeyboardAdapter:u1|o_triggeredString[0] {} seg7:u2|Mux0~0 {} seg2[6] {} } { 0.000ns 1.891ns 2.223ns } { 0.000ns 0.624ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.579 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardAdapter:u1|o_triggeredString[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.579 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardAdapter:u1|o_triggeredString[0] {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.473ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.954 ns" { KeyboardAdapter:u1|o_triggeredString[0] seg7:u2|Mux0~0 seg2[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.954 ns" { KeyboardAdapter:u1|o_triggeredString[0] {} seg7:u2|Mux0~0 {} seg2[6] {} } { 0.000ns 1.891ns 2.223ns } { 0.000ns 0.624ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KeyboardInput:u0\|Keyboard:u0\|clk1 clk_in clk_100m -0.424 ns register " "Info: th for register \"KeyboardInput:u0\|Keyboard:u0\|clk1\" (data pin = \"clk_in\", clock pin = \"clk_100m\") is -0.424 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_100m destination 6.557 ns + Longest register " "Info: + Longest clock path from clock \"clk_100m\" to destination register is 6.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_100m 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_100m'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_100m } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns FreqDiv:fd_inst1\|output 2 REG LCFF_X1_Y25_N17 3 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N17; Fanout = 3; REG Node = 'FreqDiv:fd_inst1\|output'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { clk_100m FreqDiv:fd_inst1|output } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.000 ns) 4.440 ns FreqDiv:fd_inst1\|output~clkctrl 3 COMB CLKCTRL_G2 29 " "Info: 3: + IC(1.846 ns) + CELL(0.000 ns) = 4.440 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'FreqDiv:fd_inst1\|output~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.846 ns" { FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl } "NODE_NAME" } } { "FreqDiv.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/FreqDiv.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.666 ns) 6.557 ns KeyboardInput:u0\|Keyboard:u0\|clk1 4 REG LCFF_X8_Y1_N17 5 " "Info: 4: + IC(1.451 ns) + CELL(0.666 ns) = 6.557 ns; Loc. = LCFF_X8_Y1_N17; Fanout = 5; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.117 ns" { FreqDiv:fd_inst1|output~clkctrl KeyboardInput:u0|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 41.73 % ) " "Info: Total cell delay = 2.736 ns ( 41.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.821 ns ( 58.27 % ) " "Info: Total interconnect delay = 3.821 ns ( 58.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.557 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardInput:u0|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.557 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardInput:u0|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.287 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk_in 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'clk_in'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "main.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.049 ns) + CELL(0.206 ns) 7.179 ns KeyboardInput:u0\|Keyboard:u0\|clk1~feeder 2 COMB LCCOMB_X8_Y1_N16 1 " "Info: 2: + IC(6.049 ns) + CELL(0.206 ns) = 7.179 ns; Loc. = LCCOMB_X8_Y1_N16; Fanout = 1; COMB Node = 'KeyboardInput:u0\|Keyboard:u0\|clk1~feeder'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.255 ns" { clk_in KeyboardInput:u0|Keyboard:u0|clk1~feeder } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.287 ns KeyboardInput:u0\|Keyboard:u0\|clk1 3 REG LCFF_X8_Y1_N17 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.287 ns; Loc. = LCFF_X8_Y1_N17; Fanout = 5; REG Node = 'KeyboardInput:u0\|Keyboard:u0\|clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { KeyboardInput:u0|Keyboard:u0|clk1~feeder KeyboardInput:u0|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "Y:/workspace/course/2.2/shushe/ProjectGuitar/src/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 16.99 % ) " "Info: Total cell delay = 1.238 ns ( 16.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.049 ns ( 83.01 % ) " "Info: Total interconnect delay = 6.049 ns ( 83.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.287 ns" { clk_in KeyboardInput:u0|Keyboard:u0|clk1~feeder KeyboardInput:u0|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.287 ns" { clk_in {} clk_in~combout {} KeyboardInput:u0|Keyboard:u0|clk1~feeder {} KeyboardInput:u0|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.049ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.557 ns" { clk_100m FreqDiv:fd_inst1|output FreqDiv:fd_inst1|output~clkctrl KeyboardInput:u0|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.557 ns" { clk_100m {} clk_100m~combout {} FreqDiv:fd_inst1|output {} FreqDiv:fd_inst1|output~clkctrl {} KeyboardInput:u0|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.524ns 1.846ns 1.451ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.287 ns" { clk_in KeyboardInput:u0|Keyboard:u0|clk1~feeder KeyboardInput:u0|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.287 ns" { clk_in {} clk_in~combout {} KeyboardInput:u0|Keyboard:u0|clk1~feeder {} KeyboardInput:u0|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 6.049ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 03 18:38:15 2017 " "Info: Processing ended: Sat Jun 03 18:38:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Info: Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
