// Format of the config: there are 3 fields, fields are separated with white
// spaces/tabs.
//  1: Keyword field. Every config line must start with "set" (without the
//      quotation)
//  2: Parameter name field. If this field is a string (quoted by ""),
//      it's parameter for A7MP core. It is passed to A7MP core.
//     Otherwise it's parameter for this wrapper.
//  3: Parameter value field. This field can be integer (Dec/Hex format),
//      bool (true, false), or string (quoted with "").

set SHOW_TLM                false          // Show transaction
set ENABLE_TRACE            true            // Enable CPU trace from ARM FastModel
set ARM_FM_FREQ             100000000
set ARM_FM_QUANTUM          100000
set DEBUG_GIC               true

set "A7MPx4.dic-spi_count"  64      // Number of shared peripheral interrupts, could be 32 or 64
set "A7MPx4.PERIPHBASE"     0x18080000  // inner peripheral base
set "A7MPx4.l2_cache-size"  0x80000     // 0 (no L2 cache), 128KB, 256KB, 512KB, 1024KB
//set "A7MPx4.cpu0.semihosting-enable" false
//set "A7MPx4.cpu1.semihosting-enable" false
//set "A7MPx4.cpu2.semihosting-enable" false
//set "A7MPx4.cpu3.semihosting-enable" false
set "A7MPx4.l2_cache-state_modelled"    true
set "A7MPx4.l1_dcache-state_modelled" true
set "A7MPx4.l1_icache-state_modelled" true
//set "A7MPx4.device-accurate-tlb" true
set "A7MPx4.cpu0.l1_dcache-size" 0x8000    // could set cpu0,1,2,3's level 1 dcache size
set "A7MPx4.cpu0.l1_icache-size" 0x8000    // level 1 icache size
set "A7MPx4.cpu1.l1_dcache-size" 0x8000    // could set cpu0,1,2,3's level 1 dcache size
set "A7MPx4.cpu1.l1_icache-size" 0x8000    // level 1 icache size
set "A7MPx4.cpu2.l1_dcache-size" 0x8000    // could set cpu0,1,2,3's level 1 dcache size
set "A7MPx4.cpu2.l1_icache-size" 0x8000    // level 1 icache size
set "A7MPx4.cpu3.l1_dcache-size" 0x8000    // could set cpu0,1,2,3's level 1 dcache size
set "A7MPx4.cpu3.l1_icache-size" 0x8000    // level 1 icache size
set "TRACE.TarmacTrace.trace-inst-stem"     "A7MPx4"   // trace cpu0, cpu1, cpu2 or cpu3
set "TRACE.TarmacTrace.trace-file"          "scputrace"      // Trace file name
set "TRACE.TarmacTrace.trace-file-per-comp" true            // Separate trace file for cpus
set "A7MPx4.cpu0.VINITHI" true
set "A7MPx4.cpu1.VINITHI" true
set "A7MPx4.cpu2.VINITHI" true
set "A7MPx4.cpu3.VINITHI" true
