Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Sep 12 22:31:10 2020
| Host         : Sdmuhsin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file addWCover_timing_summary_routed.rpt -rpx addWCover_timing_summary_routed.rpx
| Design       : addWCover
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.495        0.000                      0                   10        0.315        0.000                      0                   10       19.600        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                37.495        0.000                      0                   10        0.315        0.000                      0                   10       19.600        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       37.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.495ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.851ns (34.297%)  route 1.630ns (65.703%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.869     7.768    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.152     7.920 r  a/sum[6]_INST_0/O
                         net (fo=1, routed)           0.000     7.920    output_actual[6]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[6]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.035    45.415    output_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         45.415    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 37.495    

Slack (MET) :             37.498ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 0.851ns (34.338%)  route 1.627ns (65.662%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.866     7.765    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.152     7.917 r  a/sum[4]_INST_0/O
                         net (fo=1, routed)           0.000     7.917    output_actual[4]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[4]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.035    45.415    output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         45.415    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                 37.498    

Slack (MET) :             37.512ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.862ns (34.587%)  route 1.630ns (65.413%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.869     7.768    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.163     7.931 r  a/sum[7]_INST_0/O
                         net (fo=1, routed)           0.000     7.931    output_actual[7]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[7]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.063    45.443    output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 37.512    

Slack (MET) :             37.517ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.860ns (34.575%)  route 1.627ns (65.425%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.866     7.765    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.161     7.926 r  a/sum[5]_INST_0/O
                         net (fo=1, routed)           0.000     7.926    output_actual[5]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[5]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.063    45.443    output_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 37.517    

Slack (MET) :             37.620ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.851ns (36.116%)  route 1.505ns (63.884%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.744     7.643    a/sum[9]
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.152     7.795 r  a/sum[8]_INST_0/O
                         net (fo=1, routed)           0.000     7.795    output_actual[8]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[8]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X1Y17          FDRE (Setup_fdre_C_D)        0.035    45.415    output_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         45.415    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 37.620    

Slack (MET) :             37.680ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.851ns (37.074%)  route 1.444ns (62.926%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.683     7.582    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.152     7.734 r  a/sum[2]_INST_0/O
                         net (fo=1, routed)           0.000     7.734    output_actual[2]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[2]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.034    45.414    output_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         45.414    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                 37.680    

Slack (MET) :             37.694ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.866ns (37.483%)  route 1.444ns (62.517%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.683     7.582    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.167     7.749 r  a/sum[3]_INST_0/O
                         net (fo=1, routed)           0.000     7.749    output_actual[3]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[3]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.063    45.443    output_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                 37.694    

Slack (MET) :             37.757ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.851ns (38.342%)  route 1.368ns (61.658%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.607     7.506    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.152     7.658 r  a/sum[0]_INST_0/O
                         net (fo=1, routed)           0.000     7.658    output_actual[0]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[0]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.035    45.415    output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         45.415    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 37.757    

Slack (MET) :             37.782ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.854ns (38.426%)  route 1.368ns (61.574%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 f  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.607     7.506    a/sum[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.155     7.661 r  a/sum[1]_INST_0/O
                         net (fo=1, routed)           0.000     7.661    output_actual[1]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[1]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.063    45.443    output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 37.782    

Slack (MET) :             38.527ns  (required time - arrival time)
  Source:                 input1_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.699ns (47.858%)  route 0.762ns (52.142%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 45.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.850     0.850 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.569     3.419    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.899     5.438    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  input1_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.269     5.707 r  input1_actual_reg[7]/Q
                         net (fo=2, routed)           0.762     6.469    a/a[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.053     6.522 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     6.522    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.755 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     6.899 r  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.000     6.899    output_actual[9]
    SLICE_X0Y16          FDRE                                         r  output_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AA23                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.774    40.774 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.452    43.226    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    43.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.786    45.125    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  output_reg_reg[9]/C
                         clock pessimism              0.290    45.415    
                         clock uncertainty           -0.035    45.380    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.046    45.426    output_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         45.426    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 38.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 input2_actual_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.264ns (66.670%)  route 0.132ns (33.330%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  input2_actual_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input2_actual_reg[7]/Q
                         net (fo=1, routed)           0.132     2.163    a/b[7]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.028     2.191 r  a/sum[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.191    a/sum[9]_INST_0_i_5_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.275 r  a/sum[9]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.275    a/sum[9]_INST_0_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.327 r  a/sum[9]_INST_0/O[2]
                         net (fo=10, routed)          0.000     2.327    output_actual[9]
    SLICE_X0Y16          FDRE                                         r  output_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.950     2.489    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  output_reg_reg[9]/C
                         clock pessimism             -0.547     1.942    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.070     2.012    output_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.249ns (44.581%)  route 0.310ns (55.419%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.139     2.170    a/b[4]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.028     2.198 r  a/sum[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.198    a/sum[9]_INST_0_i_8_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.253 r  a/sum[9]_INST_0_i_1/O[0]
                         net (fo=1, routed)           0.171     2.424    a/sum_inter[4]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.066     2.490 r  a/sum[4]_INST_0/O
                         net (fo=1, routed)           0.000     2.490    output_actual[4]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[4]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.061     2.002    output_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 input2_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.276ns (46.432%)  route 0.318ns (53.568%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input2_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input2_actual_reg[2]/Q
                         net (fo=1, routed)           0.135     2.166    a/b[2]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.028     2.194 r  a/sum[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.194    a/sum[3]_INST_0_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.269 r  a/sum[3]_INST_0_i_1/O[3]
                         net (fo=1, routed)           0.184     2.453    a/sum_inter[3]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.073     2.526 r  a/sum[3]_INST_0/O
                         net (fo=1, routed)           0.000     2.526    output_actual[3]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[3]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.075     2.016    output_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 input2_actual_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.278ns (47.892%)  route 0.302ns (52.108%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.711     1.929    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  input2_actual_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.091     2.020 r  input2_actual_reg[8]/Q
                         net (fo=1, routed)           0.143     2.163    a/b[8]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.066     2.229 r  a/sum[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.229    a/sum[9]_INST_0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.284 r  a/sum[9]_INST_0/O[0]
                         net (fo=1, routed)           0.159     2.444    a/sum_inter[8]
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.066     2.510 r  a/sum[8]_INST_0/O
                         net (fo=1, routed)           0.000     2.510    output_actual[8]
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  output_reg_reg[8]/C
                         clock pessimism             -0.559     1.929    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.060     1.989    output_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 input2_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.246ns (40.447%)  route 0.362ns (59.553%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input2_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input2_actual_reg[2]/Q
                         net (fo=1, routed)           0.135     2.166    a/b[2]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.028     2.194 r  a/sum[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.194    a/sum[3]_INST_0_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.245 r  a/sum[3]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.227     2.472    a/sum_inter[2]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.067     2.539 r  a/sum[2]_INST_0/O
                         net (fo=1, routed)           0.000     2.539    output_actual[2]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[2]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.060     2.001    output_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 input2_actual_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.246ns (40.098%)  route 0.367ns (59.902%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  input2_actual_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input2_actual_reg[6]/Q
                         net (fo=1, routed)           0.187     2.218    a/b[6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.028     2.246 r  a/sum[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.246    a/sum[9]_INST_0_i_6_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.297 r  a/sum[9]_INST_0_i_1/O[2]
                         net (fo=1, routed)           0.181     2.478    a/sum_inter[6]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.067     2.545 r  a/sum[6]_INST_0/O
                         net (fo=1, routed)           0.000     2.545    output_actual[6]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[6]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.061     2.002    output_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 input2_actual_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.307ns (48.024%)  route 0.332ns (51.976%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.711     1.929    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  input2_actual_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.091     2.020 r  input2_actual_reg[8]/Q
                         net (fo=1, routed)           0.143     2.163    a/b[8]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.066     2.229 r  a/sum[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.229    a/sum[9]_INST_0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.311 r  a/sum[9]_INST_0/O[1]
                         net (fo=9, routed)           0.189     2.500    a/sum_inter[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.068     2.568 r  a/sum[7]_INST_0/O
                         net (fo=1, routed)           0.000     2.568    output_actual[7]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[7]/C
                         clock pessimism             -0.548     1.940    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.075     2.015    output_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 input2_actual_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.307ns (47.714%)  route 0.336ns (52.286%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.711     1.929    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  input2_actual_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.091     2.020 r  input2_actual_reg[8]/Q
                         net (fo=1, routed)           0.143     2.163    a/b[8]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.066     2.229 r  a/sum[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.229    a/sum[9]_INST_0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.311 r  a/sum[9]_INST_0/O[1]
                         net (fo=9, routed)           0.193     2.505    a/sum_inter[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.068     2.573 r  a/sum[1]_INST_0/O
                         net (fo=1, routed)           0.000     2.573    output_actual[1]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[1]/C
                         clock pessimism             -0.548     1.940    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.075     2.015    output_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 input2_actual_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.280ns (42.747%)  route 0.375ns (57.253%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.713     1.931    clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  input2_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     2.031 r  input2_actual_reg[4]/Q
                         net (fo=1, routed)           0.139     2.170    a/b[4]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.028     2.198 r  a/sum[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.198    a/sum[9]_INST_0_i_8_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.280 r  a/sum[9]_INST_0_i_1/O[1]
                         net (fo=1, routed)           0.236     2.516    a/sum_inter[5]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.070     2.586 r  a/sum[5]_INST_0/O
                         net (fo=1, routed)           0.000     2.586    output_actual[5]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[5]/C
                         clock pessimism             -0.547     1.941    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.075     2.016    output_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 input2_actual_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            output_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.305ns (47.551%)  route 0.336ns (52.449%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.114     0.114 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.078     1.192    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.218 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.711     1.929    clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  input2_actual_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.091     2.020 r  input2_actual_reg[8]/Q
                         net (fo=1, routed)           0.143     2.163    a/b[8]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.066     2.229 r  a/sum[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.229    a/sum[9]_INST_0_i_4_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082     2.311 r  a/sum[9]_INST_0/O[1]
                         net (fo=9, routed)           0.193     2.505    a/sum_inter[9]
    SLICE_X0Y17          LUT3 (Prop_lut3_I2_O)        0.066     2.571 r  a/sum[0]_INST_0/O
                         net (fo=1, routed)           0.000     2.571    output_actual[0]
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA23                 IBUF (Prop_ibuf_I_O)         0.362     0.362 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.147     1.509    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.539 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.949     2.488    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  output_reg_reg[0]/C
                         clock pessimism             -0.548     1.940    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.060     2.000    output_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         40.000      38.400     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y13    input2_actual_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X1Y17    input2_actual_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y17    output_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y17    output_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y17    output_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         40.000      39.250     SLICE_X0Y17    output_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X1Y16    cin_actual_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X0Y14    input1_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         40.000      39.300     SLICE_X0Y14    input1_actual_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y13    input2_actual_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    input2_actual_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X1Y17    input2_actual_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y17    output_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y17    output_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y17    output_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y17    output_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y17    output_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y17    output_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         20.000      19.600     SLICE_X0Y17    output_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y16    cin_actual_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y16    cin_actual_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y14    input1_actual_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y14    input1_actual_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y14    input1_actual_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X0Y14    input1_actual_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y13    input1_actual_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y13    input1_actual_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y13    input1_actual_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         20.000      19.650     SLICE_X1Y13    input1_actual_reg[3]/C



