Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 070955a549c14deba97c66ba949eeff4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'HEX' [C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/Display.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/BCDto7Seg.v" Line 6. Module BCDto7Seg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_5/Lab_5.srcs/sources_1/new/BCDto7Seg.v" Line 6. Module BCDto7Seg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FiftyMHZClk
Compiling module xil_defaultlib.FiftyMilliSecClk
Compiling module xil_defaultlib.ButtonDebounce
Compiling module xil_defaultlib.bcd_seven
Compiling module xil_defaultlib.BCDto7Seg
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
