Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 22:46:00 2022
| Host         : LAPTOP-8BRI5POG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.541        0.000                      0                  622       -0.476      -51.771                    113                  622        4.500        0.000                       0                   236  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.541        0.000                      0                  622       -0.476      -51.771                    113                  622        4.500        0.000                       0                   236  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :          113  Failing Endpoints,  Worst Slack       -0.476ns,  Total Violation      -51.771ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        8.130ns  (logic 1.641ns (20.179%)  route 6.489ns (79.821%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          3.335    13.130    random/E[0]
    SLICE_X5Y29          FDRE                                         f  random/M_w_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.506    14.911    random/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  random/M_w_q_reg[6]/C
                         clock pessimism              0.000    14.911    
                         clock uncertainty           -0.035    14.876    
    SLICE_X5Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.671    random/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        8.003ns  (logic 1.641ns (20.499%)  route 6.362ns (79.501%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          3.208    13.003    random/E[0]
    SLICE_X2Y27          FDRE                                         f  random/M_w_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.505    14.910    random/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  random/M_w_q_reg[2]/C
                         clock pessimism              0.000    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X2Y27          FDRE (Setup_fdre_C_CE)      -0.169    14.706    random/M_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.940ns  (logic 1.641ns (20.660%)  route 6.300ns (79.340%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          3.145    12.940    random/E[0]
    SLICE_X4Y29          FDRE                                         f  random/M_w_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.506    14.911    random/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  random/M_w_q_reg[14]/C
                         clock pessimism              0.000    14.911    
                         clock uncertainty           -0.035    14.876    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.671    random/M_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.940ns  (logic 1.641ns (20.660%)  route 6.300ns (79.340%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          3.145    12.940    random/E[0]
    SLICE_X4Y29          FDRE                                         f  random/M_w_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.506    14.911    random/clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  random/M_w_q_reg[18]/C
                         clock pessimism              0.000    14.911    
                         clock uncertainty           -0.035    14.876    
    SLICE_X4Y29          FDRE (Setup_fdre_C_CE)      -0.205    14.671    random/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.832ns  (logic 1.641ns (20.945%)  route 6.192ns (79.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          3.037    12.832    random/E[0]
    SLICE_X4Y31          FDRE                                         f  random/M_w_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.507    14.912    random/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  random/M_w_q_reg[15]/C
                         clock pessimism              0.000    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.672    random/M_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.832ns  (logic 1.641ns (20.945%)  route 6.192ns (79.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          3.037    12.832    random/E[0]
    SLICE_X4Y31          FDRE                                         f  random/M_w_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.507    14.912    random/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  random/M_w_q_reg[23]/C
                         clock pessimism              0.000    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.672    random/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.832ns  (logic 1.641ns (20.945%)  route 6.192ns (79.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          3.037    12.832    random/E[0]
    SLICE_X4Y31          FDRE                                         f  random/M_w_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.507    14.912    random/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  random/M_w_q_reg[7]/C
                         clock pessimism              0.000    14.912    
                         clock uncertainty           -0.035    14.877    
    SLICE_X4Y31          FDRE (Setup_fdre_C_CE)      -0.205    14.672    random/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.670ns  (logic 1.641ns (21.390%)  route 6.029ns (78.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          2.874    12.670    random/E[0]
    SLICE_X2Y30          FDRE                                         f  random/M_w_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.508    14.913    random/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  random/M_w_q_reg[1]/C
                         clock pessimism              0.000    14.913    
                         clock uncertainty           -0.035    14.878    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169    14.709    random/M_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.670ns  (logic 1.641ns (21.390%)  route 6.029ns (78.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          2.874    12.670    random/E[0]
    SLICE_X2Y30          FDRE                                         f  random/M_w_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.508    14.913    random/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  random/M_w_q_reg[20]/C
                         clock pessimism              0.000    14.913    
                         clock uncertainty           -0.035    14.878    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169    14.709    random/M_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_w_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        7.670ns  (logic 1.641ns (21.390%)  route 6.029ns (78.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.155     9.671    reset_cond/clk_IBUF
    SLICE_X4Y29          LUT2 (Prop_lut2_I0_O)        0.124     9.795 f  reset_cond/M_w_q[28]_i_1/O
                         net (fo=15, routed)          2.874    12.670    random/E[0]
    SLICE_X2Y30          FDRE                                         f  random/M_w_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.508    14.913    random/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  random/M_w_q_reg[28]/C
                         clock pessimism              0.000    14.913    
                         clock uncertainty           -0.035    14.878    
    SLICE_X2Y30          FDRE (Setup_fdre_C_CE)      -0.169    14.709    random/M_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  2.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.310ns (19.542%)  route 1.276ns (80.458%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.642     1.586    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_x_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.853     2.043    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_x_q_reg[25]/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X6Y29          FDSE (Hold_fdse_C_CE)       -0.016     2.062    random/M_x_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.310ns (19.518%)  route 1.278ns (80.482%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.644     1.588    random/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  random/M_x_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.855     2.045    random/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  random/M_x_q_reg[4]/C
                         clock pessimism              0.000     2.045    
                         clock uncertainty            0.035     2.080    
    SLICE_X6Y31          FDRE (Hold_fdre_C_CE)       -0.016     2.064    random/M_x_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_y_q_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.310ns (19.542%)  route 1.276ns (80.458%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.642     1.586    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_y_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.853     2.043    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_y_q_reg[17]/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X6Y29          FDSE (Hold_fdse_C_CE)       -0.016     2.062    random/M_y_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_y_q_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.310ns (19.542%)  route 1.276ns (80.458%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.642     1.586    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_y_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.853     2.043    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_y_q_reg[25]/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X6Y29          FDSE (Hold_fdse_C_CE)       -0.016     2.062    random/M_y_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_y_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.310ns (19.518%)  route 1.278ns (80.482%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.644     1.588    random/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  random/M_y_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.855     2.045    random/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  random/M_y_q_reg[4]/C
                         clock pessimism              0.000     2.045    
                         clock uncertainty            0.035     2.080    
    SLICE_X6Y31          FDRE (Hold_fdre_C_CE)       -0.016     2.064    random/M_y_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_z_q_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.310ns (19.542%)  route 1.276ns (80.458%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.642     1.586    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_z_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.853     2.043    random/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  random/M_z_q_reg[25]/C
                         clock pessimism              0.000     2.043    
                         clock uncertainty            0.035     2.078    
    SLICE_X6Y29          FDSE (Hold_fdse_C_CE)       -0.016     2.062    random/M_z_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.493%)  route 1.280ns (80.507%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.646     1.590    random/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  random/M_x_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.857     2.047    random/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  random/M_x_q_reg[15]/C
                         clock pessimism              0.000     2.047    
                         clock uncertainty            0.035     2.082    
    SLICE_X2Y31          FDRE (Hold_fdre_C_CE)       -0.016     2.066    random/M_x_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.493%)  route 1.280ns (80.507%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.646     1.590    random/clk_IBUF_BUFG
    SLICE_X2Y31          FDSE                                         r  random/M_x_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.857     2.047    random/clk_IBUF_BUFG
    SLICE_X2Y31          FDSE                                         r  random/M_x_q_reg[1]/C
                         clock pessimism              0.000     2.047    
                         clock uncertainty            0.035     2.082    
    SLICE_X2Y31          FDSE (Hold_fdse_C_CE)       -0.016     2.066    random/M_x_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_x_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.310ns (19.518%)  route 1.278ns (80.482%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.644     1.588    random/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  random/M_x_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.855     2.045    random/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  random/M_x_q_reg[3]/C
                         clock pessimism              0.000     2.045    
                         clock uncertainty            0.035     2.080    
    SLICE_X2Y29          FDRE (Hold_fdre_C_CE)       -0.016     2.064    random/M_x_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.476ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random/M_y_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.310ns (19.555%)  route 1.275ns (80.445%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.641     1.585    random/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  random/M_y_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.852     2.042    random/clk_IBUF_BUFG
    SLICE_X6Y28          FDRE                                         r  random/M_y_q_reg[18]/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X6Y28          FDRE (Hold_fdre_C_CE)       -0.016     2.061    random/M_y_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                 -0.476    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    edge_detector_slow_timer/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    edge_start_button/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    edge_detector_slow_timer/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    edge_start_button/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    game_beta/game_controlunit/main_seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    edge_detector_slow_timer/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    edge_start_button/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    game_beta/game_controlunit/FSM_sequential_M_states_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y26    game_beta/game_controlunit/M_mini_timer_5_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    game_beta/game_controlunit/main_dctr/dctr1/M_val_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    game_beta/game_controlunit/main_dctr/dctr2/M_val_q_reg[1]/C



