/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [2:0] _05_;
  wire [23:0] _06_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [18:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [12:0] celloutsig_0_37z;
  wire [13:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_52z;
  wire [7:0] celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [14:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [13:0] celloutsig_0_63z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_84z;
  wire [7:0] celloutsig_0_87z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [21:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~((celloutsig_0_30z[2] | celloutsig_0_14z) & celloutsig_0_24z[10]);
  assign celloutsig_0_33z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_26z[0]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_0z[10]) & celloutsig_0_0z[2]);
  assign celloutsig_0_34z = ~((celloutsig_0_20z | celloutsig_0_24z[2]) & celloutsig_0_6z[5]);
  assign celloutsig_0_35z = ~((celloutsig_0_23z | celloutsig_0_3z) & celloutsig_0_26z[0]);
  assign celloutsig_0_36z = ~((celloutsig_0_21z[0] | celloutsig_0_29z[0]) & celloutsig_0_18z);
  assign celloutsig_0_41z = ~((celloutsig_0_15z | celloutsig_0_34z) & celloutsig_0_29z[11]);
  assign celloutsig_0_42z = ~((celloutsig_0_3z | celloutsig_0_19z[1]) & celloutsig_0_1z);
  assign celloutsig_0_44z = ~((celloutsig_0_9z | celloutsig_0_16z[4]) & celloutsig_0_36z);
  assign celloutsig_0_4z = ~((in_data[46] | in_data[64]) & celloutsig_0_1z);
  assign celloutsig_0_49z = ~((celloutsig_0_16z[3] | _00_) & celloutsig_0_28z[2]);
  assign celloutsig_0_50z = ~((celloutsig_0_19z[3] | celloutsig_0_37z[12]) & _01_);
  assign celloutsig_0_51z = ~((celloutsig_0_27z | celloutsig_0_25z[5]) & celloutsig_0_32z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_0z[8]) & celloutsig_0_3z);
  assign celloutsig_0_56z = ~((celloutsig_0_44z | celloutsig_0_21z[1]) & celloutsig_0_52z[1]);
  assign celloutsig_0_61z = ~((celloutsig_0_48z[2] | celloutsig_0_52z[2]) & celloutsig_0_39z[2]);
  assign celloutsig_0_84z = ~((celloutsig_0_10z | celloutsig_0_57z[13]) & celloutsig_0_35z);
  assign celloutsig_1_0z = ~((in_data[168] | in_data[183]) & in_data[132]);
  assign celloutsig_1_2z = ~((in_data[186] | celloutsig_1_1z[5]) & in_data[167]);
  assign celloutsig_0_9z = ~((_03_ | celloutsig_0_4z) & celloutsig_0_1z);
  assign celloutsig_1_17z = ~((celloutsig_1_5z[0] | celloutsig_1_13z[0]) & celloutsig_1_10z[7]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z[3] | celloutsig_1_17z) & celloutsig_1_0z);
  assign celloutsig_0_10z = ~((celloutsig_0_5z | celloutsig_0_9z) & celloutsig_0_3z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[12] | in_data[90]) & celloutsig_0_0z[10]);
  assign celloutsig_0_11z = ~((celloutsig_0_6z[7] | celloutsig_0_3z) & celloutsig_0_0z[0]);
  assign celloutsig_0_13z = ~((celloutsig_0_10z | celloutsig_0_5z) & celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_3z | celloutsig_0_9z) & celloutsig_0_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_2z | celloutsig_0_13z) & celloutsig_0_11z);
  assign celloutsig_0_17z = ~((_04_ | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_0_18z = ~((celloutsig_0_8z[2] | celloutsig_0_9z) & celloutsig_0_14z);
  assign celloutsig_0_20z = ~((celloutsig_0_14z | celloutsig_0_8z[0]) & celloutsig_0_0z[2]);
  assign celloutsig_0_2z = ~((in_data[57] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_23z = ~((in_data[23] | celloutsig_0_18z) & celloutsig_0_4z);
  assign celloutsig_0_27z = ~((celloutsig_0_12z[11] | celloutsig_0_23z) & celloutsig_0_10z);
  reg [2:0] _41_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _41_ <= 3'h0;
    else _41_ <= celloutsig_0_6z[6:4];
  assign { _05_[2], _01_, _00_ } = _41_;
  reg [23:0] _42_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _42_ <= 24'h000000;
    else _42_ <= { in_data[69:63], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign { _03_, _06_[22:13], _02_, _06_[11], _04_, _06_[9:0] } = _42_;
  reg [5:0] _43_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _43_ <= 6'h00;
    else _43_ <= celloutsig_0_54z[6:1];
  assign out_data[37:32] = _43_;
  assign celloutsig_0_0z = in_data[62:48] * in_data[65:51];
  assign celloutsig_0_28z = celloutsig_0_12z[14:12] * { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_6z[17:2], celloutsig_0_21z } * { celloutsig_0_12z[19:5], celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_30z = { celloutsig_0_22z[14:10], celloutsig_0_21z } * { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_16z[5:2], celloutsig_0_14z } * celloutsig_0_29z[17:13];
  assign celloutsig_0_37z = { celloutsig_0_12z[18:7], celloutsig_0_17z } * { celloutsig_0_30z[5:2], celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_33z };
  assign celloutsig_0_39z = { celloutsig_0_26z[11:0], celloutsig_0_33z, celloutsig_0_11z } * { celloutsig_0_37z[12], celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_27z };
  assign celloutsig_0_43z = celloutsig_0_25z[2:0] * { celloutsig_0_41z, celloutsig_0_20z, celloutsig_0_9z };
  assign celloutsig_0_48z = celloutsig_0_0z[11:9] * { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_44z };
  assign celloutsig_0_52z = { celloutsig_0_43z[1:0], celloutsig_0_5z, celloutsig_0_20z } * celloutsig_0_29z[14:11];
  assign celloutsig_0_54z = { _06_[14:13], _02_, _06_[11], _04_, _06_[9:7] } * { celloutsig_0_52z[3:1], celloutsig_0_49z, celloutsig_0_42z, celloutsig_0_50z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_57z = { celloutsig_0_12z[11:6], celloutsig_0_30z, celloutsig_0_56z } * celloutsig_0_29z[17:3];
  assign celloutsig_0_63z = { celloutsig_0_26z[9:4], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_51z, celloutsig_0_36z } * { _06_[15:13], _02_, _06_[11], _04_, _06_[9:3], celloutsig_0_61z };
  assign celloutsig_0_6z = { in_data[41:29], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } * in_data[44:26];
  assign celloutsig_0_87z = { celloutsig_0_57z[9:3], celloutsig_0_84z } * { celloutsig_0_63z[7:4], celloutsig_0_48z, celloutsig_0_9z };
  assign celloutsig_0_8z = _06_[7:4] * { in_data[53], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[106:100] * { in_data[174:169], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[154:146] * { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_3z[1:0], celloutsig_1_3z } * { in_data[124:115], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_1z[6:3] * celloutsig_1_3z[7:4];
  assign celloutsig_1_9z = { in_data[152:142], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } * in_data[167:146];
  assign celloutsig_1_10z = in_data[147:138] * { celloutsig_1_4z[3:1], celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_10z[9:6] * celloutsig_1_4z[3:0];
  assign celloutsig_1_19z = { celloutsig_1_9z[18:3], celloutsig_1_2z } * { celloutsig_1_9z[18:3], celloutsig_1_18z };
  assign celloutsig_0_12z = { celloutsig_0_0z[11], celloutsig_0_8z, celloutsig_0_0z } * { in_data[62:54], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_6z[10], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_14z } * { in_data[27:26], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_8z * celloutsig_0_8z;
  assign celloutsig_0_21z = { celloutsig_0_12z[16], celloutsig_0_17z, celloutsig_0_11z } * celloutsig_0_8z[3:1];
  assign celloutsig_0_22z = celloutsig_0_0z * { _06_[15:13], _02_, _06_[11], _04_, _06_[9:3], celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_24z = celloutsig_0_22z[11:0] * { celloutsig_0_22z[13:5], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_25z = { _06_[21:17], celloutsig_0_17z } * celloutsig_0_22z[5:0];
  assign celloutsig_0_26z = { celloutsig_0_0z[14:6], celloutsig_0_5z, celloutsig_0_19z } * { in_data[25:18], celloutsig_0_16z };
  assign _05_[1:0] = { _01_, _00_ };
  assign { _06_[23], _06_[12], _06_[10] } = { _03_, _02_, _04_ };
  assign { out_data[128], out_data[112:96], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z };
endmodule
