 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: T-2022.03
Date   : Wed Mar 27 00:50:31 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: x_axis_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: candidate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  x_axis_reg[0]/CK (DFFSX1)                0.00       0.50 r
  x_axis_reg[0]/QN (DFFSX1)                0.54       1.04 r
  U430/Y (CLKINVX1)                        0.55       1.60 f
  U674/Y (NOR2X1)                          0.63       2.23 r
  U417/Y (INVXL)                           0.39       2.62 f
  U400/Y (OR2X4)                           0.24       2.86 f
  U399/Y (AND2X2)                          0.24       3.10 f
  U416/Y (OAI21XL)                         0.41       3.52 r
  U520/Y (AO22X1)                          0.64       4.16 r
  U426/Y (INVX1)                           0.36       4.52 f
  U521/Y (AO22X1)                          0.45       4.97 f
  U427/Y (NAND2BX1)                        0.37       5.34 r
  U497/Y (NAND2X1)                         0.43       5.77 f
  U524/Y (AOI33X1)                         0.42       6.19 r
  U523/Y (OAI21XL)                         0.25       6.44 f
  U671/Y (OAI211X1)                        0.34       6.78 r
  U669/Y (OAI33X1)                         0.26       7.05 f
  U396/Y (OAI32X2)                         0.23       7.27 r
  U401/Y (OAI222XL)                        0.37       7.64 f
  U397/Y (CLKBUFX6)                        0.24       7.88 f
  U519/Y (XOR2X1)                          0.37       8.24 r
  U394/Y (AOI32X2)                         0.16       8.40 f
  U676/Y (AOI2BB2X1)                       0.35       8.75 f
  U419/Y (OAI21X2)                         0.28       9.03 r
  U403/Y (NOR2BX2)                         0.66       9.69 r
  U685/Y (OAI2BB2XL)                       0.36      10.04 r
  candidate_reg[0]/D (DFFRX1)              0.00      10.04 r
  data arrival time                                  10.04

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  candidate_reg[0]/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.04
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
