# compile verilog/system verilog design source files
verilog xil_defaultlib "D:/Vivado projects/End_eval/End_eval.srcs/sources_1/new/source.v" \
"../../../../End_eval.srcs/sources_1/new/source.v" \
"../../../../End_eval.srcs/sources_1/new/ALU.v" \
"../../../../End_eval.srcs/sources_1/new/LSU.v" \
"../../../../End_eval.srcs/sources_1/new/PC.v" \
"../../../../End_eval.srcs/sources_1/new/drop_register.v" \
"../../../../End_eval.srcs/sources_1/new/lsu_modules.v" \
"../../../../End_eval.srcs/sources_1/new/operators.v" \
"../../../../End_eval.srcs/sources_1/new/pc_modules.v" \
"../../../../End_eval.srcs/sources_1/new/processor.v" \
"../../../../End_eval.srcs/sources_1/new/working_register.v" \
"../../../../End_eval.srcs/sources_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
