[2025-09-17 03:15:12] START suite=qualcomm_srv trace=srv643_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv643_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2792569 heartbeat IPC: 3.581 cumulative IPC: 3.581 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5351540 cumulative IPC: 3.737 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5351540 cumulative IPC: 3.737 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5351541 heartbeat IPC: 3.908 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 14638312 heartbeat IPC: 1.077 cumulative IPC: 1.077 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23794542 heartbeat IPC: 1.092 cumulative IPC: 1.084 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 32930374 heartbeat IPC: 1.095 cumulative IPC: 1.088 (Simulation time: 00 hr 04 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv643_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000015 cycles: 41888547 heartbeat IPC: 1.116 cumulative IPC: 1.095 (Simulation time: 00 hr 05 min 57 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 50820427 heartbeat IPC: 1.12 cumulative IPC: 1.1 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 59847314 heartbeat IPC: 1.108 cumulative IPC: 1.101 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 68924676 heartbeat IPC: 1.102 cumulative IPC: 1.101 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 100000022 cycles: 77843017 heartbeat IPC: 1.121 cumulative IPC: 1.104 (Simulation time: 00 hr 10 min 32 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 86882323 heartbeat IPC: 1.106 cumulative IPC: 1.104 (Simulation time: 00 hr 11 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv643_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 90397955 cumulative IPC: 1.106 (Simulation time: 00 hr 12 min 55 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 90397955 cumulative IPC: 1.106 (Simulation time: 00 hr 12 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv643_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.106 instructions: 100000004 cycles: 90397955
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.65 Average ROB Occupancy at Mispredict: 29.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06528
BRANCH_INDIRECT: 0.3277
BRANCH_CONDITIONAL: 12
BRANCH_DIRECT_CALL: 0.3985
BRANCH_INDIRECT_CALL: 0.4788
BRANCH_RETURN: 0.3753


====Backend Stall Breakdown====
ROB_STALL: 165137
LQ_STALL: 0
SQ_STALL: 744891


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 118.131966
REPLAY_LOAD: 58.45297
NON_REPLAY_LOAD: 17.634384

== Total ==
ADDR_TRANS: 40283
REPLAY_LOAD: 23615
NON_REPLAY_LOAD: 101239

== Counts ==
ADDR_TRANS: 341
REPLAY_LOAD: 404
NON_REPLAY_LOAD: 5741

cpu0->cpu0_STLB TOTAL        ACCESS:    2102659 HIT:    2076341 MISS:      26318 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2102659 HIT:    2076341 MISS:      26318 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9553894 HIT:    8671032 MISS:     882862 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7746837 HIT:    6986540 MISS:     760297 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601358 HIT:     531755 MISS:      69603 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145424 HIT:    1139739 MISS:       5685 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      60275 HIT:      12998 MISS:      47277 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15058613 HIT:    7499285 MISS:    7559328 MSHR_MERGE:    1854743
cpu0->cpu0_L1I LOAD         ACCESS:   15058613 HIT:    7499285 MISS:    7559328 MSHR_MERGE:    1854743
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.83 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29797239 HIT:   25358368 MISS:    4438871 MSHR_MERGE:    1734983
cpu0->cpu0_L1D LOAD         ACCESS:   16497471 HIT:   13928190 MISS:    2569281 MSHR_MERGE:     527028
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13235155 HIT:   11425975 MISS:    1809180 MSHR_MERGE:    1207820
cpu0->cpu0_L1D TRANSLATION  ACCESS:      64613 HIT:       4203 MISS:      60410 MSHR_MERGE:        135
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12367261 HIT:   10255282 MISS:    2111979 MSHR_MERGE:    1064927
cpu0->cpu0_ITLB LOAD         ACCESS:   12367261 HIT:   10255282 MISS:    2111979 MSHR_MERGE:    1064927
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.272 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28344758 HIT:   26905626 MISS:    1439132 MSHR_MERGE:     383525
cpu0->cpu0_DTLB LOAD         ACCESS:   28344758 HIT:   26905626 MISS:    1439132 MSHR_MERGE:     383525
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.364 cycles
cpu0->LLC TOTAL        ACCESS:    1001826 HIT:     921929 MISS:      79897 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     760297 HIT:     701485 MISS:      58812 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      69601 HIT:      64803 MISS:       4798 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     124651 HIT:     124307 MISS:        344 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47277 HIT:      31334 MISS:      15943 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.74 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1146
  ROW_BUFFER_MISS:      78406
  AVG DBUS CONGESTED CYCLE: 4.203
Channel 0 WQ ROW_BUFFER_HIT:        558
  ROW_BUFFER_MISS:       3992
  FULL:          0
Channel 0 REFRESHES ISSUED:       7534

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       505944       593214        72502         9384
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1327         3105         1573
  STLB miss resolved @ L2C                0          404         3313         6800         5026
  STLB miss resolved @ LLC                0           84         5921        16500        11276
  STLB miss resolved @ MEM                0            0         2408         9077        12065

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195679        57917      1423340       121212          468
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          634          638           56
  STLB miss resolved @ L2C                0          183         2093          800           45
  STLB miss resolved @ LLC                0           33         2110         2353           76
  STLB miss resolved @ MEM                0            2          500          442          168
[2025-09-17 03:28:08] END   suite=qualcomm_srv trace=srv643_ap (rc=0)
