#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jan 14 14:57:13 2016
# Process ID: 29546
# Current directory: /home/mike/Documents/osiris-hdl
# Command line: vivado
# Log file: /home/mike/Documents/osiris-hdl/vivado.log
# Journal file: /home/mike/Documents/osiris-hdl/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files'.
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 5766.879 ; gain = 123.852 ; free physical = 3083 ; free virtual = 5878
open_bd_design {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd}
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- user.org:user:test_pattern_generator:1.0 - test_pattern_generator_0
Successfully read diagram <zybo_dvi_output> from BD file </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5820.531 ; gain = 51.656 ; free physical = 3045 ; free virtual = 5837
ipx::edit_ip_in_project -upgrade true -name test_pattern_generator_v1_0_project -directory /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.tmp/test_pattern_generator_v1_0_project /home/mike/Documents/osiris-hdl/hdl/test_pattern_generator/component.xml
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/arty/C.0/board.xml as part xc7a35ticsg324-1l specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:basys3:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/basys3/C.0/board.xml as part xc7a35tcpg236-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4/B.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys4_ddr:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys4_ddr/C.1/board.xml as part xc7a100tcsg324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:nexys_video:part0:1.1 available at /opt/Xilinx/Vivado/2015.4/data/boards/board_files/nexys_video/A.0/board.xml as part xc7a200tsbg484-1 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
update_compile_order -fileset sim_1
current_project zybo_dvi_output
current_project test_pattern_generator_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipgui::add_param -name {DISPLAY_WIDTH} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {H_FRONT_PORCH} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {H_SYNC_PULSE} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {H_BACK_PORCH} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {DISPLAY_HEIGHT} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {V_FRONT_PORCH} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {V_SYNC_PULSE} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
ipgui::add_param -name {V_BACK_PORCH} -component [ipx::current_core] -parent [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core] ]
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "DISPLAY_WIDTH" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters DISPLAY_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 640 [ipx::get_user_parameters DISPLAY_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 1920 [ipx::get_user_parameters DISPLAY_WIDTH -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "H_FRONT_PORCH" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters H_FRONT_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 0 [ipx::get_user_parameters H_FRONT_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 256 [ipx::get_user_parameters H_FRONT_PORCH -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "H_BACK_PORCH" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters H_BACK_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 0 [ipx::get_user_parameters H_BACK_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 256 [ipx::get_user_parameters H_BACK_PORCH -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "DISPLAY_HEIGHT" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters DISPLAY_HEIGHT -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 480 [ipx::get_user_parameters DISPLAY_HEIGHT -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 1080 [ipx::get_user_parameters DISPLAY_HEIGHT -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "V_FRONT_PORCH" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters V_FRONT_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 0 [ipx::get_user_parameters V_FRONT_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 256 [ipx::get_user_parameters V_FRONT_PORCH -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "H_SYNC_PULSE" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters H_SYNC_PULSE -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 0 [ipx::get_user_parameters H_SYNC_PULSE -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 256 [ipx::get_user_parameters H_SYNC_PULSE -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "V_SYNC_PULSE" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters V_SYNC_PULSE -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 0 [ipx::get_user_parameters V_SYNC_PULSE -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 256 [ipx::get_user_parameters V_SYNC_PULSE -of_objects [ipx::current_core]]
set_property widget {textEdit} [ipgui::get_guiparamspec -name "V_BACK_PORCH" -component [ipx::current_core] ]
set_property value_validation_type range_long [ipx::get_user_parameters V_BACK_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_minimum 0 [ipx::get_user_parameters V_BACK_PORCH -of_objects [ipx::current_core]]
set_property value_validation_range_maximum 256 [ipx::get_user_parameters V_BACK_PORCH -of_objects [ipx::current_core]]
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.tmp/test_pattern_generator_v1_0_project/test_pattern_generator_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 14 15:04:38 2016...
update_ip_catalog -rebuild -repo_path /home/mike/Documents/osiris-hdl/hdl
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/mike/Documents/osiris-hdl/hdl'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:test_pattern_generator:1.0 [get_ips  zybo_dvi_output_test_pattern_generator_0_0]
Upgrading '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd'
INFO: [IP_Flow 19-3422] Upgraded zybo_dvi_output_test_pattern_generator_0_0 (test_pattern_generator_v1_0 1.0) from revision 6 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_test_pattern_generator_0_0/zybo_dvi_output_test_pattern_generator_0_0.upgrade_log'.
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.DISPLAY_WIDTH {640} CONFIG.H_FRONT_PORCH {16} CONFIG.H_SYNC_PULSE {96} CONFIG.H_BACK_PORCH {48} CONFIG.DISPLAY_HEIGHT {480} CONFIG.V_FRONT_PORCH {10} CONFIG.V_SYNC_PULSE {2} CONFIG.V_BACK_PORCH {33}] [get_bd_cells test_pattern_generator_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.CLKOUT1_JITTER {165.419} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {119.348} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.v
Verilog Output written to : /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output_wrapper.v
Wrote  : </home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/zybo_dvi_output.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_test_pattern_generator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_pattern_generator_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zybo_dvi_output_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output.hwh
Generated Block Design Tcl file /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hw_handoff/zybo_dvi_output_bd.tcl
Generated Hardware Definition File /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/hdl/zybo_dvi_output.hwdef
[Thu Jan 14 15:06:42 2016] Launched synth_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/synth_1/runme.log
[Thu Jan 14 15:06:42 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/.Xil/Vivado-29546-thinkpad/dcp/zybo_dvi_output_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6634.066 ; gain = 446.508 ; free physical = 2432 ; free virtual = 5161
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/.Xil/Vivado-29546-thinkpad/dcp/zybo_dvi_output_wrapper_early.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/.Xil/Vivado-29546-thinkpad/dcp/zybo_dvi_output_wrapper.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/.Xil/Vivado-29546-thinkpad/dcp/zybo_dvi_output_wrapper.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/.Xil/Vivado-29546-thinkpad/dcp/zybo_dvi_output_wrapper_late.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/.Xil/Vivado-29546-thinkpad/dcp/zybo_dvi_output_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6635.066 ; gain = 1.000 ; free physical = 2431 ; free virtual = 5161
Restored from archive | CPU: 0.040000 secs | Memory: 0.712990 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6635.066 ; gain = 1.000 ; free physical = 2431 ; free virtual = 5161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 6765.164 ; gain = 738.922 ; free physical = 2323 ; free virtual = 5042
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'hdmi_clk_n'; it is not accessible from the fabric routing.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0_board.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc:56]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_clk_wiz_0_0/zybo_dvi_output_clk_wiz_0_0.xdc] for cell 'zybo_dvi_output_i/clk_wiz_0/inst'
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/sources_1/bd/zybo_dvi_output/ip/zybo_dvi_output_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'zybo_dvi_output_i/rgb2dvi_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list zybo_dvi_output_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list zybo_dvi_output_i/test_pattern_generator_0_vsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list zybo_dvi_output_i/test_pattern_generator_0_hsync ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list zybo_dvi_output_i/test_pattern_generator_0_vde ]]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to '/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc' for the 'constrs_1' constraints set.
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6953.605 ; gain = 0.000 ; free physical = 2031 ; free virtual = 4807
[Thu Jan 14 15:26:32 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6953.605 ; gain = 0.000 ; free physical = 2013 ; free virtual = 4802
[Thu Jan 14 15:30:24 2016] Launched impl_1...
Run output will be captured here: /home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/runme.log
set_property PROBES.FILE {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/mike/Documents/osiris-hdl/projects/zybo_dvi_output/zybo_dvi_output.runs/impl_1/zybo_dvi_output_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jan-14 15:37:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jan-14 15:37:22
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jan-14 15:37:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jan-14 15:37:57
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jan-14 15:38:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jan-14 15:38:56
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jan-14 15:38:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jan-14 15:38:58
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jan-14 15:39:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jan-14 15:39:00
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jan-14 15:39:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jan-14 15:39:03
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2016-Jan-14 15:39:05
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2016-Jan-14 15:39:05
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279772162A
