**UART Communication in VHDL for Xilinx FPGA** 

__ğŸ“¦ Project Overview__

This project implements a complete UART (Universal Asynchronous Receiver/Transmitter) communication interface in VHDL, designed for synthesis on Xilinx FPGA boards. The goal is to provide a reliable and configurable UART module that enables serial communication with a PC or other peripheral devices.

It's suitable for educational purposes as well as integration into larger FPGA-based systems requiring serial communication.

**âš™ï¸ Features**
  â€¢ Configurable baud rate (default: 9600 bps)
  â€¢ Full-duplex communication: transmit (TX) and receive (RX)
  â€¢ 8N1 protocol (8 data bits, no parity, 1 stop bit)
  â€¢ Optional FIFO buffers for TX and RX
  â€¢ Fully verified through simulation and hardware testing

**ğŸ§° Technologies Used:**
  â€¢ VHDL 2008
  â€¢ Xilinx Vivado / ISE
  â€¢ Simulation: ModelSim / GHDL
  â€¢ Tested on: Xilinx Nexys 4 / Basys 3

**ğŸ“ Project Structure**


**ğŸš€ Getting Started**
  1. Create a new project in Vivado / ISE
  2. Add the .vhd source files
  3. Include the .xdc constraints file with UART TX/RX pin mappings
  4. Generate the bitstream and upload it to your FPGA board
**ğŸ“Œ Notes**
  â€¢ Make sure the system clock frequency matches the expected UART timing.
  â€¢ For higher baud rates, timing analysis and proper constraints are critical.

**ğŸ“ƒ License**
This project is released under the MIT License.
