# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model simple_module
.inputs clk reset a[0] a[1] b[0] b[1]
.outputs out[0] out[1] out[2] clk_out
.subckt $add A[0]=my_mod.x[0] A[1]=my_mod.x[1] B[0]=my_mod.y[0] B[1]=my_mod.y[1] Y[0]=my_mod.y_$add_B_Y[0] Y[1]=my_mod.y_$add_B_Y[1] Y[2]=my_mod.y_$add_B_Y[2]
.param A_SIGNED 00000000000000000000000000000000
.param A_WIDTH 00000000000000000000000000000010
.param B_SIGNED 00000000000000000000000000000000
.param B_WIDTH 00000000000000000000000000000010
.param Y_WIDTH 00000000000000000000000000000011
.subckt $sdff CLK=my_mod.clk D[0]=my_mod.y_$add_B_Y[0] D[1]=my_mod.y_$add_B_Y[1] D[2]=my_mod.y_$add_B_Y[2] Q[0]=my_mod.z[0] Q[1]=my_mod.z[1] Q[2]=my_mod.z[2] SRST=my_mod.rst
.param CLK_POLARITY 00000000000000000000000000000001
.param SRST_POLARITY 00000000000000000000000000000001
.param SRST_VALUE 000
.param WIDTH 00000000000000000000000000000011
.names clk clk_out
1 1
.names clk my_mod.clk
1 1
.names reset my_mod.rst
1 1
.names a[0] my_mod.x[0]
1 1
.names a[1] my_mod.x[1]
1 1
.names b[0] my_mod.y[0]
1 1
.names b[1] my_mod.y[1]
1 1
.names my_mod.z[0] out[0]
1 1
.names my_mod.z[1] out[1]
1 1
.names my_mod.z[2] out[2]
1 1
.end
