// Seed: 418415657
module module_0;
  assign id_1 = 1;
  wire id_3;
  always @(id_1) if (id_1) id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  reg id_3;
  always @(1 & 1) begin
    id_2 <= 1'b0;
    if (1'b0)
      assert (id_2 - 1);
      else id_1 <= id_3;
    if (id_2) id_1 <= id_3;
    else begin
      if (1 | 1) begin
        id_1 <= #id_3 1;
      end else begin
        id_1 <= 1 ? id_2 : 1 - 1;
      end
    end
  end
  assign id_1 = id_3;
  final begin
    if (id_3 / 1) begin
      begin
        id_1 = 1;
        id_1 = 1 & 1'b0;
      end
      $display(id_2++);
    end
  end
  module_0(); id_4(
      .id_0(id_2), .id_1(1), .id_2(1)
  );
  wire id_5;
endmodule
