// Seed: 639014139
module module_1 (
    input supply0 id_0
    , id_12,
    input tri id_1,
    input tri id_2,
    output tri0 id_3
    , id_13,
    input uwire id_4,
    output tri id_5,
    output uwire id_6,
    input wor id_7,
    output logic id_8,
    input tri1 module_0,
    output uwire id_10
);
  for (id_14 = 1; 1; id_13 = id_13) begin : LABEL_0
    assign id_5 = 1;
  end
  wire id_15;
  assign id_3 = 1;
  assign id_5 = id_0;
  wire id_16;
  wire id_17;
  always @(posedge id_12 or posedge id_13) begin : LABEL_0
    id_8 <= 1;
  end
  assign module_1.id_0 = 0;
  wire id_18;
endmodule
module module_1 (
    input logic id_0,
    input supply1 id_1,
    output tri id_2,
    output uwire id_3,
    input tri id_4,
    output logic id_5,
    output tri1 id_6
);
  always @(posedge 1) begin : LABEL_0
    id_5 <= id_0;
  end
  id_8(
      .id_0(1),
      .id_1(1),
      .id_2(id_4),
      .id_3(1),
      .id_4(1 - id_3),
      .id_5("" < 1),
      .id_6(id_3),
      .id_7((id_3 - 1)),
      .id_8(1),
      .id_9(1)
  );
  uwire id_9;
  logic [7:0] id_10, id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3,
      id_1,
      id_6,
      id_3,
      id_1,
      id_5,
      id_1,
      id_2
  );
  wire id_13;
  assign id_9 = id_0 - 1;
  assign id_10[1'h0] = 1;
endmodule
