#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b37034dd4d0 .scope module, "tb_cpu2" "tb_cpu2" 2 2;
 .timescale -9 -12;
v0x5b370355d050_0 .var "clk", 0 0;
v0x5b370355d180_0 .var "reset", 0 0;
S_0x5b37035271f0 .scope module, "cpu" "top_cpu" 2 6, 3 1 0, S_0x5b37034dd4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x5b370355c4d0_0 .net "PC", 7 0, v0x5b3703525b60_0;  1 drivers
v0x5b370355c590_0 .net "alu_op", 2 0, v0x5b3703555e30_0;  1 drivers
o0x74303c4c4108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b370355c650_0 .net "branch", 0 0, o0x74303c4c4108;  0 drivers
v0x5b370355c6f0_0 .net "carry", 0 0, L_0x5b3703525a40;  1 drivers
v0x5b370355c790_0 .net "clk", 0 0, v0x5b370355d050_0;  1 drivers
v0x5b370355c880_0 .net "immidiate", 5 0, L_0x5b370356e240;  1 drivers
v0x5b370355c920_0 .net "instruction", 15 0, L_0x5b370356dbd0;  1 drivers
v0x5b370355ca10_0 .net "overflow", 0 0, L_0x5b370356e480;  1 drivers
v0x5b370355cab0_0 .net "rd", 2 0, L_0x5b370356de80;  1 drivers
v0x5b370355cbe0_0 .net "reset", 0 0, v0x5b370355d180_0;  1 drivers
v0x5b370355cc80_0 .net "rs", 2 0, L_0x5b370356dfb0;  1 drivers
v0x5b370355cd20_0 .net "rt", 2 0, L_0x5b370356e0e0;  1 drivers
v0x5b370355cdc0_0 .net "select_imm", 0 0, v0x5b3703556670_0;  1 drivers
v0x5b370355ce60_0 .net "we", 0 0, v0x5b3703556360_0;  1 drivers
v0x5b370355cf00_0 .net "zero", 0 0, L_0x5b370356e4f0;  1 drivers
S_0x5b3703523780 .scope module, "PC_instr" "program_counter" 3 13, 4 2 0, S_0x5b37035271f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 6 "immidiate";
    .port_info 5 /OUTPUT 8 "PC";
L_0x5b3703532a40 .functor AND 1, o0x74303c4c4108, L_0x5b370356e4f0, C4<1>, C4<1>;
v0x5b3703525b60_0 .var "PC", 7 0;
v0x5b3703555190_0 .net "PC_branch_address", 7 0, L_0x5b370355d4b0;  1 drivers
v0x5b3703555270_0 .net "PC_next", 7 0, L_0x5b370355d290;  1 drivers
L_0x74303c1b7018 .functor BUFT 1, C4<00000010>, C4<0>, C4<0>, C4<0>;
v0x5b3703555330_0 .net/2u *"_ivl_2", 7 0, L_0x74303c1b7018;  1 drivers
v0x5b3703555410_0 .net *"_ivl_6", 7 0, L_0x5b370355d380;  1 drivers
v0x5b37035554f0_0 .net "branch", 0 0, o0x74303c4c4108;  alias, 0 drivers
v0x5b37035555b0_0 .var "branch_offset", 7 0;
v0x5b3703555690_0 .net "branch_should_happen", 0 0, L_0x5b3703532a40;  1 drivers
v0x5b3703555750_0 .net "clk", 0 0, v0x5b370355d050_0;  alias, 1 drivers
v0x5b3703555810_0 .net "immidiate", 5 0, L_0x5b370356e240;  alias, 1 drivers
v0x5b37035558f0_0 .net "reset", 0 0, v0x5b370355d180_0;  alias, 1 drivers
v0x5b37035559b0_0 .net "zero", 0 0, L_0x5b370356e4f0;  alias, 1 drivers
E_0x5b37034da310 .event posedge, v0x5b3703555750_0;
E_0x5b37035395c0 .event anyedge, v0x5b3703555810_0;
L_0x5b370355d290 .arith/sum 8, v0x5b3703525b60_0, L_0x74303c1b7018;
L_0x5b370355d380 .arith/sum 8, v0x5b3703525b60_0, v0x5b37035555b0_0;
L_0x5b370355d4b0 .arith/sum 8, L_0x5b370355d380, v0x5b37035555b0_0;
S_0x5b3703555b30 .scope module, "cu" "control_unit" 3 29, 5 1 0, S_0x5b37035271f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 3 "rd";
    .port_info 2 /OUTPUT 3 "rs";
    .port_info 3 /OUTPUT 3 "rt";
    .port_info 4 /OUTPUT 6 "immidiate";
    .port_info 5 /OUTPUT 1 "reg_write";
    .port_info 6 /OUTPUT 3 "alu_op";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 1 "select_imm";
v0x5b3703555e30_0 .var "alu_op", 2 0;
v0x5b3703555f30_0 .var "branch", 0 0;
v0x5b3703555ff0_0 .net "immidiate", 5 0, L_0x5b370356e240;  alias, 1 drivers
v0x5b3703556090_0 .net "instruction", 15 0, L_0x5b370356dbd0;  alias, 1 drivers
v0x5b3703556150_0 .net "opcode", 3 0, L_0x5b370356dd50;  1 drivers
v0x5b3703556280_0 .net "rd", 2 0, L_0x5b370356de80;  alias, 1 drivers
v0x5b3703556360_0 .var "reg_write", 0 0;
v0x5b3703556420_0 .net "rs", 2 0, L_0x5b370356dfb0;  alias, 1 drivers
v0x5b3703556500_0 .net "rt", 2 0, L_0x5b370356e0e0;  alias, 1 drivers
v0x5b3703556670_0 .var "select_imm", 0 0;
E_0x5b37034f6c00 .event anyedge, v0x5b3703556150_0;
L_0x5b370356dd50 .part L_0x5b370356dbd0, 12, 4;
L_0x5b370356de80 .part L_0x5b370356dbd0, 9, 3;
L_0x5b370356dfb0 .part L_0x5b370356dbd0, 6, 3;
L_0x5b370356e0e0 .part L_0x5b370356dbd0, 3, 3;
L_0x5b370356e240 .part L_0x5b370356dbd0, 0, 6;
S_0x5b3703556850 .scope module, "dp" "datapath" 3 39, 6 1 0, S_0x5b37035271f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "immidiate";
    .port_info 2 /INPUT 1 "select_imm";
    .port_info 3 /INPUT 3 "rs";
    .port_info 4 /INPUT 3 "rt";
    .port_info 5 /INPUT 3 "rd";
    .port_info 6 /INPUT 3 "alu_op";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "carry";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "zero";
L_0x5b3703525a40 .functor BUFZ 1, L_0x5b370356ebe0, C4<0>, C4<0>, C4<0>;
L_0x5b370356e480 .functor BUFZ 1, L_0x5b3703570b80, C4<0>, C4<0>, C4<0>;
L_0x5b370356e4f0 .functor BUFZ 1, L_0x5b370356eaf0, C4<0>, C4<0>, C4<0>;
v0x5b370355a720_0 .net "alu_carry", 0 0, L_0x5b370356ebe0;  1 drivers
v0x5b370355a810_0 .net "alu_op", 2 0, v0x5b3703555e30_0;  alias, 1 drivers
v0x5b370355a8b0_0 .net "alu_overflow", 0 0, L_0x5b3703570b80;  1 drivers
v0x5b370355a980_0 .net "alu_zero", 0 0, L_0x5b370356eaf0;  1 drivers
v0x5b370355aa50_0 .net "carry", 0 0, L_0x5b3703525a40;  alias, 1 drivers
v0x5b370355ab40_0 .net "clk", 0 0, v0x5b370355d050_0;  alias, 1 drivers
v0x5b370355ac30_0 .net "immidiate", 5 0, L_0x5b370356e240;  alias, 1 drivers
v0x5b370355ad20_0 .var "immidiate_8", 7 0;
v0x5b370355ade0_0 .net "overflow", 0 0, L_0x5b370356e480;  alias, 1 drivers
v0x5b370355af30_0 .net "rd", 2 0, L_0x5b370356de80;  alias, 1 drivers
v0x5b370355aff0_0 .net "reg_write", 0 0, v0x5b3703556360_0;  alias, 1 drivers
v0x5b370355b0e0_0 .net "rs", 2 0, L_0x5b370356dfb0;  alias, 1 drivers
v0x5b370355b1f0_0 .net "rt", 2 0, L_0x5b370356e0e0;  alias, 1 drivers
v0x5b370355b300_0 .net "select_imm", 0 0, v0x5b3703556670_0;  alias, 1 drivers
v0x5b370355b3a0_0 .net "w", 7 0, L_0x5b370356e9e0;  1 drivers
v0x5b370355b440_0 .net "x", 7 0, L_0x5b370356e740;  1 drivers
v0x5b370355b530_0 .var "y", 7 0;
v0x5b370355b5f0_0 .net "z", 7 0, v0x5b37035591f0_0;  1 drivers
v0x5b370355b6e0_0 .net "zero", 0 0, L_0x5b370356e4f0;  alias, 1 drivers
E_0x5b3703539290 .event anyedge, v0x5b3703556670_0, v0x5b370355a180_0, v0x5b370355ad20_0;
S_0x5b3703556a00 .scope module, "al" "ALU" 6 49, 7 1 0, S_0x5b3703556850;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 8 "out_put";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "carry";
L_0x5b370356ef80 .functor AND 1, L_0x5b370356edb0, L_0x5b370356eee0, C4<1>, C4<1>;
L_0x5b370356f200 .functor NOT 1, L_0x5b370356f090, C4<0>, C4<0>, C4<0>;
L_0x5b370356f270 .functor AND 1, L_0x5b370356ef80, L_0x5b370356f200, C4<1>, C4<1>;
L_0x5b370356f420 .functor NOT 1, L_0x5b370356f380, C4<0>, C4<0>, C4<0>;
L_0x5b370356f5d0 .functor NOT 1, L_0x5b370356f4e0, C4<0>, C4<0>, C4<0>;
L_0x5b370356f690 .functor AND 1, L_0x5b370356f420, L_0x5b370356f5d0, C4<1>, C4<1>;
L_0x5b370356f880 .functor AND 1, L_0x5b370356f690, L_0x5b370356f7e0, C4<1>, C4<1>;
L_0x5b370356f990 .functor OR 1, L_0x5b370356f270, L_0x5b370356f880, C4<0>, C4<0>;
L_0x5b370356fec0 .functor NOT 1, L_0x5b370356fd20, C4<0>, C4<0>, C4<0>;
L_0x5b370356ff30 .functor AND 1, L_0x5b370356fc80, L_0x5b370356fec0, C4<1>, C4<1>;
L_0x5b37035700f0 .functor NOT 1, L_0x5b3703570050, C4<0>, C4<0>, C4<0>;
L_0x5b3703570160 .functor AND 1, L_0x5b370356ff30, L_0x5b37035700f0, C4<1>, C4<1>;
L_0x5b370356fe50 .functor NOT 1, L_0x5b37035702e0, C4<0>, C4<0>, C4<0>;
L_0x5b37035704f0 .functor AND 1, L_0x5b370356fe50, L_0x5b3703570450, C4<1>, C4<1>;
L_0x5b3703570270 .functor AND 1, L_0x5b37035704f0, L_0x5b3703570680, C4<1>, C4<1>;
L_0x5b3703570850 .functor OR 1, L_0x5b3703570160, L_0x5b3703570270, C4<0>, C4<0>;
v0x5b3703556d80_0 .net "A", 7 0, L_0x5b370356e740;  alias, 1 drivers
v0x5b3703556e80_0 .net "B", 7 0, v0x5b370355b530_0;  1 drivers
L_0x74303c1b71c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5b3703556f60_0 .net/2u *"_ivl_0", 7 0, L_0x74303c1b71c8;  1 drivers
v0x5b3703557020_0 .net *"_ivl_11", 0 0, L_0x5b370356edb0;  1 drivers
v0x5b3703557100_0 .net *"_ivl_13", 0 0, L_0x5b370356eee0;  1 drivers
v0x5b3703557230_0 .net *"_ivl_14", 0 0, L_0x5b370356ef80;  1 drivers
v0x5b3703557310_0 .net *"_ivl_17", 0 0, L_0x5b370356f090;  1 drivers
v0x5b37035573f0_0 .net *"_ivl_18", 0 0, L_0x5b370356f200;  1 drivers
v0x5b37035574d0_0 .net *"_ivl_20", 0 0, L_0x5b370356f270;  1 drivers
v0x5b3703557640_0 .net *"_ivl_23", 0 0, L_0x5b370356f380;  1 drivers
v0x5b3703557720_0 .net *"_ivl_24", 0 0, L_0x5b370356f420;  1 drivers
v0x5b3703557800_0 .net *"_ivl_27", 0 0, L_0x5b370356f4e0;  1 drivers
v0x5b37035578e0_0 .net *"_ivl_28", 0 0, L_0x5b370356f5d0;  1 drivers
v0x5b37035579c0_0 .net *"_ivl_30", 0 0, L_0x5b370356f690;  1 drivers
v0x5b3703557aa0_0 .net *"_ivl_33", 0 0, L_0x5b370356f7e0;  1 drivers
v0x5b3703557b80_0 .net *"_ivl_34", 0 0, L_0x5b370356f880;  1 drivers
v0x5b3703557c60_0 .net *"_ivl_36", 0 0, L_0x5b370356f990;  1 drivers
L_0x74303c1b7258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5b3703557d40_0 .net/2u *"_ivl_38", 2 0, L_0x74303c1b7258;  1 drivers
v0x5b3703557e20_0 .net *"_ivl_40", 0 0, L_0x5b370356fb80;  1 drivers
v0x5b3703557ee0_0 .net *"_ivl_43", 0 0, L_0x5b370356fc80;  1 drivers
v0x5b3703557fc0_0 .net *"_ivl_45", 0 0, L_0x5b370356fd20;  1 drivers
v0x5b37035580a0_0 .net *"_ivl_46", 0 0, L_0x5b370356fec0;  1 drivers
v0x5b3703558180_0 .net *"_ivl_48", 0 0, L_0x5b370356ff30;  1 drivers
v0x5b3703558260_0 .net *"_ivl_51", 0 0, L_0x5b3703570050;  1 drivers
v0x5b3703558340_0 .net *"_ivl_52", 0 0, L_0x5b37035700f0;  1 drivers
v0x5b3703558420_0 .net *"_ivl_54", 0 0, L_0x5b3703570160;  1 drivers
v0x5b3703558500_0 .net *"_ivl_57", 0 0, L_0x5b37035702e0;  1 drivers
v0x5b37035585e0_0 .net *"_ivl_58", 0 0, L_0x5b370356fe50;  1 drivers
L_0x74303c1b7210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b37035586c0_0 .net/2u *"_ivl_6", 2 0, L_0x74303c1b7210;  1 drivers
v0x5b37035587a0_0 .net *"_ivl_61", 0 0, L_0x5b3703570450;  1 drivers
v0x5b3703558880_0 .net *"_ivl_62", 0 0, L_0x5b37035704f0;  1 drivers
v0x5b3703558960_0 .net *"_ivl_65", 0 0, L_0x5b3703570680;  1 drivers
v0x5b3703558a40_0 .net *"_ivl_66", 0 0, L_0x5b3703570270;  1 drivers
v0x5b3703558d30_0 .net *"_ivl_68", 0 0, L_0x5b3703570850;  1 drivers
L_0x74303c1b72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b3703558e10_0 .net/2u *"_ivl_70", 0 0, L_0x74303c1b72a0;  1 drivers
v0x5b3703558ef0_0 .net *"_ivl_72", 0 0, L_0x5b37035709f0;  1 drivers
v0x5b3703558fd0_0 .net *"_ivl_8", 0 0, L_0x5b370356ec80;  1 drivers
v0x5b3703559090_0 .net "alu_op", 2 0, v0x5b3703555e30_0;  alias, 1 drivers
v0x5b3703559150_0 .net "carry", 0 0, L_0x5b370356ebe0;  alias, 1 drivers
v0x5b37035591f0_0 .var "out_put", 7 0;
v0x5b37035592d0_0 .net "overflow", 0 0, L_0x5b3703570b80;  alias, 1 drivers
v0x5b3703559390_0 .var "temp_out", 8 0;
v0x5b3703559470_0 .net "zero", 0 0, L_0x5b370356eaf0;  alias, 1 drivers
E_0x5b3703556cf0 .event anyedge, v0x5b3703555e30_0, v0x5b3703556d80_0, v0x5b3703556e80_0, v0x5b3703559390_0;
L_0x5b370356eaf0 .cmp/eq 8, v0x5b37035591f0_0, L_0x74303c1b71c8;
L_0x5b370356ebe0 .part v0x5b3703559390_0, 8, 1;
L_0x5b370356ec80 .cmp/eq 3, v0x5b3703555e30_0, L_0x74303c1b7210;
L_0x5b370356edb0 .part L_0x5b370356e740, 7, 1;
L_0x5b370356eee0 .part v0x5b370355b530_0, 7, 1;
L_0x5b370356f090 .part v0x5b37035591f0_0, 7, 1;
L_0x5b370356f380 .part L_0x5b370356e740, 7, 1;
L_0x5b370356f4e0 .part v0x5b370355b530_0, 7, 1;
L_0x5b370356f7e0 .part v0x5b37035591f0_0, 7, 1;
L_0x5b370356fb80 .cmp/eq 3, v0x5b3703555e30_0, L_0x74303c1b7258;
L_0x5b370356fc80 .part L_0x5b370356e740, 7, 1;
L_0x5b370356fd20 .part v0x5b370355b530_0, 7, 1;
L_0x5b3703570050 .part v0x5b37035591f0_0, 7, 1;
L_0x5b37035702e0 .part L_0x5b370356e740, 7, 1;
L_0x5b3703570450 .part v0x5b370355b530_0, 7, 1;
L_0x5b3703570680 .part v0x5b37035591f0_0, 7, 1;
L_0x5b37035709f0 .functor MUXZ 1, L_0x74303c1b72a0, L_0x5b3703570850, L_0x5b370356fb80, C4<>;
L_0x5b3703570b80 .functor MUXZ 1, L_0x5b37035709f0, L_0x5b370356f990, L_0x5b370356ec80, C4<>;
S_0x5b3703559650 .scope module, "rf" "register_file" 6 38, 8 1 0, S_0x5b3703556850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 3 "rs";
    .port_info 3 /INPUT 3 "rt";
    .port_info 4 /INPUT 3 "rd";
    .port_info 5 /INPUT 8 "wd";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
L_0x5b370356e740 .functor BUFZ 8, L_0x5b370356e560, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b370356e9e0 .functor BUFZ 8, L_0x5b370356e800, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b3703559920_0 .net *"_ivl_0", 7 0, L_0x5b370356e560;  1 drivers
v0x5b3703559a00_0 .net *"_ivl_10", 4 0, L_0x5b370356e8a0;  1 drivers
L_0x74303c1b7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b3703559ae0_0 .net *"_ivl_13", 1 0, L_0x74303c1b7180;  1 drivers
v0x5b3703559ba0_0 .net *"_ivl_2", 4 0, L_0x5b370356e600;  1 drivers
L_0x74303c1b7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b3703559c80_0 .net *"_ivl_5", 1 0, L_0x74303c1b7138;  1 drivers
v0x5b3703559db0_0 .net *"_ivl_8", 7 0, L_0x5b370356e800;  1 drivers
v0x5b3703559e90_0 .net "clk", 0 0, v0x5b370355d050_0;  alias, 1 drivers
v0x5b3703559f30_0 .var/i "i", 31 0;
v0x5b3703559ff0_0 .net "rd", 2 0, L_0x5b370356de80;  alias, 1 drivers
v0x5b370355a0b0_0 .net "rd1", 7 0, L_0x5b370356e740;  alias, 1 drivers
v0x5b370355a180_0 .net "rd2", 7 0, L_0x5b370356e9e0;  alias, 1 drivers
v0x5b370355a240 .array "registers", 7 0, 7 0;
v0x5b370355a300_0 .net "rs", 2 0, L_0x5b370356dfb0;  alias, 1 drivers
v0x5b370355a3f0_0 .net "rt", 2 0, L_0x5b370356e0e0;  alias, 1 drivers
v0x5b370355a4c0_0 .net "wd", 7 0, v0x5b37035591f0_0;  alias, 1 drivers
v0x5b370355a590_0 .net "we", 0 0, v0x5b3703556360_0;  alias, 1 drivers
L_0x5b370356e560 .array/port v0x5b370355a240, L_0x5b370356e600;
L_0x5b370356e600 .concat [ 3 2 0 0], L_0x5b370356dfb0, L_0x74303c1b7138;
L_0x5b370356e800 .array/port v0x5b370355a240, L_0x5b370356e8a0;
L_0x5b370356e8a0 .concat [ 3 2 0 0], L_0x5b370356e0e0, L_0x74303c1b7180;
S_0x5b370355b920 .scope module, "instruction_memory" "instruction_mem" 3 21, 9 2 0, S_0x5b37035271f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
v0x5b370355bb20_0 .net *"_ivl_0", 7 0, L_0x5b370355d5a0;  1 drivers
L_0x74303c1b70a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b370355bc20_0 .net *"_ivl_11", 23 0, L_0x74303c1b70a8;  1 drivers
L_0x74303c1b70f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5b370355bd00_0 .net/2u *"_ivl_12", 31 0, L_0x74303c1b70f0;  1 drivers
v0x5b370355bdc0_0 .net *"_ivl_14", 31 0, L_0x5b370356da40;  1 drivers
v0x5b370355bea0_0 .net *"_ivl_2", 9 0, L_0x5b370355d640;  1 drivers
L_0x74303c1b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b370355bfd0_0 .net *"_ivl_5", 1 0, L_0x74303c1b7060;  1 drivers
v0x5b370355c0b0_0 .net *"_ivl_6", 7 0, L_0x5b370355d780;  1 drivers
v0x5b370355c190_0 .net *"_ivl_8", 31 0, L_0x5b370355d850;  1 drivers
v0x5b370355c270_0 .net "address", 7 0, v0x5b3703525b60_0;  alias, 1 drivers
v0x5b370355c330_0 .net "instruction", 15 0, L_0x5b370356dbd0;  alias, 1 drivers
v0x5b370355c3d0 .array "memory", 255 0, 7 0;
L_0x5b370355d5a0 .array/port v0x5b370355c3d0, L_0x5b370355d640;
L_0x5b370355d640 .concat [ 8 2 0 0], v0x5b3703525b60_0, L_0x74303c1b7060;
L_0x5b370355d780 .array/port v0x5b370355c3d0, L_0x5b370356da40;
L_0x5b370355d850 .concat [ 8 24 0 0], v0x5b3703525b60_0, L_0x74303c1b70a8;
L_0x5b370356da40 .arith/sum 32, L_0x5b370355d850, L_0x74303c1b70f0;
L_0x5b370356dbd0 .concat [ 8 8 0 0], L_0x5b370355d780, L_0x5b370355d5a0;
    .scope S_0x5b3703523780;
T_0 ;
    %wait E_0x5b37035395c0;
    %load/vec4 v0x5b3703555810_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5b3703555810_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b37035555b0_0, 0, 8;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 4, 0, 3;
    %load/vec4 v0x5b3703555810_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b37035555b0_0, 0, 8;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5b3703523780;
T_1 ;
    %wait E_0x5b37034da310;
    %load/vec4 v0x5b37035558f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b3703525b60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5b3703555690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5b3703555190_0;
    %assign/vec4 v0x5b3703525b60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5b3703555270_0;
    %assign/vec4 v0x5b3703525b60_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b370355b920;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5b3703555b30;
T_3 ;
    %wait E_0x5b37034f6c00;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703555f30_0, 0, 1;
    %load/vec4 v0x5b3703556150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b3703555e30_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703556670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b3703556360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b3703555f30_0, 0, 1;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b3703559650;
T_4 ;
    %wait E_0x5b37034da310;
    %load/vec4 v0x5b370355a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5b370355a4c0_0;
    %load/vec4 v0x5b3703559ff0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b370355a240, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b3703559650;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b3703559f30_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5b3703559f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5b3703559f30_0;
    %store/vec4a v0x5b370355a240, 4, 0;
    %load/vec4 v0x5b3703559f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b3703559f30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x5b3703556a00;
T_6 ;
    %wait E_0x5b3703556cf0;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5b3703559390_0, 0, 9;
    %load/vec4 v0x5b3703559090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x5b3703556d80_0;
    %pad/u 9;
    %load/vec4 v0x5b3703556e80_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x5b3703559390_0, 0, 9;
    %load/vec4 v0x5b3703559390_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x5b3703556d80_0;
    %pad/u 9;
    %load/vec4 v0x5b3703556e80_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x5b3703559390_0, 0, 9;
    %load/vec4 v0x5b3703559390_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5b3703556d80_0;
    %load/vec4 v0x5b3703556e80_0;
    %and;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0x5b3703556d80_0;
    %load/vec4 v0x5b3703556e80_0;
    %or;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5b3703556d80_0;
    %load/vec4 v0x5b3703556e80_0;
    %xor;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0x5b3703556e80_0;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b37035591f0_0, 0, 8;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5b3703556850;
T_7 ;
    %wait E_0x5b37035395c0;
    %load/vec4 v0x5b370355ac30_0;
    %parti/s 1, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5b370355ac30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b370355ad20_0, 0, 8;
    %jmp T_7.2;
T_7.1 ;
    %pushi/vec4 4, 0, 3;
    %load/vec4 v0x5b370355ac30_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b370355ad20_0, 0, 8;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b3703556850;
T_8 ;
    %wait E_0x5b3703539290;
    %load/vec4 v0x5b370355b300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x5b370355b3a0_0;
    %store/vec4 v0x5b370355b530_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x5b370355ad20_0;
    %store/vec4 v0x5b370355b530_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5b37034dd4d0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b370355d050_0, 0, 1;
T_9.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5b370355d050_0;
    %inv;
    %store/vec4 v0x5b370355d050_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x5b37034dd4d0;
T_10 ;
    %pushi/vec4 242, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 244, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %pushi/vec4 80, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b370355c3d0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x5b37034dd4d0;
T_11 ;
    %vpi_call 2 32 "$display", "\012====CPU simulation started====\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b370355d180_0, 0, 1;
    %vpi_call 2 34 "$display", "Time = %0t : Reset asserted", $time {0 0 0};
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b370355d180_0, 0, 1;
    %vpi_call 2 36 "$display", "Time = %0t : Reset desserted, CPU running\012", $time {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 38 "$display", "Time = %0t : R1 = %d", $time, &A<v0x5b370355a240, 1> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 40 "$display", "Time = %0t : R2 = %d", $time, &A<v0x5b370355a240, 2> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 42 "$display", "Time = %0t : R3 = %d", $time, &A<v0x5b370355a240, 3> {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 44 "$display", "Time = %0t : R4 = %d", $time, &A<v0x5b370355a240, 4> {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 47 "$display", "\012====Final results====\012" {0 0 0};
    %vpi_call 2 48 "$display", "R1 = %d", &A<v0x5b370355a240, 1> {0 0 0};
    %vpi_call 2 49 "$display", "R2 = %d", &A<v0x5b370355a240, 2> {0 0 0};
    %vpi_call 2 50 "$display", "R3 = %d", &A<v0x5b370355a240, 3> {0 0 0};
    %vpi_call 2 51 "$display", "R4 = %d", &A<v0x5b370355a240, 4> {0 0 0};
    %vpi_call 2 52 "$display", "\012===Simulation completed===\012" {0 0 0};
    %delay 200000, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5b37034dd4d0;
T_12 ;
    %vpi_call 2 57 "$dumpfile", "tb_cpu2.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b37034dd4d0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench/testbench5.v";
    "src/top_cpu.v";
    "src/program_counter.v";
    "src/control_unit.v";
    "src/datapath.v";
    "src/ALU.v";
    "src/register_file.v";
    "src/instruction_mem.v";
