// Seed: 439335001
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'b0;
  assign id_3 = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri id_6,
    output tri0 id_7,
    input wire id_8,
    input wand id_9,
    input tri0 id_10,
    output supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri id_16,
    output tri0 id_17,
    id_35,
    input supply1 id_18,
    input tri0 id_19,
    input supply0 id_20,
    output supply1 id_21,
    input wor id_22,
    output tri1 id_23,
    input supply1 id_24,
    input wand id_25,
    output tri1 id_26,
    output supply0 id_27,
    input wire id_28,
    output tri0 id_29,
    input tri1 id_30,
    input tri0 id_31,
    output wor id_32,
    output supply0 id_33
);
  assign id_33 = id_35;
  assign id_2  = -1 && id_1;
  wire id_36;
  assign id_5 = id_22;
  wire id_37, id_38, id_39;
  wire id_40, id_41;
  module_0 modCall_1 (
      id_41,
      id_40,
      id_36
  );
  assign modCall_1.id_3 = 0;
endmodule
