

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_S_k_0_k2_l_j6'
================================================================
* Date:           Sat Sep  2 22:24:36 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      781|      781|  7.810 us|  7.810 us|  781|  781|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k2_l_j6  |      779|      779|        13|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    103|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     287|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     287|    207|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln147_1_fu_213_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln147_2_fu_142_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln147_fu_154_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln148_fu_182_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln151_fu_230_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln147_fu_136_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln148_fu_160_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln147_1_fu_174_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln147_fu_166_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 103|          59|          46|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten37_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j6_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_k2_load                |   9|          2|    4|          8|
    |indvar_flatten37_fu_58                  |   9|          2|   10|         20|
    |j6_fu_50                                |   9|          2|    7|         14|
    |k2_fu_54                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten37_fu_58             |  10|   0|   10|          0|
    |j6_fu_50                           |   7|   0|    7|          0|
    |k2_fu_54                           |   4|   0|    4|          0|
    |select_ln147_1_reg_277             |   4|   0|    4|          0|
    |select_ln147_reg_271               |   7|   0|    7|          0|
    |v64_addr_reg_293                   |   6|   0|    6|          0|
    |v69_reg_304                        |  32|   0|   32|          0|
    |v70_reg_309                        |  32|   0|   32|          0|
    |v71_reg_314                        |  32|   0|   32|          0|
    |v72_reg_319                        |  32|   0|   32|          0|
    |v89_load_reg_299                   |  32|   0|   32|          0|
    |v64_addr_reg_293                   |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 287|  32|  229|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_514_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_514_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_514_p_opcode  |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_514_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_514_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_518_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_518_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_518_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|grp_fu_518_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_S_k_0_k2_l_j6|  return value|
|empty                |   in|    8|     ap_none|                                    empty|        scalar|
|v89_address0         |  out|    8|   ap_memory|                                      v89|         array|
|v89_ce0              |  out|    1|   ap_memory|                                      v89|         array|
|v89_q0               |   in|   32|   ap_memory|                                      v89|         array|
|V_h_address0         |  out|   10|   ap_memory|                                      V_h|         array|
|V_h_ce0              |  out|    1|   ap_memory|                                      V_h|         array|
|V_h_q0               |   in|   32|   ap_memory|                                      V_h|         array|
|v64_address0         |  out|    6|   ap_memory|                                      v64|         array|
|v64_ce0              |  out|    1|   ap_memory|                                      v64|         array|
|v64_we0              |  out|    1|   ap_memory|                                      v64|         array|
|v64_d0               |  out|   32|   ap_memory|                                      v64|         array|
|v64_address1         |  out|    6|   ap_memory|                                      v64|         array|
|v64_ce1              |  out|    1|   ap_memory|                                      v64|         array|
|v64_q1               |   in|   32|   ap_memory|                                      v64|         array|
+---------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j6 = alloca i32 1"   --->   Operation 16 'alloca' 'j6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k2 = alloca i32 1"   --->   Operation 17 'alloca' 'k2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 19 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten37"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j6"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43.i41"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i10 %indvar_flatten37" [kernel.cpp:147]   --->   Operation 24 'load' 'indvar_flatten37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln147 = icmp_eq  i10 %indvar_flatten37_load, i10 768" [kernel.cpp:147]   --->   Operation 25 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln147_2 = add i10 %indvar_flatten37_load, i10 1" [kernel.cpp:147]   --->   Operation 26 'add' 'add_ln147_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %for.inc46.i44, void %for.inc59.i49.preheader.exitStub" [kernel.cpp:147]   --->   Operation 27 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j6_load = load i7 %j6" [kernel.cpp:148]   --->   Operation 28 'load' 'j6_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k2_load = load i4 %k2" [kernel.cpp:147]   --->   Operation 29 'load' 'k2_load' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln147 = add i4 %k2_load, i4 1" [kernel.cpp:147]   --->   Operation 30 'add' 'add_ln147' <Predicate = (!icmp_ln147)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.48ns)   --->   "%icmp_ln148 = icmp_eq  i7 %j6_load, i7 64" [kernel.cpp:148]   --->   Operation 31 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln147)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln147 = select i1 %icmp_ln148, i7 0, i7 %j6_load" [kernel.cpp:147]   --->   Operation 32 'select' 'select_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.02ns)   --->   "%select_ln147_1 = select i1 %icmp_ln148, i4 %add_ln147, i4 %k2_load" [kernel.cpp:147]   --->   Operation 33 'select' 'select_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln148 = add i7 %select_ln147, i7 1" [kernel.cpp:148]   --->   Operation 34 'add' 'add_ln148' <Predicate = (!icmp_ln147)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln148 = store i10 %add_ln147_2, i10 %indvar_flatten37" [kernel.cpp:148]   --->   Operation 35 'store' 'store_ln148' <Predicate = (!icmp_ln147)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln148 = store i4 %select_ln147_1, i4 %k2" [kernel.cpp:148]   --->   Operation 36 'store' 'store_ln148' <Predicate = (!icmp_ln147)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln148 = store i7 %add_ln148, i7 %j6" [kernel.cpp:148]   --->   Operation 37 'store' 'store_ln148' <Predicate = (!icmp_ln147)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln147_1, i6 0" [kernel.cpp:151]   --->   Operation 38 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i4 %select_ln147_1" [kernel.cpp:147]   --->   Operation 39 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%add_ln147_1 = add i8 %tmp, i8 %zext_ln147" [kernel.cpp:147]   --->   Operation 40 'add' 'add_ln147_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%add_ln147_1_cast = zext i8 %add_ln147_1" [kernel.cpp:147]   --->   Operation 41 'zext' 'add_ln147_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%v89_addr = getelementptr i32 %v89, i64 0, i64 %add_ln147_1_cast" [kernel.cpp:147]   --->   Operation 42 'getelementptr' 'v89_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%v89_load = load i8 %v89_addr" [kernel.cpp:147]   --->   Operation 43 'load' 'v89_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i7 %select_ln147" [kernel.cpp:148]   --->   Operation 44 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i7 %select_ln147" [kernel.cpp:151]   --->   Operation 45 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln151 = add i10 %tmp_s, i10 %zext_ln151" [kernel.cpp:151]   --->   Operation 46 'add' 'add_ln151' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i10 %add_ln151" [kernel.cpp:151]   --->   Operation 47 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%V_h_addr = getelementptr i32 %V_h, i64 0, i64 %zext_ln151_1" [kernel.cpp:151]   --->   Operation 48 'getelementptr' 'V_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%v69 = load i10 %V_h_addr" [kernel.cpp:151]   --->   Operation 49 'load' 'v69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%v64_addr = getelementptr i32 %v64, i64 0, i64 %zext_ln148" [kernel.cpp:153]   --->   Operation 50 'getelementptr' 'v64_addr' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%v89_load = load i8 %v89_addr" [kernel.cpp:147]   --->   Operation 51 'load' 'v89_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%v69 = load i10 %V_h_addr" [kernel.cpp:151]   --->   Operation 52 'load' 'v69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 53 [4/4] (5.70ns)   --->   "%v70 = fmul i32 %v89_load, i32 %v69" [kernel.cpp:152]   --->   Operation 53 'fmul' 'v70' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 54 [3/4] (5.70ns)   --->   "%v70 = fmul i32 %v89_load, i32 %v69" [kernel.cpp:152]   --->   Operation 54 'fmul' 'v70' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 55 [2/4] (5.70ns)   --->   "%v70 = fmul i32 %v89_load, i32 %v69" [kernel.cpp:152]   --->   Operation 55 'fmul' 'v70' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [2/2] (3.25ns)   --->   "%v71 = load i6 %v64_addr" [kernel.cpp:153]   --->   Operation 56 'load' 'v71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 57 [1/4] (5.70ns)   --->   "%v70 = fmul i32 %v89_load, i32 %v69" [kernel.cpp:152]   --->   Operation 57 'fmul' 'v70' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/2] (3.25ns)   --->   "%v71 = load i6 %v64_addr" [kernel.cpp:153]   --->   Operation 58 'load' 'v71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 59 [5/5] (7.25ns)   --->   "%v72 = fadd i32 %v71, i32 %v70" [kernel.cpp:154]   --->   Operation 59 'fadd' 'v72' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 60 [4/5] (7.25ns)   --->   "%v72 = fadd i32 %v71, i32 %v70" [kernel.cpp:154]   --->   Operation 60 'fadd' 'v72' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 61 [3/5] (7.25ns)   --->   "%v72 = fadd i32 %v71, i32 %v70" [kernel.cpp:154]   --->   Operation 61 'fadd' 'v72' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 62 [2/5] (7.25ns)   --->   "%v72 = fadd i32 %v71, i32 %v70" [kernel.cpp:154]   --->   Operation 62 'fadd' 'v72' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 63 [1/5] (7.25ns)   --->   "%v72 = fadd i32 %v71, i32 %v70" [kernel.cpp:154]   --->   Operation 63 'fadd' 'v72' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k2_l_j6_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%empty_369 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 65 'speclooptripcount' 'empty_369' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln149 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35" [kernel.cpp:149]   --->   Operation 66 'specpipeline' 'specpipeline_ln149' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [kernel.cpp:148]   --->   Operation 67 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln155 = store i32 %v72, i6 %v64_addr" [kernel.cpp:155]   --->   Operation 68 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc43.i41" [kernel.cpp:148]   --->   Operation 69 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v89]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v64]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j6                    (alloca           ) [ 01000000000000]
k2                    (alloca           ) [ 01000000000000]
indvar_flatten37      (alloca           ) [ 01000000000000]
tmp                   (read             ) [ 01100000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
indvar_flatten37_load (load             ) [ 00000000000000]
icmp_ln147            (icmp             ) [ 01111111111110]
add_ln147_2           (add              ) [ 00000000000000]
br_ln147              (br               ) [ 00000000000000]
j6_load               (load             ) [ 00000000000000]
k2_load               (load             ) [ 00000000000000]
add_ln147             (add              ) [ 00000000000000]
icmp_ln148            (icmp             ) [ 00000000000000]
select_ln147          (select           ) [ 01100000000000]
select_ln147_1        (select           ) [ 01100000000000]
add_ln148             (add              ) [ 00000000000000]
store_ln148           (store            ) [ 00000000000000]
store_ln148           (store            ) [ 00000000000000]
store_ln148           (store            ) [ 00000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000]
zext_ln147            (zext             ) [ 00000000000000]
add_ln147_1           (add              ) [ 00000000000000]
add_ln147_1_cast      (zext             ) [ 00000000000000]
v89_addr              (getelementptr    ) [ 01010000000000]
zext_ln148            (zext             ) [ 00000000000000]
zext_ln151            (zext             ) [ 00000000000000]
add_ln151             (add              ) [ 00000000000000]
zext_ln151_1          (zext             ) [ 00000000000000]
V_h_addr              (getelementptr    ) [ 01010000000000]
v64_addr              (getelementptr    ) [ 01011111111111]
v89_load              (load             ) [ 01001111000000]
v69                   (load             ) [ 01001111000000]
v70                   (fmul             ) [ 01000000111110]
v71                   (load             ) [ 01000000111110]
v72                   (fadd             ) [ 01000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000]
empty_369             (speclooptripcount) [ 00000000000000]
specpipeline_ln149    (specpipeline     ) [ 00000000000000]
specloopname_ln148    (specloopname     ) [ 00000000000000]
store_ln155           (store            ) [ 00000000000000]
br_ln148              (br               ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v89">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v89"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_h">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v64">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v64"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_k_0_k2_l_j6_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="j6_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j6/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="k2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten37_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten37/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v89_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v89_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v89_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="V_h_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="10" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_h_addr/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v69/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v64_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v64_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="11"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="4"/>
<pin id="106" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v71/6 store_ln155/13 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v72/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v70/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="indvar_flatten37_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="10" slack="0"/>
<pin id="135" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten37_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln147_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln147_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="j6_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j6_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="k2_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k2_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln147_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln148_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="select_ln147_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln147_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln147_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln148_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln148_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="10" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln148_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln148_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="1"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln147_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln147_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln147_1_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln147_1_cast/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln148_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln151_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="1"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln151_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln151_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="j6_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j6 "/>
</bind>
</comp>

<comp id="248" class="1005" name="k2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="indvar_flatten37_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten37 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln147_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="11"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln147 "/>
</bind>
</comp>

<comp id="271" class="1005" name="select_ln147_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="7" slack="1"/>
<pin id="273" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln147 "/>
</bind>
</comp>

<comp id="277" class="1005" name="select_ln147_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln147_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="v89_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v89_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="V_h_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="V_h_addr "/>
</bind>
</comp>

<comp id="293" class="1005" name="v64_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="4"/>
<pin id="295" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="v64_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="v89_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v89_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="v69_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v69 "/>
</bind>
</comp>

<comp id="309" class="1005" name="v70_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v70 "/>
</bind>
</comp>

<comp id="314" class="1005" name="v71_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v71 "/>
</bind>
</comp>

<comp id="319" class="1005" name="v72_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v72 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="148" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="148" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="160" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="154" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="151" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="166" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="142" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="174" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="182" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="234"><net_src comp="203" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="244"><net_src comp="50" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="251"><net_src comp="54" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="258"><net_src comp="58" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="265"><net_src comp="62" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="270"><net_src comp="136" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="166" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="280"><net_src comp="174" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="286"><net_src comp="68" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="291"><net_src comp="81" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="296"><net_src comp="94" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="302"><net_src comp="75" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="307"><net_src comp="88" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="312"><net_src comp="114" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="317"><net_src comp="101" pin="7"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="322"><net_src comp="110" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v64 | {13 }
 - Input state : 
	Port: Self_attention_Pipeline_l_S_k_0_k2_l_j6 : empty | {1 }
	Port: Self_attention_Pipeline_l_S_k_0_k2_l_j6 : v89 | {2 3 }
	Port: Self_attention_Pipeline_l_S_k_0_k2_l_j6 : V_h | {2 3 }
	Port: Self_attention_Pipeline_l_S_k_0_k2_l_j6 : v64 | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten37_load : 1
		icmp_ln147 : 2
		add_ln147_2 : 2
		br_ln147 : 3
		j6_load : 1
		k2_load : 1
		add_ln147 : 2
		icmp_ln148 : 2
		select_ln147 : 3
		select_ln147_1 : 3
		add_ln148 : 4
		store_ln148 : 3
		store_ln148 : 4
		store_ln148 : 5
	State 2
		add_ln147_1 : 1
		add_ln147_1_cast : 2
		v89_addr : 3
		v89_load : 4
		add_ln151 : 1
		zext_ln151_1 : 2
		V_h_addr : 3
		v69 : 4
		v64_addr : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_110       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_114       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln147_2_fu_142   |    0    |    0    |    13   |
|          |     add_ln147_fu_154    |    0    |    0    |    13   |
|    add   |     add_ln148_fu_182    |    0    |    0    |    14   |
|          |    add_ln147_1_fu_213   |    0    |    0    |    15   |
|          |     add_ln151_fu_230    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln147_fu_136    |    0    |    0    |    11   |
|          |    icmp_ln148_fu_160    |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|  select  |   select_ln147_fu_166   |    0    |    0    |    7    |
|          |  select_ln147_1_fu_174  |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_62     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_203      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln147_fu_210    |    0    |    0    |    0    |
|          | add_ln147_1_cast_fu_218 |    0    |    0    |    0    |
|   zext   |    zext_ln148_fu_223    |    0    |    0    |    0    |
|          |    zext_ln151_fu_227    |    0    |    0    |    0    |
|          |   zext_ln151_1_fu_236   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   348   |   811   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    V_h_addr_reg_288    |   10   |
|   icmp_ln147_reg_267   |    1   |
|indvar_flatten37_reg_255|   10   |
|       j6_reg_241       |    7   |
|       k2_reg_248       |    4   |
| select_ln147_1_reg_277 |    4   |
|  select_ln147_reg_271  |    7   |
|       tmp_reg_262      |    8   |
|    v64_addr_reg_293    |    6   |
|       v69_reg_304      |   32   |
|       v70_reg_309      |   32   |
|       v71_reg_314      |   32   |
|       v72_reg_319      |   32   |
|    v89_addr_reg_283    |    8   |
|    v89_load_reg_299    |   32   |
+------------------------+--------+
|          Total         |   225  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_88 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   811  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   225  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   573  |   829  |
+-----------+--------+--------+--------+--------+
