
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001736                       # Number of seconds simulated
sim_ticks                                  1735645000                       # Number of ticks simulated
final_tick                                 1735645000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 274734                       # Simulator instruction rate (inst/s)
host_op_rate                                   499907                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              953669370                       # Simulator tick rate (ticks/s)
host_mem_usage                                 829732                       # Number of bytes of host memory used
host_seconds                                     1.82                       # Real time elapsed on the host
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                        909808                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           19832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           71432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              91264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        19832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19832                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             2479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             8929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11408                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           11426300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           41155882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52582181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      11426300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11426300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          11426300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          41155882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             52582181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 730112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   91264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1735192000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 11408                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.517264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   325.860270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   360.191925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          226     14.72%     14.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          273     17.79%     32.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          230     14.98%     47.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          221     14.40%     61.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          127      8.27%     70.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      1.50%     71.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.76%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           46      3.00%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          362     23.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1535                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     54627250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               268527250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   57040000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4788.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23538.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       420.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9869                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     152103.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5571720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3040125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                55294200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            112900320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1007449920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            153548250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1337804535                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            773.836980                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    246804250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1424283250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6025320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3287625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                33352800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            112900320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1052182665                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            114317250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1322065980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.727120                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    183636000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      57720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1487465250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   23                       # Number of system calls
system.cpu.numCycles                          3471290                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      500000                       # Number of instructions committed
system.cpu.committedOps                        909808                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                899832                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   9547                       # Number of float alu accesses
system.cpu.num_func_calls                       10214                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        82900                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       899832                       # number of integer instructions
system.cpu.num_fp_insts                          9547                       # number of float instructions
system.cpu.num_int_register_reads             1782063                       # number of times the integer registers were read
system.cpu.num_int_register_writes             722202                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                14489                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                7995                       # number of times the floating registers were written
system.cpu.num_cc_register_reads               548173                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              305725                       # number of times the CC registers were written
system.cpu.num_mem_refs                        191117                       # number of memory refs
system.cpu.num_load_insts                      116946                       # Number of load instructions
system.cpu.num_store_insts                      74171                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    3471290                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            103951                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  2684      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                    706819     77.69%     77.98% # Class of executed instruction
system.cpu.op_class::IntMult                     1746      0.19%     78.18% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     78.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                    7414      0.81%     78.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.99% # Class of executed instruction
system.cpu.op_class::MemRead                   116946     12.85%     91.85% # Class of executed instruction
system.cpu.op_class::MemWrite                   74171      8.15%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     909808                       # Class of executed instruction
system.cpu.dcache.tags.replacements              1975                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3969.142284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              182942                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.488521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  3969.142284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.484514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.484514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         6954                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         4752                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1662                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.848877                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            776413                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           776413                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       115956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          115956                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        19275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          19275                       # number of WriteReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data        47711                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        47711                       # number of WriteLineReq hits
system.cpu.dcache.demand_hits::cpu.data        135231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       135231                       # number of overall hits
system.cpu.dcache.overall_hits::total          135231                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1737                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1737                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          639                       # number of WriteReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data         6553                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         6553                       # number of WriteLineReq misses
system.cpu.dcache.demand_misses::cpu.data         2376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2376                       # number of overall misses
system.cpu.dcache.overall_misses::total          2376                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    136033500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    136033500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     53195500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     53195500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data    490383000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    490383000                       # number of WriteLineReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    189229000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    189229000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    189229000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    189229000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       117693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        19914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        19914                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data        54264                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        54264                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       137607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       137607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       137607                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       137607                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014759                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.120761                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.120761                       # miss rate for WriteLineReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.017267                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017267                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.017267                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017267                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 78315.198618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78315.198618                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 83248.043818                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83248.043818                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 74833.358767                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 74833.358767                       # average WriteLineReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79641.835017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79641.835017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79641.835017                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79641.835017                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1769                       # number of writebacks
system.cpu.dcache.writebacks::total              1769                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1737                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1737                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          639                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data         6553                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         6553                       # number of WriteLineReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2376                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    134296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     52556500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     52556500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data    483830000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    483830000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    186853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    186853000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    186853000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    186853000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.032088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032088                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.120761                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.120761                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.017267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.017267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017267                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77315.198618                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77315.198618                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82248.043818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82248.043818                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 73833.358767                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 73833.358767                       # average WriteLineReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78641.835017                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78641.835017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78641.835017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78641.835017                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 3                       # number of replacements
system.cpu.icache.tags.tagsinuse          2246.602294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              688200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2479                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            277.611940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  2246.602294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.274243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.274243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2476                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         2476                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.302246                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2765195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2765195                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       688200                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          688200                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        688200                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           688200                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       688200                       # number of overall hits
system.cpu.icache.overall_hits::total          688200                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2479                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2479                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2479                       # number of overall misses
system.cpu.icache.overall_misses::total          2479                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    185668500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185668500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    185668500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185668500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    185668500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185668500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       690679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       690679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       690679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       690679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       690679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       690679                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003589                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003589                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003589                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003589                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003589                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74896.530859                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74896.530859                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 74896.530859                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74896.530859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 74896.530859                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74896.530859                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2479                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2479                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2479                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2479                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2479                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    183189500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    183189500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    183189500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    183189500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    183189500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    183189500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003589                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003589                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003589                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73896.530859                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73896.530859                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73896.530859                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73896.530859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73896.530859                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73896.530859                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3396.277447                       # Cycle average of tags in use
system.l2.tags.total_refs                         421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5773                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.072926                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      269.064697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       2249.184023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        878.028727                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.034320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.013398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.051823                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          409                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3221                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.088089                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54842021                       # Number of tag accesses
system.l2.tags.data_accesses                 54842021                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks         1769                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1769                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.ReadExReq_misses::cpu.data              639                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 639                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2479                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1737                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::cpu.data         6553                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            6553                       # number of InvalidateReq misses
system.l2.demand_misses::cpu.inst                2479                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2376                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4855                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2479                       # number of overall misses
system.l2.overall_misses::cpu.data               2376                       # number of overall misses
system.l2.overall_misses::total                  4855                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     51598000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      51598000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    179471000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179471000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    131689500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    131689500                       # number of ReadSharedReq miss cycles
system.l2.InvalidateReq_miss_latency::cpu.data    474000500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    474000500                       # number of InvalidateReq miss cycles
system.l2.demand_miss_latency::cpu.inst     179471000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     183287500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        362758500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    179471000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    183287500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       362758500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1769                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::cpu.data         6553                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          6553                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2479                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2376                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4855                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2479                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2376                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4855                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80748.043818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80748.043818                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 72396.530859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72396.530859                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 75814.335060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75814.335060                       # average ReadSharedReq miss latency
system.l2.InvalidateReq_avg_miss_latency::cpu.data 72333.358767                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 72333.358767                       # average InvalidateReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 72396.530859                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77141.203704                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74718.537590                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 72396.530859                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77141.203704                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74718.537590                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadExReq_mshr_misses::cpu.data          639                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            639                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2479                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1737                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::cpu.data         6553                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6553                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4855                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     45208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45208000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    154681000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    154681000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    114319500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    114319500                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::cpu.data    408470500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    408470500                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    154681000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    159527500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    314208500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    154681000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    159527500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    314208500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70748.043818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70748.043818                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 62396.530859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62396.530859                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 65814.335060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65814.335060                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::cpu.data 62333.358767                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 62333.358767                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 62396.530859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67141.203704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64718.537590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 62396.530859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67141.203704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64718.537590                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               4216                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7192                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4216                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        22816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        91264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        91264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   91264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             11408                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11408    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11408                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11661500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26096750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        13386                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              4216                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             206                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              639                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             639                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2479                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1737                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         6553                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         6553                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        19833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 24794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  53016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            11408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11408    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11408                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7579000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2479000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5652500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
