sep=\t
Module Resource Usage Distribution Estimates
Generated at: Nov 13, 2023 17:57:13

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
example_top:example_top                                     	  10189(23)	    1346(0)	   4353(22)	  12743(31)	     0(0)	   137(0)	   122(0)	
 +rst_n_piple_inst:rst_n_piple                              	       3(3)	       0(0)	       0(0)	 2384(2384)	     0(0)	     0(0)	     0(0)	
 +rst_n_hdmi_rx_slow_clk:rst_n_piple                        	       3(3)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
 +rst_n_hdmi_tx_slow_clk:rst_n_piple                        	       3(3)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
 +u_hdmi_rx:hdmi_rx                                         	     89(26)	       0(0)	     32(25)	     78(33)	     0(0)	     1(0)	     0(0)	
  +u_I2Cslave_edid:I2Cslave(I2C_ADDR=7'b1010000)            	     63(63)	       0(0)	       7(7)	     45(45)	     0(0)	     0(0)	     0(0)	
  +u_simple_dual_port_ram:simple_dual_port_ram(RAM_INIT_FILE="./ram_init_file.inithex")	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
 +u_dvi_decoder:dvi_decoder                                 	     420(1)	       0(0)	     201(0)	     339(0)	     0(0)	     3(0)	     0(0)	
  +u_tmds_decoder_0:tmds_decoder(kCtlTknCount=300)          	     143(0)	       0(0)	      67(0)	     117(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     67(67)	     32(32)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	       8(8)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     16(16)	       0(0)	       0(0)	     18(18)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
  +u_tmds_decoder_1:tmds_decoder(kCtlTknCount=300)          	     139(0)	       0(0)	      67(0)	     112(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     67(67)	     32(32)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	     10(10)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     10(10)	       0(0)	       0(0)	     12(12)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
  +u_tmds_decoder_2:tmds_decoder(kCtlTknCount=300)          	     137(0)	       0(0)	      67(0)	     110(0)	     0(0)	     1(0)	     0(0)	
   +u_bitslip:frame_bitslip                                 	     35(35)	       0(0)	       0(0)	     57(57)	     0(0)	     0(0)	     0(0)	
   +u_phasealgin:phasealign_v1                              	     84(84)	       0(0)	     67(67)	     32(32)	     0(0)	     0(0)	     0(0)	
   +u_decoder:decoder                                       	       8(8)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
   +u_channelbond:channelbond                               	     10(10)	       0(0)	       0(0)	     12(12)	     0(0)	     1(0)	     0(0)	
    +u_simple_dual_port_ram:simple_dual_port_ram(DATA_WIDTH=10,ADDR_WIDTH=4)	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     1(1)	     0(0)	
 +i37:my_rgb_to_yuv422                                      	     181(0)	       3(0)	     137(0)	      53(0)	     0(0)	     0(0)	     7(0)	
  +inst1:rgb_to_ycbcr                                       	   121(121)	       1(1)	   119(119)	     44(44)	     0(0)	     0(0)	     7(7)	
  +inst2:yuv444_yuv422                                      	     60(60)	       2(2)	     18(18)	       9(9)	     0(0)	     0(0)	     0(0)	
 +i38:my_yuv422_to_rgb                                      	     160(0)	       2(0)	     132(0)	     104(0)	     0(0)	     0(0)	     5(0)	
  +inst1:yuv422_2_ycbcr444                                  	     74(74)	       2(2)	       0(0)	     51(51)	     0(0)	     0(0)	     0(0)	
  +inst2:ycbcr_to_rgb                                       	     86(86)	       0(0)	   132(132)	     53(53)	     0(0)	     0(0)	     5(5)	
 +bicubic_inst:bicubic_interpolation                        	 5329(1943)	   846(774)	 3057(1056)	 5737(4280)	     0(0)	    72(0)	  108(48)	
  +high_speed_ram_controller_inst_red1:high_speed_ram_controller(C_ADDR_WIDTH=12)	   147(147)	       0(0)	       0(0)	       2(2)	     0(0)	    12(0)	     0(0)	
   +bram_inst1:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)  	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   12(12)	     0(0)	
  +high_speed_ram_controller_inst_red2:high_speed_ram_controller(C_ADDR_WIDTH=12)	   136(136)	       0(0)	       0(0)	       2(2)	     0(0)	    12(0)	     0(0)	
   +bram_inst1:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)  	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   12(12)	     0(0)	
  +high_speed_ram_controller_inst_green1:high_speed_ram_controller(C_ADDR_WIDTH=12)	   164(164)	       0(0)	       0(0)	     20(20)	     0(0)	    12(0)	     0(0)	
   +bram_inst1:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)  	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   12(12)	     0(0)	
  +high_speed_ram_controller_inst_green2:high_speed_ram_controller(C_ADDR_WIDTH=12)	   136(136)	       0(0)	       0(0)	       2(2)	     0(0)	    12(0)	     0(0)	
   +bram_inst1:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)  	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   12(12)	     0(0)	
  +high_speed_ram_controller_inst_blue1:high_speed_ram_controller(C_ADDR_WIDTH=12)	   154(154)	       0(0)	       0(0)	     30(30)	     0(0)	    12(0)	     0(0)	
   +bram_inst1:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)  	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   12(12)	     0(0)	
  +high_speed_ram_controller_inst_blue2:high_speed_ram_controller(C_ADDR_WIDTH=12)	   132(132)	       0(0)	       0(0)	       4(4)	     0(0)	    12(0)	     0(0)	
   +bram_inst1:bram_asymmetric_r2_w1_port(C_ADDR_WIDTH=12)  	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	   12(12)	     0(0)	
  +u_tag_fifo:asyn_fifo(C_DATA_WIDTH=11)                    	   206(206)	       0(0)	       9(9)	   267(267)	     0(0)	     0(0)	     0(0)	
  +BiCubic_inst:BiCubic                                     	    2167(0)	       0(0)	    1720(0)	    1058(0)	     0(0)	     0(0)	    44(0)	
   +BiCubic_y3_inst:BiCubic_y3                              	     228(8)	       0(0)	     185(9)	      72(0)	     0(0)	     0(0)	     6(0)	
    +mul_4_y3_inst:mul_4                                    	     66(66)	       0(0)	   100(100)	     64(64)	     0(0)	     0(0)	     3(3)	
    +mul_3_y3_inst:mul_3                                    	       2(2)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     2(2)	
    +mul_2_y3_inst:mul_2                                    	     34(34)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     1(1)	
    +mul_add_2_y3_inst:mul_add_2                            	   118(118)	       0(0)	     76(76)	       0(0)	     0(0)	     0(0)	     0(0)	
   +BiCubic_y2_inst:BiCubic_y2                              	     317(1)	       0(0)	     249(0)	     201(0)	     0(0)	     0(0)	     5(0)	
    +mul_4_y2_inst:mul_4                                    	     80(80)	       0(0)	   147(147)	     90(90)	     0(0)	     0(0)	     3(3)	
    +mul_3_y2_inst:mul_3                                    	     74(74)	       0(0)	     12(12)	       0(0)	     0(0)	     0(0)	     2(2)	
    +mul_add_1_y2_inst:mul_add_1                            	   162(162)	       0(0)	     90(90)	   111(111)	     0(0)	     0(0)	     0(0)	
   +BiCubic_y1_inst:BiCubic_y1                              	     320(4)	       0(0)	     249(0)	     201(0)	     0(0)	     0(0)	     5(0)	
    +mul_4_y1_inst:mul_4                                    	     80(80)	       0(0)	   147(147)	     90(90)	     0(0)	     0(0)	     3(3)	
    +mul_3_y1_inst:mul_3                                    	     74(74)	       0(0)	     12(12)	       0(0)	     0(0)	     0(0)	     2(2)	
    +mul_add_1_y1_inst:mul_add_1                            	   162(162)	       0(0)	     90(90)	   111(111)	     0(0)	     0(0)	     0(0)	
   +BiCubic_y0_inst:BiCubic_y0                              	     218(0)	       0(0)	     176(0)	      64(0)	     0(0)	     0(0)	     6(0)	
    +mul_4_y0_inst:mul_4                                    	     66(66)	       0(0)	   100(100)	     64(64)	     0(0)	     0(0)	     3(3)	
    +mul_3_y0_inst:mul_3                                    	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     2(2)	
    +mul_2_y0_inst:mul_2                                    	     34(34)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     1(1)	
    +mul_add_2_y0_inst:mul_add_2                            	   118(118)	       0(0)	     76(76)	       0(0)	     0(0)	     0(0)	     0(0)	
   +BiCubic_x3_inst:BiCubic_x3                              	     220(2)	       0(0)	     179(3)	      64(0)	     0(0)	     0(0)	     6(0)	
    +mul_4_x3_inst:mul_4                                    	     66(66)	       0(0)	   100(100)	     64(64)	     0(0)	     0(0)	     3(3)	
    +mul_3_x3_inst:mul_3                                    	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     2(2)	
    +mul_2_x3_inst:mul_2                                    	     34(34)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     1(1)	
    +mul_add_2_x3_inst:mul_add_2                            	   118(118)	       0(0)	     76(76)	       0(0)	     0(0)	     0(0)	     0(0)	
   +BiCubic_x2_inst:BiCubic_x2                              	     324(8)	       0(0)	     257(8)	     197(0)	     0(0)	     0(0)	     5(0)	
    +mul_4_x2_inst:mul_4                                    	     80(80)	       0(0)	   147(147)	     90(90)	     0(0)	     0(0)	     3(3)	
    +mul_3_x2_inst:mul_3                                    	     74(74)	       0(0)	     12(12)	       0(0)	     0(0)	     0(0)	     2(2)	
    +mul_add_1_x2_inst:mul_add_1                            	   162(162)	       0(0)	     90(90)	   107(107)	     0(0)	     0(0)	     0(0)	
   +BiCubic_x1_inst:BiCubic_x1                              	     322(6)	       0(0)	     249(0)	     195(0)	     0(0)	     0(0)	     5(0)	
    +mul_4_x1_inst:mul_4                                    	     80(80)	       0(0)	   147(147)	     90(90)	     0(0)	     0(0)	     3(3)	
    +mul_3_x1_inst:mul_3                                    	     74(74)	       0(0)	     12(12)	       0(0)	     0(0)	     0(0)	     2(2)	
    +mul_add_1_x1_inst:mul_add_1                            	   162(162)	       0(0)	     90(90)	   105(105)	     0(0)	     0(0)	     0(0)	
   +BiCubic_x0_inst:BiCubic_x0                              	     218(0)	       0(0)	     176(0)	      64(0)	     0(0)	     0(0)	     6(0)	
    +mul_4_x0_inst:mul_4                                    	     66(66)	       0(0)	   100(100)	     64(64)	     0(0)	     0(0)	     3(3)	
    +mul_3_x0_inst:mul_3                                    	       0(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     2(2)	
    +mul_2_x0_inst:mul_2                                    	     34(34)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     1(1)	
    +mul_add_2_x0_inst:mul_add_2                            	   118(118)	       0(0)	     76(76)	       0(0)	     0(0)	     0(0)	     0(0)	
  +coefficient_inst:coefficient                             	   144(144)	     72(72)	   272(272)	     72(72)	     0(0)	     0(0)	   16(16)	
 +dvi_encoder_m0:dvi_encoder                                	     131(0)	       2(0)	     150(0)	     175(0)	     0(0)	     0(0)	     0(0)	
  +encb:encode                                              	     43(43)	       2(2)	     50(50)	     58(58)	     0(0)	     0(0)	     0(0)	
  +encr:encode                                              	     43(43)	       0(0)	     50(50)	     59(59)	     0(0)	     0(0)	     0(0)	
  +encg:encode                                              	     45(45)	       0(0)	     50(50)	     58(58)	     0(0)	     0(0)	     0(0)	
 +u_frame_buffer_ch0:frame_buffer(AXI_WR_ID=8'b10101010,AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128)	    1765(0)	       1(0)	     264(0)	    1726(0)	     0(0)	    34(0)	     2(0)	
  +u_i_clk_rst_pip:rst_n_piple                              	       3(3)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
  +u_axi_rst_pip:rst_n_piple                                	       3(3)	       0(0)	       0(0)	     65(65)	     0(0)	     0(0)	     0(0)	
  +u_ddr_rx_buffer:ddr_rx_buffer(AXI_DDR_WIDTH=128,AXI_WR_ID=8'b10101010)	   800(207)	       1(0)	    125(92)	   501(237)	     0(0)	    26(0)	     0(0)	
   +u_vid_rx_align:vid_rx_align(AXI_DDR_WIDTH=128)          	   421(292)	       1(1)	       0(0)	     91(14)	     0(0)	     0(0)	     0(0)	
    +u_frame_info_det:frame_info_det                        	   129(129)	       0(0)	       0(0)	     77(77)	     0(0)	     0(0)	     0(0)	
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128,FIFO_DEPTH=2048)       	    122(72)	       0(0)	     25(25)	    112(60)	     0(0)	   26(26)	     0(0)	
    +U1_WrAddrCnt:FifoAddrCnt(CounterWidth_C=11)            	     25(13)	       0(0)	       0(0)	      20(0)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                 	     12(12)	       0(0)	       0(0)	     20(20)	     0(0)	     0(0)	     0(0)	
    +U2_RdAddrCnt:FifoAddrCnt(CounterWidth_C=11)            	     25(13)	       0(0)	       0(0)	     32(10)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt(CounterWidth_C=11)                 	     12(12)	       0(0)	       0(0)	     22(22)	     0(0)	     0(0)	     0(0)	
   +u_ddr_wr_ctrl:DdrWrCtrl(AXI_WR_ID=8'b10101010,AXI_DATA_WIDTH=128)	     50(50)	       0(0)	       8(8)	     61(61)	     0(0)	     0(0)	     0(0)	
  +u_ddr_tx_buffer:ddr_tx_buffer(AXI_RD_ID=8'b01010101,AXI_DDR_WIDTH=128)	   913(457)	       0(0)	    139(84)	  1017(624)	     0(0)	     8(0)	     1(1)	
   +u_ddr_rd_ctrl:DdrRdCtrl(AXI_RD_ID=8'b01010101,AXI_DATA_WIDTH=128)	   185(185)	       0(0)	     17(17)	     77(77)	     0(0)	     0(0)	     0(0)	
   +u_wr_fifo:DC_FIFO(DATA_WIDTH=128)                       	    103(61)	       0(0)	     19(19)	     91(48)	     0(0)	     7(7)	     0(0)	
    +U1_WrAddrCnt:FifoAddrCnt                               	     21(11)	       0(0)	       0(0)	      26(8)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt                                    	     10(10)	       0(0)	       0(0)	     18(18)	     0(0)	     0(0)	     0(0)	
    +U2_RdAddrCnt:FifoAddrCnt                               	     21(11)	       0(0)	       0(0)	      17(0)	     0(0)	     0(0)	     0(0)	
     +U1_AddrCnt:GrayCnt                                    	     10(10)	       0(0)	       0(0)	     17(17)	     0(0)	     0(0)	     0(0)	
   +u_data_tx:data_tx(FIFO_ALMOST_FULL=450)                 	    168(69)	       0(0)	      19(0)	   225(139)	     0(0)	     1(0)	     0(0)	
    +u_rd_fifo:DC_FIFO(DATA_WIDTH=16)                       	     99(57)	       0(0)	     19(19)	     86(41)	     0(0)	     1(1)	     0(0)	
     +U1_WrAddrCnt:FifoAddrCnt                              	     21(11)	       0(0)	       0(0)	      27(8)	     0(0)	     0(0)	     0(0)	
      +U1_AddrCnt:GrayCnt                                   	     10(10)	       0(0)	       0(0)	     19(19)	     0(0)	     0(0)	     0(0)	
     +U2_RdAddrCnt:FifoAddrCnt                              	     21(11)	       0(0)	       0(0)	      18(0)	     0(0)	     0(0)	     0(0)	
      +U1_AddrCnt:GrayCnt                                   	     10(10)	       0(0)	       0(0)	     18(18)	     0(0)	     0(0)	     0(0)	
  +u_bank_sw:bank_switch(FB_NUM=3,AXI_DATA_WIDTH=128)       	     46(46)	       0(0)	       0(0)	   143(143)	     0(0)	     0(0)	     1(1)	
 +inst_ddr3_axi:efx_ddr3_axi                                	  2082(321)	     492(0)	   358(129)	  2114(238)	     0(0)	    27(0)	     0(0)	
  +inst_arburst_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       8(8)	       9(9)	     22(22)	     0(0)	     0(0)	     0(0)	
  +u_rd_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_DEPTH=32)           	       0(0)	   116(116)	       0(0)	     58(58)	     0(0)	     0(0)	     0(0)	
  +u_wr_addr_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=48,DATA_DEPTH=32)	       8(8)	   124(124)	       9(9)	     80(80)	     0(0)	     0(0)	     0(0)	
  +inst_awid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	     12(12)	     11(11)	     0(0)	     0(0)	     0(0)	
  +inst_arid_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	       9(9)	     17(17)	     0(0)	     0(0)	     0(0)	
  +inst_respon_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	       0(0)	     12(12)	     13(13)	     0(0)	     0(0)	     0(0)	
  +inst_rd_brust_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       0(0)	     32(32)	       0(0)	     16(16)	     0(0)	     0(0)	     0(0)	
  +inst_rd_last_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       0(0)	     32(32)	       0(0)	     16(16)	     0(0)	     0(0)	     0(0)	
  +inst_respon_len_fifo:Ddr_Ctrl_Sc_Fifo(DATA_WIDTH=8,DATA_DEPTH=32)	       8(8)	     32(32)	       9(9)	     47(47)	     0(0)	     0(0)	     0(0)	
  +inst_efx_ddr3:efx_ddr3_soft_controller                   	    1713(0)	     148(0)	     169(0)	    1596(0)	     0(0)	    27(0)	     0(0)	
   +u_efx_ddr3_soft_controller:efx_ddr3_soft_controller_6407b0f71fba4e5b90898b565f250ce8	  1713(147)	     148(0)	    169(25)	  1596(463)	     0(0)	    27(0)	     0(0)	
    +top_mc:controller_top_6407b0f71fba4e5b90898b565f250ce8 	   1554(27)	     146(0)	     144(0)	   1122(26)	     0(0)	    27(0)	     0(0)	
     +rst_ctrl0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=4,CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)	      16(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[2].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[3].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +rst_ctrl1:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(CYCLE=4,IN_RST_ACTIVE=4'b0,OUT_RST_ACTIVE=4'b0)	       4(0)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
      +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=4)	       4(4)	       0(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +fifo_ar:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)	     54(26)	       0(0)	       8(8)	     62(52)	     0(0)	     2(2)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
     +fifo_aw:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=32)	     54(26)	       0(0)	       8(8)	     55(43)	     0(0)	     2(2)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
     +fifo_wr:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=144)	     54(26)	       0(0)	       8(8)	     51(41)	     0(0)	     8(8)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       8(8)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
     +fifo_rdpush:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=1)	     60(26)	       0(0)	       8(8)	     44(30)	     0(0)	     0(0)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       4(4)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     20(20)	       0(0)	       0(0)	     10(10)	     0(0)	     0(0)	     0(0)	
     +fifo_rd:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=128)	     55(26)	       0(0)	     16(16)	    113(91)	     0(0)	     7(7)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     15(15)	       0(0)	       0(0)	       9(9)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	     13(13)	     0(0)	     0(0)	     0(0)	
     +fifo_ack:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=2)	     54(26)	       0(0)	       0(0)	     50(43)	     0(0)	     1(1)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       4(4)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       3(3)	     0(0)	     0(0)	     0(0)	
     +ac_fifo:streamfifocc64_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=52)	     54(26)	       0(0)	       0(0)	     42(39)	     0(0)	     3(3)	     0(0)	
      +popToPushGray_buffercc:buffercc_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
      +pushToPopGray_buffercc:buffercc_1_6407b0f71fba4e5b90898b565f250ce8	     14(14)	       0(0)	       0(0)	       1(1)	     0(0)	     0(0)	     0(0)	
     +controller_main:ddr_3_controller_6407b0f71fba4e5b90898b565f250ce8	 1122(1122)	   146(146)	     96(96)	   679(669)	     0(0)	     4(0)	     0(0)	
      +map_ram:user_dual_port_ram_6407b0f71fba4e5b90898b565f250ce8(DATA_WIDTH=72,OUTPUT_REG="FALSE",RAM_INIT_FILE="ddr3_controller.bin")	       0(0)	       0(0)	       0(0)	     10(10)	     0(0)	     4(4)	     0(0)	
    +rst_top0:reset_ctrl_6407b0f71fba4e5b90898b565f250ce8(NUM_RST=2,CYCLE=5,IN_RST_ACTIVE=2'b0,OUT_RST_ACTIVE=2'b0)	       2(0)	       2(0)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +genblk1[0].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)	       1(1)	       1(1)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
     +genblk1[1].genblk1.genblk1.inst_sysclk_rstn:reset_sub_6407b0f71fba4e5b90898b565f250ce8(OUT_RST_ACTIVE="LOW",CYCLE=5)	       1(1)	       1(1)	       0(0)	       0(0)	     0(0)	     0(0)	     0(0)	
    +phase_u0:phase_shift_6407b0f71fba4e5b90898b565f250ce8  	     10(10)	       0(0)	       0(0)	     11(11)	     0(0)	     0(0)	     0(0)	
 +U2_Axi4FullDeplex_0:Axi4FullDeplex(AXI_DATA_WIDTH=128)    	       0(0)	       0(0)	       0(0)	       2(2)	     0(0)	     0(0)	     0(0)	
