Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 04:28:36 2020
| Host         : Clarencedc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             222 |           55 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             204 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                          Enable Signal                         |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+
|  auto/slowclk/M_slowclkedge_out        |                                                                |                                                               |                2 |              2 |         1.00 |
|  segtest/slowclkedge/M_slowclkedge_out |                                                                |                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                         |                                                                | reset_cond/M_reset_cond_in                                    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                         | rand_auto/rand_gen/M_randint2_q[3]_i_1_n_0                     | buttoncond_gen_0[1].buttoncond/M_rand_auto_button[0]          |                2 |              4 |         2.00 |
|  auto/slowclk/M_slowclkedge_out        | auto/buttoncond_gen_0[1].buttoncond/M_auto_controller_q_reg[1] | auto/buttoncond_gen_0[1].buttoncond/p_0_in                    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                         | rand_auto/rand_gen/M_index_count_q[3]_i_1_n_0                  | buttoncond_gen_0[1].buttoncond/M_rand_auto_button[0]          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                         | rand_auto/rand_gen/M_randint_temp_d                            | buttoncond_gen_0[1].buttoncond/M_rand_auto_button[0]          |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                         | manual/M_a_mem_d                                               | manual/M_a_mem_q[15]_i_1_n_0                                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                         | manual/M_b_mem_d                                               | manual/M_b_mem_q[15]_i_1_n_0                                  |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG                         | segtest/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__2_n_0   | segtest/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]_0               | buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2__7_n_0           | buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[2].buttoncond/M_ctr_q_reg[11]_0               | buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]_0               | buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[1]_0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | buttoncond_gen_0[4].buttoncond/M_ctr_q_reg[11]_0               | buttoncond_gen_0[4].buttoncond/sync/clear                     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         | auto/buttoncond_gen_0[1].buttoncond/M_ctr_q[0]_i_2_n_0         | auto/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                         |                                                                |                                                               |               24 |             56 |         2.33 |
|  clk_IBUF_BUFG                         |                                                                | reset_cond/Q[0]                                               |               23 |             83 |         3.61 |
|  clk_IBUF_BUFG                         |                                                                | buttoncond_gen_0[1].buttoncond/M_rand_auto_button[0]          |               29 |            135 |         4.66 |
+----------------------------------------+----------------------------------------------------------------+---------------------------------------------------------------+------------------+----------------+--------------+


