[hw_ClkGetGatingStatus] Unknown Clock
[hw_ClkGetStatus] Unknown Clock: %d
Power Clock Up:%s Already ON
Power Clock Up:%s Already ON
Power Clock Up:%s Already ON
Power Clock Up:%s Already ON
[hw_ClkPllUp] Unknown Domain
Power Clock Up:%s
[hw_ClkPllDn] Unknown Domain
Power Clock Dn:%s
[hw_ClkOn] Unknown Clock: %d
[hw_ClkOn] Clock %d
[hw_ClkOff] Unknown Clock(%d)
[hw_ClkOff] Clock %d
CPU#%d CPU_Freq=%dMHz, Idle_Ratio=%02d.%d%%
Wakelock=0x%08X, Idle_Ratio=%3d%%, UCPU_Freq(Core: %4dMHz, Bus: %4dMHz), LCPU_Freq=(%4dMHz, Bus: %4dMHz) Mif_Freq=%dkHz
[WORK MON] U-CPU (Core0: %03d, Core1: %03d)
[WORK MON] L-CPU (Core0: %03d, Core1: %03d, Core2: %03d)
[DFS] uBusActiveRatio:%d, BusActCnt0:0x%08X, 1:0x%08X, 2:0x%08X, 3:0x%08X, Select:%d
[DFS] GIC PEND - 0:0x%X 1:0x%X 2:0x%X 3:0x%X 4:0x%X 5:0x%X 6:0x%X
[DFS] GIC PEND - 7:0x%X 8:0x%X 9:0x%X
[DVFS][CPU] LV:%2d, U:%4dMHz(B:%4dMHz) => LV:%2d, U:%4dMHz(B:%4dMHz), duration:%dus
[DVFS][CPU] LV:%2d, L:%4dMHz(B:%4dMHz) => LV:%2d, L:%4dMHz(B:%4dMHz)
[DFS] DFS is disabled by registry
[DFS] DFS is disabled
[MCW]FPLL MAX TRAINING DUR EXPIRED REQ:%x VALID:%x
[MCW]FPLL INVALID TSM_RET_DUR BETWEEN BB AND RF %x
