// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

// DATE "11/11/2016 11:56:37"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ServoController (
	chan1,
	enable,
	clk,
	Reset,
	SCL,
	SDA,
	chan2,
	chan3,
	chan4);
output 	chan1;
input 	enable;
input 	clk;
input 	Reset;
input 	SCL;
inout 	SDA;
output 	chan2;
output 	chan3;
output 	chan4;

// Design Ports Information
// chan1	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// chan2	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// chan3	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// chan4	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDA	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SCL	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ServoController_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \SDA~output_o ;
wire \chan1~output_o ;
wire \chan2~output_o ;
wire \chan3~output_o ;
wire \chan4~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \inst2|rstPipe~0_combout ;
wire \SDA~input_o ;
wire \inst2|sdaPipe~9_combout ;
wire \inst2|sdaPipe~7_combout ;
wire \inst2|sdaPipe~8_combout ;
wire \inst2|sdaPipe~0_combout ;
wire \inst2|sdaPipe~1_combout ;
wire \inst2|sdaPipe~2_combout ;
wire \inst2|sdaPipe~3_combout ;
wire \inst2|sdaPipe~4_combout ;
wire \inst2|sdaPipe~5_combout ;
wire \inst2|sdaPipe~6_combout ;
wire \inst2|sdaDeb~1_combout ;
wire \inst2|sdaDeb~0_combout ;
wire \inst2|sdaDeb~2_combout ;
wire \inst2|sdaDeb~3_combout ;
wire \inst2|sdaDeb~q ;
wire \inst2|sdaDelayed~3_combout ;
wire \inst2|sdaDelayed~2_combout ;
wire \inst2|sdaDelayed~1_combout ;
wire \inst2|sdaDelayed~0_combout ;
wire \SCL~input_o ;
wire \inst2|sclPipe~9_combout ;
wire \inst2|sclPipe~7_combout ;
wire \inst2|sclPipe~8_combout ;
wire \inst2|sclPipe~0_combout ;
wire \inst2|sclPipe~1_combout ;
wire \inst2|sclPipe~2_combout ;
wire \inst2|sclPipe~3_combout ;
wire \inst2|sclPipe~4_combout ;
wire \inst2|sclDeb~2_combout ;
wire \inst2|sclPipe~5_combout ;
wire \inst2|sclPipe~6_combout ;
wire \inst2|sclDeb~1_combout ;
wire \inst2|sclDeb~0_combout ;
wire \inst2|sclDeb~3_combout ;
wire \inst2|sclDeb~q ;
wire \inst2|always3~0_combout ;
wire \inst2|startEdgeDet~q ;
wire \inst2|comb~0_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0000~q ;
wire \inst2|sclDelayed~9_combout ;
wire \inst2|sclDelayed~8_combout ;
wire \inst2|sclDelayed~7_combout ;
wire \inst2|sclDelayed~6_combout ;
wire \inst2|sclDelayed~5_combout ;
wire \inst2|sclDelayed~4_combout ;
wire \inst2|sclDelayed~3_combout ;
wire \inst2|sclDelayed~2_combout ;
wire \inst2|sclDelayed~1_combout ;
wire \inst2|sclDelayed~0_combout ;
wire \inst2|u_serialInterface|bitCnt[0]~8_combout ;
wire \inst2|u_serialInterface|Equal5~0_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~35_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0111~q ;
wire \inst2|u_serialInterface|clearStartStopDet~1_combout ;
wire \inst2|u_serialInterface|bitCnt[2]~10_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~41_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1111~q ;
wire \inst2|u_serialInterface|clearStartStopDet~0_combout ;
wire \inst2|u_serialInterface|clearStartStopDet~2_combout ;
wire \inst2|u_serialInterface|clearStartStopDet~q ;
wire \inst2|startStopDetState~3_combout ;
wire \inst2|startStopDetState[0]~1_combout ;
wire \inst2|startStopDetState[0]~2_combout ;
wire \inst2|u_serialInterface|WideOr6~0_combout ;
wire \inst2|u_serialInterface|rxData~8_combout ;
wire \inst2|u_serialInterface|streamSt~14_combout ;
wire \inst2|u_serialInterface|streamSt~18_combout ;
wire \inst2|startStopDetState~0_combout ;
wire \inst2|u_serialInterface|streamSt~12_combout ;
wire \inst2|u_serialInterface|streamSt~19_combout ;
wire \inst2|u_serialInterface|rxData~9_combout ;
wire \inst2|u_serialInterface|rxData~10_combout ;
wire \inst2|u_serialInterface|rxData~11_combout ;
wire \inst2|u_serialInterface|rxData~12_combout ;
wire \inst2|u_serialInterface|always0~1_combout ;
wire \inst2|u_serialInterface|rxData~13_combout ;
wire \inst2|u_serialInterface|rxData~0_combout ;
wire \inst2|u_serialInterface|always0~0_combout ;
wire \inst2|u_serialInterface|always0~2_combout ;
wire \inst2|u_serialInterface|streamSt~17_combout ;
wire \inst2|u_serialInterface|streamSt~20_combout ;
wire \inst2|u_serialInterface|streamSt.01~q ;
wire \inst2|u_serialInterface|rxData[3]~1_combout ;
wire \inst2|u_serialInterface|rxData[3]~4_combout ;
wire \inst2|u_serialInterface|rxData[3]~2_combout ;
wire \inst2|u_serialInterface|rxData[3]~3_combout ;
wire \inst2|u_serialInterface|rxData[3]~5_combout ;
wire \inst2|u_serialInterface|rxData~7_combout ;
wire \inst2|u_serialInterface|next_sdaOut~0_combout ;
wire \inst2|u_serialInterface|streamSt~27_combout ;
wire \inst2|u_serialInterface|streamSt~24_combout ;
wire \inst2|u_serialInterface|streamSt~22_combout ;
wire \inst2|u_serialInterface|streamSt~23_combout ;
wire \inst2|u_serialInterface|streamSt~25_combout ;
wire \inst2|u_serialInterface|streamSt.00~q ;
wire \inst2|u_serialInterface|always0~3_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~36_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~37_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1011~q ;
wire \inst2|u_serialInterface|CurrState_SISt~38_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1010~q ;
wire \inst2|u_serialInterface|CurrState_SISt~28_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1001~q ;
wire \inst2|u_serialInterface|WideOr6~2_combout ;
wire \inst2|u_serialInterface|WideOr6~1_combout ;
wire \inst2|u_serialInterface|bitCnt[2]~2_combout ;
wire \inst2|u_serialInterface|bitCnt[2]~3_combout ;
wire \inst2|u_serialInterface|bitCnt[2]~5_combout ;
wire \inst2|u_serialInterface|bitCnt[0]~9_combout ;
wire \inst2|u_serialInterface|bitCnt[1]~7_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~33_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~32_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~45_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0010~q ;
wire \inst2|u_serialInterface|CurrState_SISt~43_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0011~q ;
wire \inst2|u_serialInterface|CurrState_SISt~39_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0100~q ;
wire \inst2|u_serialInterface|bitCnt[2]~1_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~34_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0101~q ;
wire \inst2|u_serialInterface|CurrState_SISt~40_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0110~q ;
wire \inst2|u_serialInterface|CurrState_SISt~29_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~30_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.0001~q ;
wire \inst2|u_serialInterface|bitCnt[2]~4_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~46_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1000~q ;
wire \inst2|u_serialInterface|rxData[3]~6_combout ;
wire \inst2|u_serialInterface|Add1~0_combout ;
wire \inst2|u_serialInterface|bitCnt[2]~6_combout ;
wire \inst2|u_serialInterface|bitCnt[2]~0_combout ;
wire \inst2|u_serialInterface|CurrState_SISt~44_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1110~q ;
wire \inst2|u_serialInterface|CurrState_SISt~42_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1101~q ;
wire \inst2|u_serialInterface|CurrState_SISt~31_combout ;
wire \inst2|u_serialInterface|CurrState_SISt.1100~q ;
wire \inst2|u_serialInterface|Selector24~0_combout ;
wire \inst2|u_serialInterface|regAddr[0]~8_combout ;
wire \inst2|u_serialInterface|streamSt~21_combout ;
wire \inst2|u_serialInterface|streamSt.10~q ;
wire \inst2|u_serialInterface|writeEn~0_combout ;
wire \inst2|u_serialInterface|streamSt~13_combout ;
wire \inst2|u_serialInterface|streamSt~15_combout ;
wire \inst2|u_serialInterface|streamSt~16_combout ;
wire \inst2|u_serialInterface|streamSt~26_combout ;
wire \inst2|u_serialInterface|streamSt.11~q ;
wire \inst2|u_serialInterface|next_dataOut~0_combout ;
wire \inst2|u_serialInterface|writeEn~1_combout ;
wire \inst2|u_serialInterface|writeEn~q ;
wire \inst2|u_serialInterface|regAddr[7]~12_combout ;
wire \inst2|u_serialInterface|regAddr[7]~13_combout ;
wire \inst2|u_serialInterface|regAddr[0]~9 ;
wire \inst2|u_serialInterface|regAddr[1]~10_combout ;
wire \inst2|u_serialInterface|regAddr[1]~11 ;
wire \inst2|u_serialInterface|regAddr[2]~14_combout ;
wire \inst2|u_serialInterface|regAddr[2]~15 ;
wire \inst2|u_serialInterface|regAddr[3]~16_combout ;
wire \inst2|u_serialInterface|regAddr[3]~17 ;
wire \inst2|u_serialInterface|regAddr[4]~18_combout ;
wire \inst2|u_serialInterface|regAddr[4]~19 ;
wire \inst2|u_serialInterface|regAddr[5]~20_combout ;
wire \inst2|u_registerInterface|Decoder0~0_combout ;
wire \inst2|u_serialInterface|regAddr[5]~21 ;
wire \inst2|u_serialInterface|regAddr[6]~22_combout ;
wire \inst2|u_serialInterface|regAddr[6]~23 ;
wire \inst2|u_serialInterface|regAddr[7]~24_combout ;
wire \inst2|u_serialInterface|dataOut~0_combout ;
wire \inst2|u_serialInterface|dataOut~1_combout ;
wire \inst2|u_registerInterface|Decoder0~1_combout ;
wire \inst2|u_registerInterface|Decoder0~4_combout ;
wire \inst2|u_registerInterface|Decoder0~5_combout ;
wire \inst2|u_registerInterface|Decoder0~6_combout ;
wire \inst2|u_registerInterface|Decoder0~3_combout ;
wire \inst2|u_registerInterface|Decoder0~2_combout ;
wire \inst2|u_registerInterface|Selector0~2_combout ;
wire \inst2|u_registerInterface|Selector0~3_combout ;
wire \inst2|u_registerInterface|Selector0~4_combout ;
wire \inst2|u_serialInterface|dataOut~2_combout ;
wire \inst2|u_registerInterface|Selector1~2_combout ;
wire \inst2|u_registerInterface|Selector1~3_combout ;
wire \inst2|u_registerInterface|Selector1~4_combout ;
wire \inst2|u_serialInterface|txData[5]~0_combout ;
wire \inst2|u_serialInterface|txData[5]~2_combout ;
wire \inst2|u_serialInterface|txData[5]~3_combout ;
wire \inst2|u_serialInterface|dataOut~8_combout ;
wire \inst2|u_registerInterface|Selector7~2_combout ;
wire \inst2|u_registerInterface|Selector7~3_combout ;
wire \inst2|u_registerInterface|Selector7~4_combout ;
wire \inst2|u_serialInterface|txData~10_combout ;
wire \inst2|u_serialInterface|txData~11_combout ;
wire \inst2|u_serialInterface|dataOut~7_combout ;
wire \inst2|u_registerInterface|Selector6~2_combout ;
wire \inst2|u_registerInterface|Selector6~3_combout ;
wire \inst2|u_registerInterface|Selector6~4_combout ;
wire \inst2|u_serialInterface|txData~9_combout ;
wire \inst2|u_serialInterface|dataOut~6_combout ;
wire \inst2|u_registerInterface|Selector5~2_combout ;
wire \inst2|u_registerInterface|Selector5~3_combout ;
wire \inst2|u_registerInterface|Selector5~4_combout ;
wire \inst2|u_serialInterface|txData~8_combout ;
wire \inst2|u_serialInterface|dataOut~5_combout ;
wire \inst2|u_registerInterface|Selector4~2_combout ;
wire \inst2|u_registerInterface|Selector4~3_combout ;
wire \inst2|u_registerInterface|Selector4~4_combout ;
wire \inst2|u_serialInterface|txData~7_combout ;
wire \inst2|u_serialInterface|dataOut~4_combout ;
wire \inst2|u_registerInterface|Selector3~2_combout ;
wire \inst2|u_registerInterface|Selector3~3_combout ;
wire \inst2|u_registerInterface|Selector3~4_combout ;
wire \inst2|u_serialInterface|txData~6_combout ;
wire \inst2|u_serialInterface|dataOut~3_combout ;
wire \inst2|u_registerInterface|Selector2~2_combout ;
wire \inst2|u_registerInterface|Selector2~3_combout ;
wire \inst2|u_registerInterface|Selector2~4_combout ;
wire \inst2|u_serialInterface|txData~5_combout ;
wire \inst2|u_serialInterface|txData~4_combout ;
wire \inst2|u_serialInterface|txData~1_combout ;
wire \inst2|u_serialInterface|Selector24~2_combout ;
wire \inst2|u_serialInterface|Selector24~3_combout ;
wire \inst2|u_serialInterface|Selector24~4_combout ;
wire \inst2|u_serialInterface|Selector24~1_combout ;
wire \inst2|u_serialInterface|sdaOut~0_combout ;
wire \inst2|u_serialInterface|sdaOut~q ;
wire \inst1|count[0]~24_combout ;
wire \enable~input_o ;
wire \enable~inputclkctrl_outclk ;
wire \inst1|count[1]~8_combout ;
wire \inst1|count[1]~9 ;
wire \inst1|count[2]~10_combout ;
wire \inst1|count[2]~11 ;
wire \inst1|count[3]~12_combout ;
wire \inst1|count[3]~13 ;
wire \inst1|count[4]~14_combout ;
wire \inst1|count[4]~15 ;
wire \inst1|count[5]~16_combout ;
wire \inst1|count[5]~17 ;
wire \inst1|count[6]~18_combout ;
wire \inst1|count[6]~19 ;
wire \inst1|count[7]~20_combout ;
wire \inst1|count[7]~21 ;
wire \inst1|count[8]~22_combout ;
wire \inst1|Equal0~1_combout ;
wire \inst1|Equal0~0_combout ;
wire \inst1|newClk~0_combout ;
wire \inst1|newClk~feeder_combout ;
wire \inst1|newClk~q ;
wire \inst1|newClk~clkctrl_outclk ;
wire \inst|WideOr0~1_combout ;
wire \inst3|count[0]~21_combout ;
wire \inst3|count[1]~7_combout ;
wire \inst3|count[1]~8 ;
wire \inst3|count[2]~9_combout ;
wire \inst3|count[2]~10 ;
wire \inst3|count[3]~11_combout ;
wire \inst3|count[3]~12 ;
wire \inst3|count[4]~13_combout ;
wire \inst3|count[4]~14 ;
wire \inst3|count[5]~15_combout ;
wire \inst3|count[5]~16 ;
wire \inst3|count[6]~17_combout ;
wire \inst3|count[6]~18 ;
wire \inst3|count[7]~19_combout ;
wire \inst|LessThan0~1_cout ;
wire \inst|LessThan0~3_cout ;
wire \inst|LessThan0~5_cout ;
wire \inst|LessThan0~7_cout ;
wire \inst|LessThan0~9_cout ;
wire \inst|LessThan0~11_cout ;
wire \inst|LessThan0~13_cout ;
wire \inst|LessThan0~14_combout ;
wire \inst|WideOr0~0_combout ;
wire \inst|pwm_next~0_combout ;
wire \inst|pwm~q ;
wire \inst3|WideOr0~1_combout ;
wire \inst3|WideOr0~0_combout ;
wire \inst3|LessThan0~1_cout ;
wire \inst3|LessThan0~3_cout ;
wire \inst3|LessThan0~5_cout ;
wire \inst3|LessThan0~7_cout ;
wire \inst3|LessThan0~9_cout ;
wire \inst3|LessThan0~11_cout ;
wire \inst3|LessThan0~13_cout ;
wire \inst3|LessThan0~14_combout ;
wire \inst3|pwm_next~0_combout ;
wire \inst3|pwm~q ;
wire \inst6|WideOr0~1_combout ;
wire \inst6|LessThan0~1_cout ;
wire \inst6|LessThan0~3_cout ;
wire \inst6|LessThan0~5_cout ;
wire \inst6|LessThan0~7_cout ;
wire \inst6|LessThan0~9_cout ;
wire \inst6|LessThan0~11_cout ;
wire \inst6|LessThan0~13_cout ;
wire \inst6|LessThan0~14_combout ;
wire \inst6|WideOr0~0_combout ;
wire \inst6|pwm_next~0_combout ;
wire \inst6|pwm~q ;
wire \inst5|WideOr0~0_combout ;
wire \inst5|WideOr0~1_combout ;
wire \inst5|LessThan0~1_cout ;
wire \inst5|LessThan0~3_cout ;
wire \inst5|LessThan0~5_cout ;
wire \inst5|LessThan0~7_cout ;
wire \inst5|LessThan0~9_cout ;
wire \inst5|LessThan0~11_cout ;
wire \inst5|LessThan0~13_cout ;
wire \inst5|LessThan0~14_combout ;
wire \inst5|pwm_next~0_combout ;
wire \inst5|pwm~q ;
wire [8:0] \inst1|count ;
wire [7:0] \inst3|count ;
wire [7:0] \inst2|u_registerInterface|myReg2 ;
wire [7:0] \inst2|u_serialInterface|regAddr ;
wire [1:0] \inst2|startStopDetState ;
wire [3:0] \inst2|sdaDelayed ;
wire [7:0] \inst2|u_serialInterface|dataOut ;
wire [7:0] \inst2|u_registerInterface|myReg0 ;
wire [7:0] \inst2|u_registerInterface|myReg1 ;
wire [7:0] \inst2|u_registerInterface|myReg3 ;
wire [7:0] \inst2|u_serialInterface|rxData ;
wire [9:0] \inst2|sclPipe ;
wire [2:0] \inst2|u_serialInterface|bitCnt ;
wire [1:0] \inst2|rstPipe ;
wire [9:0] \inst2|sclDelayed ;
wire [7:0] \inst2|u_serialInterface|txData ;
wire [7:0] \inst2|u_registerInterface|dataOut ;
wire [9:0] \inst2|sdaPipe ;


// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \SDA~output (
	.i(\inst2|u_serialInterface|sdaOut~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \SDA~output .bus_hold = "false";
defparam \SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \chan1~output (
	.i(\inst|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\chan1~output_o ),
	.obar());
// synopsys translate_off
defparam \chan1~output .bus_hold = "false";
defparam \chan1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \chan2~output (
	.i(\inst3|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\chan2~output_o ),
	.obar());
// synopsys translate_off
defparam \chan2~output .bus_hold = "false";
defparam \chan2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \chan3~output (
	.i(\inst6|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\chan3~output_o ),
	.obar());
// synopsys translate_off
defparam \chan3~output .bus_hold = "false";
defparam \chan3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \chan4~output (
	.i(\inst5|pwm~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\chan4~output_o ),
	.obar());
// synopsys translate_off
defparam \chan4~output .bus_hold = "false";
defparam \chan4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \inst2|rstPipe[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rstPipe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rstPipe[0] .is_wysiwyg = "true";
defparam \inst2|rstPipe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \inst2|rstPipe~0 (
// Equation(s):
// \inst2|rstPipe~0_combout  = (\Reset~input_o ) # (\inst2|rstPipe [0])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\inst2|rstPipe [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|rstPipe~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|rstPipe~0 .lut_mask = 16'hFCFC;
defparam \inst2|rstPipe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \inst2|rstPipe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|rstPipe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|rstPipe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|rstPipe[1] .is_wysiwyg = "true";
defparam \inst2|rstPipe[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \SDA~input (
	.i(SDA),
	.ibar(gnd),
	.o(\SDA~input_o ));
// synopsys translate_off
defparam \SDA~input .bus_hold = "false";
defparam \SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \inst2|sdaPipe~9 (
// Equation(s):
// \inst2|sdaPipe~9_combout  = (\SDA~input_o ) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDA~input_o ),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~9 .lut_mask = 16'hFFF0;
defparam \inst2|sdaPipe~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N27
dffeas \inst2|sdaPipe[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[0] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \inst2|sdaPipe~7 (
// Equation(s):
// \inst2|sdaPipe~7_combout  = (\inst2|sdaPipe [0]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdaPipe [0]),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~7 .lut_mask = 16'hFFF0;
defparam \inst2|sdaPipe~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N15
dffeas \inst2|sdaPipe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[1] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \inst2|sdaPipe~8 (
// Equation(s):
// \inst2|sdaPipe~8_combout  = (\inst2|sdaPipe [1]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdaPipe [1]),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~8 .lut_mask = 16'hFFF0;
defparam \inst2|sdaPipe~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N29
dffeas \inst2|sdaPipe[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[2] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \inst2|sdaPipe~0 (
// Equation(s):
// \inst2|sdaPipe~0_combout  = (\inst2|sdaPipe [2]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sdaPipe [2]),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~0 .lut_mask = 16'hFFCC;
defparam \inst2|sdaPipe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N13
dffeas \inst2|sdaPipe[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[3] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \inst2|sdaPipe~1 (
// Equation(s):
// \inst2|sdaPipe~1_combout  = (\inst2|sdaPipe [3]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sdaPipe [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~1 .lut_mask = 16'hFFAA;
defparam \inst2|sdaPipe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N3
dffeas \inst2|sdaPipe[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[4] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \inst2|sdaPipe~2 (
// Equation(s):
// \inst2|sdaPipe~2_combout  = (\inst2|sdaPipe [4]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sdaPipe [4]),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~2 .lut_mask = 16'hFFCC;
defparam \inst2|sdaPipe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \inst2|sdaPipe[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[5] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \inst2|sdaPipe~3 (
// Equation(s):
// \inst2|sdaPipe~3_combout  = (\inst2|rstPipe [1]) # (\inst2|sdaPipe [5])

	.dataa(gnd),
	.datab(\inst2|rstPipe [1]),
	.datac(gnd),
	.datad(\inst2|sdaPipe [5]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~3 .lut_mask = 16'hFFCC;
defparam \inst2|sdaPipe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N31
dffeas \inst2|sdaPipe[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[6] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \inst2|sdaPipe~4 (
// Equation(s):
// \inst2|sdaPipe~4_combout  = (\inst2|sdaPipe [6]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdaPipe [6]),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~4 .lut_mask = 16'hFFF0;
defparam \inst2|sdaPipe~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N7
dffeas \inst2|sdaPipe[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[7] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \inst2|sdaPipe~5 (
// Equation(s):
// \inst2|sdaPipe~5_combout  = (\inst2|sdaPipe [7]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sdaPipe [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~5 .lut_mask = 16'hFFAA;
defparam \inst2|sdaPipe~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N25
dffeas \inst2|sdaPipe[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[8] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \inst2|sdaPipe~6 (
// Equation(s):
// \inst2|sdaPipe~6_combout  = (\inst2|sdaPipe [8]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sdaPipe [8]),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaPipe~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaPipe~6 .lut_mask = 16'hFFCC;
defparam \inst2|sdaPipe~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N23
dffeas \inst2|sdaPipe[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaPipe~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaPipe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaPipe[9] .is_wysiwyg = "true";
defparam \inst2|sdaPipe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \inst2|sdaDeb~1 (
// Equation(s):
// \inst2|sdaDeb~1_combout  = (\inst2|sdaPipe [7] & (\inst2|sdaPipe [8] & (\inst2|sdaPipe [9] & \inst2|sdaPipe [3]))) # (!\inst2|sdaPipe [7] & ((\inst2|sdaPipe [8]) # ((\inst2|sdaPipe [9]) # (\inst2|sdaPipe [3]))))

	.dataa(\inst2|sdaPipe [7]),
	.datab(\inst2|sdaPipe [8]),
	.datac(\inst2|sdaPipe [9]),
	.datad(\inst2|sdaPipe [3]),
	.cin(gnd),
	.combout(\inst2|sdaDeb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDeb~1 .lut_mask = 16'hD554;
defparam \inst2|sdaDeb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \inst2|sdaDeb~0 (
// Equation(s):
// \inst2|sdaDeb~0_combout  = (\inst2|sdaPipe [3] & (\inst2|sdaPipe [5] & (\inst2|sdaPipe [6] & \inst2|sdaPipe [4]))) # (!\inst2|sdaPipe [3] & ((\inst2|sdaPipe [5]) # ((\inst2|sdaPipe [6]) # (\inst2|sdaPipe [4]))))

	.dataa(\inst2|sdaPipe [3]),
	.datab(\inst2|sdaPipe [5]),
	.datac(\inst2|sdaPipe [6]),
	.datad(\inst2|sdaPipe [4]),
	.cin(gnd),
	.combout(\inst2|sdaDeb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDeb~0 .lut_mask = 16'hD554;
defparam \inst2|sdaDeb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \inst2|sdaDeb~2 (
// Equation(s):
// \inst2|sdaDeb~2_combout  = (\inst2|sdaPipe [7] & ((\inst2|sdaDeb~q ) # ((\inst2|sdaPipe [2] & \inst2|sdaPipe [1])))) # (!\inst2|sdaPipe [7] & (\inst2|sdaDeb~q  & ((\inst2|sdaPipe [2]) # (\inst2|sdaPipe [1]))))

	.dataa(\inst2|sdaPipe [7]),
	.datab(\inst2|sdaPipe [2]),
	.datac(\inst2|sdaPipe [1]),
	.datad(\inst2|sdaDeb~q ),
	.cin(gnd),
	.combout(\inst2|sdaDeb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDeb~2 .lut_mask = 16'hFE80;
defparam \inst2|sdaDeb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \inst2|sdaDeb~3 (
// Equation(s):
// \inst2|sdaDeb~3_combout  = (\inst2|sdaDeb~1_combout  & ((\inst2|sdaDeb~q ) # ((\inst2|sdaDeb~0_combout  & \inst2|sdaDeb~2_combout )))) # (!\inst2|sdaDeb~1_combout  & (\inst2|sdaDeb~q  & ((\inst2|sdaDeb~0_combout ) # (\inst2|sdaDeb~2_combout ))))

	.dataa(\inst2|sdaDeb~1_combout ),
	.datab(\inst2|sdaDeb~0_combout ),
	.datac(\inst2|sdaDeb~q ),
	.datad(\inst2|sdaDeb~2_combout ),
	.cin(gnd),
	.combout(\inst2|sdaDeb~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDeb~3 .lut_mask = 16'hF8E0;
defparam \inst2|sdaDeb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \inst2|sdaDeb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaDeb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|rstPipe [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaDeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaDeb .is_wysiwyg = "true";
defparam \inst2|sdaDeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \inst2|sdaDelayed~3 (
// Equation(s):
// \inst2|sdaDelayed~3_combout  = (\inst2|rstPipe [1]) # (\inst2|sdaDeb~q )

	.dataa(gnd),
	.datab(\inst2|rstPipe [1]),
	.datac(gnd),
	.datad(\inst2|sdaDeb~q ),
	.cin(gnd),
	.combout(\inst2|sdaDelayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDelayed~3 .lut_mask = 16'hFFCC;
defparam \inst2|sdaDelayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N9
dffeas \inst2|sdaDelayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaDelayed~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaDelayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaDelayed[0] .is_wysiwyg = "true";
defparam \inst2|sdaDelayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \inst2|sdaDelayed~2 (
// Equation(s):
// \inst2|sdaDelayed~2_combout  = (\inst2|sdaDelayed [0]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sdaDelayed [0]),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sdaDelayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDelayed~2 .lut_mask = 16'hFFF0;
defparam \inst2|sdaDelayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N21
dffeas \inst2|sdaDelayed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaDelayed~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaDelayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaDelayed[1] .is_wysiwyg = "true";
defparam \inst2|sdaDelayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \inst2|sdaDelayed~1 (
// Equation(s):
// \inst2|sdaDelayed~1_combout  = (\inst2|rstPipe [1]) # (\inst2|sdaDelayed [1])

	.dataa(gnd),
	.datab(\inst2|rstPipe [1]),
	.datac(gnd),
	.datad(\inst2|sdaDelayed [1]),
	.cin(gnd),
	.combout(\inst2|sdaDelayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDelayed~1 .lut_mask = 16'hFFCC;
defparam \inst2|sdaDelayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \inst2|sdaDelayed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaDelayed~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaDelayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaDelayed[2] .is_wysiwyg = "true";
defparam \inst2|sdaDelayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \inst2|sdaDelayed~0 (
// Equation(s):
// \inst2|sdaDelayed~0_combout  = (\inst2|rstPipe [1]) # (\inst2|sdaDelayed [2])

	.dataa(gnd),
	.datab(\inst2|rstPipe [1]),
	.datac(\inst2|sdaDelayed [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sdaDelayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sdaDelayed~0 .lut_mask = 16'hFCFC;
defparam \inst2|sdaDelayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \inst2|sdaDelayed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sdaDelayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sdaDelayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sdaDelayed[3] .is_wysiwyg = "true";
defparam \inst2|sdaDelayed[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N1
cycloneive_io_ibuf \SCL~input (
	.i(SCL),
	.ibar(gnd),
	.o(\SCL~input_o ));
// synopsys translate_off
defparam \SCL~input .bus_hold = "false";
defparam \SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \inst2|sclPipe~9 (
// Equation(s):
// \inst2|sclPipe~9_combout  = (\SCL~input_o ) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SCL~input_o ),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~9 .lut_mask = 16'hFFF0;
defparam \inst2|sclPipe~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \inst2|sclPipe[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[0] .is_wysiwyg = "true";
defparam \inst2|sclPipe[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \inst2|sclPipe~7 (
// Equation(s):
// \inst2|sclPipe~7_combout  = (\inst2|sclPipe [0]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sclPipe [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~7 .lut_mask = 16'hFFAA;
defparam \inst2|sclPipe~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \inst2|sclPipe[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[1] .is_wysiwyg = "true";
defparam \inst2|sclPipe[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \inst2|sclPipe~8 (
// Equation(s):
// \inst2|sclPipe~8_combout  = (\inst2|sclPipe [1]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclPipe [1]),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~8 .lut_mask = 16'hFFCC;
defparam \inst2|sclPipe~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \inst2|sclPipe[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[2] .is_wysiwyg = "true";
defparam \inst2|sclPipe[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \inst2|sclPipe~0 (
// Equation(s):
// \inst2|sclPipe~0_combout  = (\inst2|sclPipe [2]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sclPipe [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~0 .lut_mask = 16'hFFAA;
defparam \inst2|sclPipe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \inst2|sclPipe[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[3] .is_wysiwyg = "true";
defparam \inst2|sclPipe[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \inst2|sclPipe~1 (
// Equation(s):
// \inst2|sclPipe~1_combout  = (\inst2|sclPipe [3]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sclPipe [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~1 .lut_mask = 16'hFFAA;
defparam \inst2|sclPipe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \inst2|sclPipe[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[4] .is_wysiwyg = "true";
defparam \inst2|sclPipe[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \inst2|sclPipe~2 (
// Equation(s):
// \inst2|sclPipe~2_combout  = (\inst2|sclPipe [4]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclPipe [4]),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~2 .lut_mask = 16'hFFCC;
defparam \inst2|sclPipe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \inst2|sclPipe[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[5] .is_wysiwyg = "true";
defparam \inst2|sclPipe[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \inst2|sclPipe~3 (
// Equation(s):
// \inst2|sclPipe~3_combout  = (\inst2|sclPipe [5]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclPipe [5]),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~3 .lut_mask = 16'hFFCC;
defparam \inst2|sclPipe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \inst2|sclPipe[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[6] .is_wysiwyg = "true";
defparam \inst2|sclPipe[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \inst2|sclPipe~4 (
// Equation(s):
// \inst2|sclPipe~4_combout  = (\inst2|sclPipe [6]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclPipe [6]),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~4 .lut_mask = 16'hFFCC;
defparam \inst2|sclPipe~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \inst2|sclPipe[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[7] .is_wysiwyg = "true";
defparam \inst2|sclPipe[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \inst2|sclDeb~2 (
// Equation(s):
// \inst2|sclDeb~2_combout  = (\inst2|sclPipe [2] & ((\inst2|sclDeb~q ) # ((\inst2|sclPipe [7] & \inst2|sclPipe [1])))) # (!\inst2|sclPipe [2] & (\inst2|sclDeb~q  & ((\inst2|sclPipe [7]) # (\inst2|sclPipe [1]))))

	.dataa(\inst2|sclPipe [2]),
	.datab(\inst2|sclDeb~q ),
	.datac(\inst2|sclPipe [7]),
	.datad(\inst2|sclPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclDeb~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDeb~2 .lut_mask = 16'hECC8;
defparam \inst2|sclDeb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \inst2|sclPipe~5 (
// Equation(s):
// \inst2|sclPipe~5_combout  = (\inst2|sclPipe [7]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|sclPipe [7]),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~5 .lut_mask = 16'hFFF0;
defparam \inst2|sclPipe~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \inst2|sclPipe[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[8] .is_wysiwyg = "true";
defparam \inst2|sclPipe[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \inst2|sclPipe~6 (
// Equation(s):
// \inst2|sclPipe~6_combout  = (\inst2|sclPipe [8]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sclPipe [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclPipe~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclPipe~6 .lut_mask = 16'hFFAA;
defparam \inst2|sclPipe~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \inst2|sclPipe[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclPipe~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclPipe [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclPipe[9] .is_wysiwyg = "true";
defparam \inst2|sclPipe[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \inst2|sclDeb~1 (
// Equation(s):
// \inst2|sclDeb~1_combout  = (\inst2|sclPipe [3] & (((\inst2|sclPipe [9] & \inst2|sclPipe [8])) # (!\inst2|sclPipe [7]))) # (!\inst2|sclPipe [3] & (!\inst2|sclPipe [7] & ((\inst2|sclPipe [9]) # (\inst2|sclPipe [8]))))

	.dataa(\inst2|sclPipe [3]),
	.datab(\inst2|sclPipe [9]),
	.datac(\inst2|sclPipe [7]),
	.datad(\inst2|sclPipe [8]),
	.cin(gnd),
	.combout(\inst2|sclDeb~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDeb~1 .lut_mask = 16'h8F0E;
defparam \inst2|sclDeb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \inst2|sclDeb~0 (
// Equation(s):
// \inst2|sclDeb~0_combout  = (\inst2|sclPipe [3] & (\inst2|sclPipe [6] & (\inst2|sclPipe [4] & \inst2|sclPipe [5]))) # (!\inst2|sclPipe [3] & ((\inst2|sclPipe [6]) # ((\inst2|sclPipe [4]) # (\inst2|sclPipe [5]))))

	.dataa(\inst2|sclPipe [3]),
	.datab(\inst2|sclPipe [6]),
	.datac(\inst2|sclPipe [4]),
	.datad(\inst2|sclPipe [5]),
	.cin(gnd),
	.combout(\inst2|sclDeb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDeb~0 .lut_mask = 16'hD554;
defparam \inst2|sclDeb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \inst2|sclDeb~3 (
// Equation(s):
// \inst2|sclDeb~3_combout  = (\inst2|sclDeb~2_combout  & ((\inst2|sclDeb~q ) # ((\inst2|sclDeb~1_combout  & \inst2|sclDeb~0_combout )))) # (!\inst2|sclDeb~2_combout  & (\inst2|sclDeb~q  & ((\inst2|sclDeb~1_combout ) # (\inst2|sclDeb~0_combout ))))

	.dataa(\inst2|sclDeb~2_combout ),
	.datab(\inst2|sclDeb~1_combout ),
	.datac(\inst2|sclDeb~q ),
	.datad(\inst2|sclDeb~0_combout ),
	.cin(gnd),
	.combout(\inst2|sclDeb~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDeb~3 .lut_mask = 16'hF8E0;
defparam \inst2|sclDeb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \inst2|sclDeb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDeb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|rstPipe [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDeb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDeb .is_wysiwyg = "true";
defparam \inst2|sclDeb .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \inst2|always3~0 (
// Equation(s):
// \inst2|always3~0_combout  = (!\inst2|sdaDelayed [2] & (\inst2|sdaDelayed [3] & \inst2|sclDeb~q ))

	.dataa(\inst2|sdaDelayed [2]),
	.datab(\inst2|sdaDelayed [3]),
	.datac(gnd),
	.datad(\inst2|sclDeb~q ),
	.cin(gnd),
	.combout(\inst2|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|always3~0 .lut_mask = 16'h4400;
defparam \inst2|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \inst2|startEdgeDet (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|always3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|rstPipe [1]),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|startEdgeDet~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|startEdgeDet .is_wysiwyg = "true";
defparam \inst2|startEdgeDet .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \inst2|comb~0 (
// Equation(s):
// \inst2|comb~0_combout  = (!\inst2|startEdgeDet~q  & !\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|startEdgeDet~q ),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|comb~0 .lut_mask = 16'h000F;
defparam \inst2|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \inst2|u_serialInterface|CurrState_SISt.0000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|comb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0000 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \inst2|sclDelayed~9 (
// Equation(s):
// \inst2|sclDelayed~9_combout  = (\inst2|sclDeb~q ) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclDeb~q ),
	.datac(gnd),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|sclDelayed~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~9 .lut_mask = 16'hFFCC;
defparam \inst2|sclDelayed~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \inst2|sclDelayed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[0] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneive_lcell_comb \inst2|sclDelayed~8 (
// Equation(s):
// \inst2|sclDelayed~8_combout  = (\inst2|rstPipe [1]) # (\inst2|sclDelayed [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rstPipe [1]),
	.datad(\inst2|sclDelayed [0]),
	.cin(gnd),
	.combout(\inst2|sclDelayed~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~8 .lut_mask = 16'hFFF0;
defparam \inst2|sclDelayed~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \inst2|sclDelayed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[1] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \inst2|sclDelayed~7 (
// Equation(s):
// \inst2|sclDelayed~7_combout  = (\inst2|rstPipe [1]) # (\inst2|sclDelayed [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rstPipe [1]),
	.datad(\inst2|sclDelayed [1]),
	.cin(gnd),
	.combout(\inst2|sclDelayed~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~7 .lut_mask = 16'hFFF0;
defparam \inst2|sclDelayed~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \inst2|sclDelayed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[2] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \inst2|sclDelayed~6 (
// Equation(s):
// \inst2|sclDelayed~6_combout  = (\inst2|sclDelayed [2]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclDelayed [2]),
	.datac(\inst2|rstPipe [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sclDelayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~6 .lut_mask = 16'hFCFC;
defparam \inst2|sclDelayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \inst2|sclDelayed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[3] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \inst2|sclDelayed~5 (
// Equation(s):
// \inst2|sclDelayed~5_combout  = (\inst2|sclDelayed [3]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclDelayed [3]),
	.datac(\inst2|rstPipe [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sclDelayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~5 .lut_mask = 16'hFCFC;
defparam \inst2|sclDelayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \inst2|sclDelayed[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[4] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneive_lcell_comb \inst2|sclDelayed~4 (
// Equation(s):
// \inst2|sclDelayed~4_combout  = (\inst2|rstPipe [1]) # (\inst2|sclDelayed [4])

	.dataa(gnd),
	.datab(\inst2|rstPipe [1]),
	.datac(\inst2|sclDelayed [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sclDelayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~4 .lut_mask = 16'hFCFC;
defparam \inst2|sclDelayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \inst2|sclDelayed[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[5] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \inst2|sclDelayed~3 (
// Equation(s):
// \inst2|sclDelayed~3_combout  = (\inst2|sclDelayed [5]) # (\inst2|rstPipe [1])

	.dataa(gnd),
	.datab(\inst2|sclDelayed [5]),
	.datac(\inst2|rstPipe [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sclDelayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~3 .lut_mask = 16'hFCFC;
defparam \inst2|sclDelayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \inst2|sclDelayed[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[6] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \inst2|sclDelayed~2 (
// Equation(s):
// \inst2|sclDelayed~2_combout  = (\inst2|sclDelayed [6]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sclDelayed [6]),
	.datab(gnd),
	.datac(\inst2|rstPipe [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sclDelayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~2 .lut_mask = 16'hFAFA;
defparam \inst2|sclDelayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \inst2|sclDelayed[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[7] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \inst2|sclDelayed~1 (
// Equation(s):
// \inst2|sclDelayed~1_combout  = (\inst2|sclDelayed [7]) # (\inst2|rstPipe [1])

	.dataa(\inst2|sclDelayed [7]),
	.datab(gnd),
	.datac(\inst2|rstPipe [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|sclDelayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~1 .lut_mask = 16'hFAFA;
defparam \inst2|sclDelayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \inst2|sclDelayed[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[8] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \inst2|sclDelayed~0 (
// Equation(s):
// \inst2|sclDelayed~0_combout  = (\inst2|rstPipe [1]) # (\inst2|sclDelayed [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|rstPipe [1]),
	.datad(\inst2|sclDelayed [8]),
	.cin(gnd),
	.combout(\inst2|sclDelayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|sclDelayed~0 .lut_mask = 16'hFFF0;
defparam \inst2|sclDelayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \inst2|sclDelayed[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|sclDelayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|sclDelayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|sclDelayed[9] .is_wysiwyg = "true";
defparam \inst2|sclDelayed[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[0]~8 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[0]~8_combout  = (\inst2|u_serialInterface|CurrState_SISt.0001~q ) # ((\inst2|u_serialInterface|CurrState_SISt.0000~q  & (!\inst2|u_serialInterface|CurrState_SISt.1000~q  & !\inst2|u_serialInterface|bitCnt [0])))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.datad(\inst2|u_serialInterface|bitCnt [0]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[0]~8 .lut_mask = 16'hCCCE;
defparam \inst2|u_serialInterface|bitCnt[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \inst2|u_serialInterface|Equal5~0 (
// Equation(s):
// \inst2|u_serialInterface|Equal5~0_combout  = (\inst2|u_serialInterface|bitCnt [0] & (\inst2|u_serialInterface|bitCnt [1] & \inst2|u_serialInterface|bitCnt [2]))

	.dataa(\inst2|u_serialInterface|bitCnt [0]),
	.datab(\inst2|u_serialInterface|bitCnt [1]),
	.datac(gnd),
	.datad(\inst2|u_serialInterface|bitCnt [2]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|Equal5~0 .lut_mask = 16'h8800;
defparam \inst2|u_serialInterface|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~35 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~35_combout  = (\inst2|sclDelayed [9] & (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0111~q ) # (\inst2|u_serialInterface|CurrState_SISt.1000~q ))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.datac(\inst2|sclDelayed [9]),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~35 .lut_mask = 16'hE000;
defparam \inst2|u_serialInterface|CurrState_SISt~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \inst2|u_serialInterface|CurrState_SISt.0111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|CurrState_SISt~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0111 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \inst2|u_serialInterface|clearStartStopDet~1 (
// Equation(s):
// \inst2|u_serialInterface|clearStartStopDet~1_combout  = (\inst2|u_serialInterface|CurrState_SISt.1110~q ) # ((\inst2|u_serialInterface|clearStartStopDet~q  & \inst2|u_serialInterface|CurrState_SISt.0111~q ))

	.dataa(\inst2|u_serialInterface|clearStartStopDet~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datac(gnd),
	.datad(\inst2|u_serialInterface|CurrState_SISt.1110~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|clearStartStopDet~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|clearStartStopDet~1 .lut_mask = 16'hFF88;
defparam \inst2|u_serialInterface|clearStartStopDet~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~10 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~10_combout  = (!\inst2|sclDelayed [9] & (\inst2|u_serialInterface|CurrState_SISt.0111~q  & \inst2|u_serialInterface|always0~3_combout ))

	.dataa(\inst2|sclDelayed [9]),
	.datab(gnd),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|u_serialInterface|always0~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~10 .lut_mask = 16'h5000;
defparam \inst2|u_serialInterface|bitCnt[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~41 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~41_combout  = (\inst2|u_serialInterface|always0~3_combout  & (\inst2|u_serialInterface|CurrState_SISt.0111~q  & (!\inst2|sclDelayed [9] & \inst2|comb~0_combout )))

	.dataa(\inst2|u_serialInterface|always0~3_combout ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datac(\inst2|sclDelayed [9]),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~41 .lut_mask = 16'h0800;
defparam \inst2|u_serialInterface|CurrState_SISt~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \inst2|u_serialInterface|CurrState_SISt.1111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1111 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \inst2|u_serialInterface|clearStartStopDet~0 (
// Equation(s):
// \inst2|u_serialInterface|clearStartStopDet~0_combout  = (!\inst2|u_serialInterface|CurrState_SISt.1111~q  & (\inst2|u_serialInterface|clearStartStopDet~q  & (!\inst2|u_serialInterface|CurrState_SISt.1101~q  & \inst2|u_serialInterface|CurrState_SISt.0000~q 
// )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1111~q ),
	.datab(\inst2|u_serialInterface|clearStartStopDet~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1101~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|clearStartStopDet~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|clearStartStopDet~0 .lut_mask = 16'h0400;
defparam \inst2|u_serialInterface|clearStartStopDet~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \inst2|u_serialInterface|clearStartStopDet~2 (
// Equation(s):
// \inst2|u_serialInterface|clearStartStopDet~2_combout  = (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|clearStartStopDet~1_combout ) # ((\inst2|u_serialInterface|bitCnt[2]~10_combout ) # (\inst2|u_serialInterface|clearStartStopDet~0_combout ))))

	.dataa(\inst2|u_serialInterface|clearStartStopDet~1_combout ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|bitCnt[2]~10_combout ),
	.datad(\inst2|u_serialInterface|clearStartStopDet~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|clearStartStopDet~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|clearStartStopDet~2 .lut_mask = 16'hCCC8;
defparam \inst2|u_serialInterface|clearStartStopDet~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \inst2|u_serialInterface|clearStartStopDet (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|clearStartStopDet~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|clearStartStopDet~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|clearStartStopDet .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|clearStartStopDet .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \inst2|startStopDetState~3 (
// Equation(s):
// \inst2|startStopDetState~3_combout  = (!\inst2|u_serialInterface|clearStartStopDet~q  & ((\inst2|sdaDelayed [3]) # (!\inst2|sdaDelayed [2])))

	.dataa(\inst2|u_serialInterface|clearStartStopDet~q ),
	.datab(\inst2|sdaDelayed [2]),
	.datac(gnd),
	.datad(\inst2|sdaDelayed [3]),
	.cin(gnd),
	.combout(\inst2|startStopDetState~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|startStopDetState~3 .lut_mask = 16'h5511;
defparam \inst2|startStopDetState~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \inst2|startStopDetState[0]~1 (
// Equation(s):
// \inst2|startStopDetState[0]~1_combout  = (!\inst2|rstPipe [1] & ((\inst2|sdaDelayed [2] $ (!\inst2|sdaDelayed [3])) # (!\inst2|sclDeb~q )))

	.dataa(\inst2|sdaDelayed [2]),
	.datab(\inst2|sdaDelayed [3]),
	.datac(\inst2|rstPipe [1]),
	.datad(\inst2|sclDeb~q ),
	.cin(gnd),
	.combout(\inst2|startStopDetState[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|startStopDetState[0]~1 .lut_mask = 16'h090F;
defparam \inst2|startStopDetState[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \inst2|startStopDetState[0]~2 (
// Equation(s):
// \inst2|startStopDetState[0]~2_combout  = (\inst2|u_serialInterface|clearStartStopDet~q ) # (!\inst2|startStopDetState[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|u_serialInterface|clearStartStopDet~q ),
	.datad(\inst2|startStopDetState[0]~1_combout ),
	.cin(gnd),
	.combout(\inst2|startStopDetState[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|startStopDetState[0]~2 .lut_mask = 16'hF0FF;
defparam \inst2|startStopDetState[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \inst2|startStopDetState[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|startStopDetState~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|rstPipe [1]),
	.sload(gnd),
	.ena(\inst2|startStopDetState[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|startStopDetState [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|startStopDetState[0] .is_wysiwyg = "true";
defparam \inst2|startStopDetState[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \inst2|u_serialInterface|WideOr6~0 (
// Equation(s):
// \inst2|u_serialInterface|WideOr6~0_combout  = (\inst2|u_serialInterface|CurrState_SISt.0000~q  & !\inst2|u_serialInterface|CurrState_SISt.0001~q )

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datac(gnd),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|WideOr6~0 .lut_mask = 16'h00CC;
defparam \inst2|u_serialInterface|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~8 (
// Equation(s):
// \inst2|u_serialInterface|rxData~8_combout  = (\inst2|u_serialInterface|WideOr6~0_combout  & (\inst2|comb~0_combout  & (\inst2|sdaDeb~q  & !\inst2|u_serialInterface|CurrState_SISt.0111~q )))

	.dataa(\inst2|u_serialInterface|WideOr6~0_combout ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|sdaDeb~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~8 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|rxData~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~14 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~14_combout  = (!\inst2|u_serialInterface|CurrState_SISt.0110~q  & (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & \inst2|u_serialInterface|CurrState_SISt.0000~q ))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.datab(gnd),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~14 .lut_mask = 16'h0500;
defparam \inst2|u_serialInterface|streamSt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~18 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~18_combout  = (\inst2|sclDelayed [9] & ((\inst2|u_serialInterface|CurrState_SISt.0111~q ) # ((\inst2|u_serialInterface|CurrState_SISt.0110~q  & !\inst2|sdaDeb~q )))) # (!\inst2|sclDelayed [9] & 
// (\inst2|u_serialInterface|CurrState_SISt.0110~q ))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.datab(\inst2|sdaDeb~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~18 .lut_mask = 16'hF2AA;
defparam \inst2|u_serialInterface|streamSt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneive_lcell_comb \inst2|startStopDetState~0 (
// Equation(s):
// \inst2|startStopDetState~0_combout  = (!\inst2|u_serialInterface|clearStartStopDet~q  & (\inst2|sdaDelayed [2] & !\inst2|sdaDelayed [3]))

	.dataa(\inst2|u_serialInterface|clearStartStopDet~q ),
	.datab(\inst2|sdaDelayed [2]),
	.datac(gnd),
	.datad(\inst2|sdaDelayed [3]),
	.cin(gnd),
	.combout(\inst2|startStopDetState~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|startStopDetState~0 .lut_mask = 16'h0044;
defparam \inst2|startStopDetState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \inst2|startStopDetState[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|startStopDetState~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst2|rstPipe [1]),
	.sload(gnd),
	.ena(\inst2|startStopDetState[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|startStopDetState [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|startStopDetState[1] .is_wysiwyg = "true";
defparam \inst2|startStopDetState[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~12 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~12_combout  = (\inst2|u_serialInterface|CurrState_SISt.0111~q  & ((\inst2|startStopDetState [1] & (\inst2|startStopDetState [0])) # (!\inst2|startStopDetState [1] & (!\inst2|startStopDetState [0] & 
// \inst2|u_serialInterface|streamSt.00~q ))))

	.dataa(\inst2|startStopDetState [1]),
	.datab(\inst2|startStopDetState [0]),
	.datac(\inst2|u_serialInterface|streamSt.00~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~12 .lut_mask = 16'h9800;
defparam \inst2|u_serialInterface|streamSt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~19 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~19_combout  = (\inst2|u_serialInterface|streamSt~14_combout ) # ((\inst2|u_serialInterface|CurrState_SISt.1001~q ) # ((\inst2|u_serialInterface|streamSt~18_combout ) # (\inst2|u_serialInterface|streamSt~12_combout )))

	.dataa(\inst2|u_serialInterface|streamSt~14_combout ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datac(\inst2|u_serialInterface|streamSt~18_combout ),
	.datad(\inst2|u_serialInterface|streamSt~12_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~19 .lut_mask = 16'hFFFE;
defparam \inst2|u_serialInterface|streamSt~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~9 (
// Equation(s):
// \inst2|u_serialInterface|rxData~9_combout  = (\inst2|u_serialInterface|rxData [1] & (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & (\inst2|u_serialInterface|WideOr6~0_combout  & \inst2|comb~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [1]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datac(\inst2|u_serialInterface|WideOr6~0_combout ),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~9 .lut_mask = 16'h2000;
defparam \inst2|u_serialInterface|rxData~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \inst2|u_serialInterface|rxData[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[2] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~10 (
// Equation(s):
// \inst2|u_serialInterface|rxData~10_combout  = (\inst2|u_serialInterface|rxData [2] & (\inst2|comb~0_combout  & (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & \inst2|u_serialInterface|WideOr6~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [2]),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|u_serialInterface|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~10 .lut_mask = 16'h0800;
defparam \inst2|u_serialInterface|rxData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \inst2|u_serialInterface|rxData[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[3] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~11 (
// Equation(s):
// \inst2|u_serialInterface|rxData~11_combout  = (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & (\inst2|u_serialInterface|rxData [3] & (\inst2|comb~0_combout  & \inst2|u_serialInterface|WideOr6~0_combout )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datab(\inst2|u_serialInterface|rxData [3]),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~11 .lut_mask = 16'h4000;
defparam \inst2|u_serialInterface|rxData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \inst2|u_serialInterface|rxData[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[4] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~12 (
// Equation(s):
// \inst2|u_serialInterface|rxData~12_combout  = (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & (\inst2|comb~0_combout  & (\inst2|u_serialInterface|rxData [4] & \inst2|u_serialInterface|WideOr6~0_combout )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|rxData [4]),
	.datad(\inst2|u_serialInterface|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~12 .lut_mask = 16'h4000;
defparam \inst2|u_serialInterface|rxData~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \inst2|u_serialInterface|rxData[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[5] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \inst2|u_serialInterface|always0~1 (
// Equation(s):
// \inst2|u_serialInterface|always0~1_combout  = (\inst2|u_serialInterface|rxData [2]) # (((!\inst2|u_serialInterface|rxData [4]) # (!\inst2|u_serialInterface|rxData [3])) # (!\inst2|u_serialInterface|rxData [5]))

	.dataa(\inst2|u_serialInterface|rxData [2]),
	.datab(\inst2|u_serialInterface|rxData [5]),
	.datac(\inst2|u_serialInterface|rxData [3]),
	.datad(\inst2|u_serialInterface|rxData [4]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|always0~1 .lut_mask = 16'hBFFF;
defparam \inst2|u_serialInterface|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~13 (
// Equation(s):
// \inst2|u_serialInterface|rxData~13_combout  = (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & (\inst2|comb~0_combout  & (\inst2|u_serialInterface|rxData [5] & \inst2|u_serialInterface|WideOr6~0_combout )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|rxData [5]),
	.datad(\inst2|u_serialInterface|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~13 .lut_mask = 16'h4000;
defparam \inst2|u_serialInterface|rxData~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \inst2|u_serialInterface|rxData[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[6] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~0 (
// Equation(s):
// \inst2|u_serialInterface|rxData~0_combout  = (\inst2|u_serialInterface|rxData [6] & (\inst2|comb~0_combout  & (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & \inst2|u_serialInterface|WideOr6~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [6]),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|u_serialInterface|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~0 .lut_mask = 16'h0800;
defparam \inst2|u_serialInterface|rxData~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \inst2|u_serialInterface|rxData[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[7] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \inst2|u_serialInterface|always0~0 (
// Equation(s):
// \inst2|u_serialInterface|always0~0_combout  = (\inst2|u_serialInterface|rxData [7]) # (((\inst2|startStopDetState [1]) # (!\inst2|startStopDetState [0])) # (!\inst2|u_serialInterface|rxData [6]))

	.dataa(\inst2|u_serialInterface|rxData [7]),
	.datab(\inst2|u_serialInterface|rxData [6]),
	.datac(\inst2|startStopDetState [0]),
	.datad(\inst2|startStopDetState [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|always0~0 .lut_mask = 16'hFFBF;
defparam \inst2|u_serialInterface|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \inst2|u_serialInterface|always0~2 (
// Equation(s):
// \inst2|u_serialInterface|always0~2_combout  = (\inst2|u_serialInterface|rxData [1]) # ((\inst2|u_serialInterface|always0~1_combout ) # (\inst2|u_serialInterface|always0~0_combout ))

	.dataa(\inst2|u_serialInterface|rxData [1]),
	.datab(gnd),
	.datac(\inst2|u_serialInterface|always0~1_combout ),
	.datad(\inst2|u_serialInterface|always0~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|always0~2 .lut_mask = 16'hFFFA;
defparam \inst2|u_serialInterface|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~17 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~17_combout  = (!\inst2|u_serialInterface|streamSt.00~q  & (!\inst2|u_serialInterface|always0~2_combout  & (\inst2|u_serialInterface|rxData [0] & \inst2|u_serialInterface|CurrState_SISt~44_combout )))

	.dataa(\inst2|u_serialInterface|streamSt.00~q ),
	.datab(\inst2|u_serialInterface|always0~2_combout ),
	.datac(\inst2|u_serialInterface|rxData [0]),
	.datad(\inst2|u_serialInterface|CurrState_SISt~44_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~17 .lut_mask = 16'h1000;
defparam \inst2|u_serialInterface|streamSt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~20 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~20_combout  = (\inst2|u_serialInterface|streamSt~17_combout ) # ((\inst2|u_serialInterface|streamSt~19_combout  & (\inst2|comb~0_combout  & \inst2|u_serialInterface|streamSt.01~q )))

	.dataa(\inst2|u_serialInterface|streamSt~19_combout ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|streamSt.01~q ),
	.datad(\inst2|u_serialInterface|streamSt~17_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~20 .lut_mask = 16'hFF80;
defparam \inst2|u_serialInterface|streamSt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \inst2|u_serialInterface|streamSt.01 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|streamSt~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|streamSt.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt.01 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|streamSt.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \inst2|u_serialInterface|rxData[3]~1 (
// Equation(s):
// \inst2|u_serialInterface|rxData[3]~1_combout  = (\inst2|u_serialInterface|streamSt.01~q  & (\inst2|u_serialInterface|CurrState_SISt.0001~q  & (!\inst2|startEdgeDet~q  & !\inst2|rstPipe [1])))

	.dataa(\inst2|u_serialInterface|streamSt.01~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.datac(\inst2|startEdgeDet~q ),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[3]~1 .lut_mask = 16'h0008;
defparam \inst2|u_serialInterface|rxData[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \inst2|u_serialInterface|rxData[3]~4 (
// Equation(s):
// \inst2|u_serialInterface|rxData[3]~4_combout  = (\inst2|u_serialInterface|CurrState_SISt.0111~q  & ((\inst2|u_serialInterface|CurrState_SISt.1000~q ) # ((\inst2|startStopDetState [1]) # (!\inst2|startStopDetState [0]))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datac(\inst2|startStopDetState [1]),
	.datad(\inst2|startStopDetState [0]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[3]~4 .lut_mask = 16'hC8CC;
defparam \inst2|u_serialInterface|rxData[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \inst2|u_serialInterface|rxData[3]~2 (
// Equation(s):
// \inst2|u_serialInterface|rxData[3]~2_combout  = (\inst2|u_serialInterface|CurrState_SISt.1000~q  & (((!\inst2|sclDelayed [9])))) # (!\inst2|u_serialInterface|CurrState_SISt.1000~q  & (!\inst2|u_serialInterface|CurrState_SISt.0001~q  & 
// (\inst2|u_serialInterface|CurrState_SISt.0000~q )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[3]~2 .lut_mask = 16'h10BA;
defparam \inst2|u_serialInterface|rxData[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \inst2|u_serialInterface|rxData[3]~3 (
// Equation(s):
// \inst2|u_serialInterface|rxData[3]~3_combout  = (\inst2|u_serialInterface|CurrState_SISt.1011~q  & ((\inst2|u_serialInterface|CurrState_SISt.0111~q ) # ((!\inst2|sclDelayed [9])))) # (!\inst2|u_serialInterface|CurrState_SISt.1011~q  & 
// ((\inst2|u_serialInterface|CurrState_SISt.0111~q  & (\inst2|sclDelayed [9])) # (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & ((\inst2|u_serialInterface|rxData[3]~2_combout )))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1011~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datac(\inst2|sclDelayed [9]),
	.datad(\inst2|u_serialInterface|rxData[3]~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[3]~3 .lut_mask = 16'hDBCA;
defparam \inst2|u_serialInterface|rxData[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \inst2|u_serialInterface|rxData[3]~5 (
// Equation(s):
// \inst2|u_serialInterface|rxData[3]~5_combout  = (!\inst2|u_serialInterface|rxData[3]~1_combout  & (((!\inst2|u_serialInterface|rxData[3]~4_combout  & !\inst2|u_serialInterface|rxData[3]~3_combout )) # (!\inst2|comb~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData[3]~1_combout ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|rxData[3]~4_combout ),
	.datad(\inst2|u_serialInterface|rxData[3]~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[3]~5 .lut_mask = 16'h1115;
defparam \inst2|u_serialInterface|rxData[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \inst2|u_serialInterface|rxData[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[0] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \inst2|u_serialInterface|rxData~7 (
// Equation(s):
// \inst2|u_serialInterface|rxData~7_combout  = (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & (\inst2|comb~0_combout  & (\inst2|u_serialInterface|rxData [0] & \inst2|u_serialInterface|WideOr6~0_combout )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|rxData [0]),
	.datad(\inst2|u_serialInterface|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData~7 .lut_mask = 16'h4000;
defparam \inst2|u_serialInterface|rxData~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \inst2|u_serialInterface|rxData[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|rxData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|rxData[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|rxData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[1] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|rxData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \inst2|u_serialInterface|next_sdaOut~0 (
// Equation(s):
// \inst2|u_serialInterface|next_sdaOut~0_combout  = (!\inst2|u_serialInterface|streamSt.00~q  & ((\inst2|u_serialInterface|rxData [1]) # ((\inst2|u_serialInterface|always0~1_combout ) # (\inst2|u_serialInterface|always0~0_combout ))))

	.dataa(\inst2|u_serialInterface|rxData [1]),
	.datab(\inst2|u_serialInterface|streamSt.00~q ),
	.datac(\inst2|u_serialInterface|always0~1_combout ),
	.datad(\inst2|u_serialInterface|always0~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|next_sdaOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|next_sdaOut~0 .lut_mask = 16'h3332;
defparam \inst2|u_serialInterface|next_sdaOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~27 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~27_combout  = (!\inst2|startEdgeDet~q  & (!\inst2|rstPipe [1] & (\inst2|u_serialInterface|bitCnt[2]~0_combout  & !\inst2|u_serialInterface|next_sdaOut~0_combout )))

	.dataa(\inst2|startEdgeDet~q ),
	.datab(\inst2|rstPipe [1]),
	.datac(\inst2|u_serialInterface|bitCnt[2]~0_combout ),
	.datad(\inst2|u_serialInterface|next_sdaOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~27 .lut_mask = 16'h0010;
defparam \inst2|u_serialInterface|streamSt~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~24 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~24_combout  = (!\inst2|startStopDetState [1] & (\inst2|startStopDetState [0] & ((\inst2|u_serialInterface|CurrState_SISt.0110~q ) # (!\inst2|sclDelayed [9]))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.datab(\inst2|sclDelayed [9]),
	.datac(\inst2|startStopDetState [1]),
	.datad(\inst2|startStopDetState [0]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~24 .lut_mask = 16'h0B00;
defparam \inst2|u_serialInterface|streamSt~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~22 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~22_combout  = (\inst2|u_serialInterface|CurrState_SISt.0110~q  & (\inst2|sdaDeb~q  & (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & \inst2|sclDelayed [9])))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.datab(\inst2|sdaDeb~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~22 .lut_mask = 16'h0800;
defparam \inst2|u_serialInterface|streamSt~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~23 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~23_combout  = (((\inst2|u_serialInterface|bitCnt[2]~0_combout ) # (\inst2|u_serialInterface|streamSt~22_combout )) # (!\inst2|u_serialInterface|CurrState_SISt.0000~q )) # (!\inst2|comb~0_combout )

	.dataa(\inst2|comb~0_combout ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datac(\inst2|u_serialInterface|bitCnt[2]~0_combout ),
	.datad(\inst2|u_serialInterface|streamSt~22_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~23 .lut_mask = 16'hFFF7;
defparam \inst2|u_serialInterface|streamSt~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~25 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~25_combout  = (\inst2|u_serialInterface|streamSt~23_combout ) # ((\inst2|u_serialInterface|bitCnt[2]~10_combout ) # ((\inst2|u_serialInterface|CurrState_SISt.0111~q  & \inst2|u_serialInterface|streamSt~24_combout )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datab(\inst2|u_serialInterface|streamSt~24_combout ),
	.datac(\inst2|u_serialInterface|streamSt~23_combout ),
	.datad(\inst2|u_serialInterface|bitCnt[2]~10_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~25 .lut_mask = 16'hFFF8;
defparam \inst2|u_serialInterface|streamSt~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N15
dffeas \inst2|u_serialInterface|streamSt.00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|streamSt~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|streamSt~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|streamSt.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt.00 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|streamSt.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneive_lcell_comb \inst2|u_serialInterface|always0~3 (
// Equation(s):
// \inst2|u_serialInterface|always0~3_combout  = (!\inst2|startStopDetState [0] & ((\inst2|startStopDetState [1]) # (!\inst2|u_serialInterface|streamSt.00~q )))

	.dataa(\inst2|startStopDetState [0]),
	.datab(gnd),
	.datac(\inst2|u_serialInterface|streamSt.00~q ),
	.datad(\inst2|startStopDetState [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|always0~3 .lut_mask = 16'h5505;
defparam \inst2|u_serialInterface|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~36 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~36_combout  = (!\inst2|sclDelayed [9] & ((\inst2|u_serialInterface|CurrState_SISt.1011~q ) # ((!\inst2|u_serialInterface|always0~3_combout  & \inst2|u_serialInterface|CurrState_SISt.0111~q ))))

	.dataa(\inst2|sclDelayed [9]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1011~q ),
	.datac(\inst2|u_serialInterface|always0~3_combout ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~36 .lut_mask = 16'h4544;
defparam \inst2|u_serialInterface|CurrState_SISt~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~37 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~37_combout  = (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt~36_combout ) # ((\inst2|u_serialInterface|CurrState_SISt.1001~q  & !\inst2|u_serialInterface|Equal5~0_combout ))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|Equal5~0_combout ),
	.datad(\inst2|u_serialInterface|CurrState_SISt~36_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~37 .lut_mask = 16'hCC08;
defparam \inst2|u_serialInterface|CurrState_SISt~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \inst2|u_serialInterface|CurrState_SISt.1011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1011 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~38 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~38_combout  = (\inst2|comb~0_combout  & (\inst2|sclDelayed [9] & ((\inst2|u_serialInterface|CurrState_SISt.1011~q ) # (\inst2|u_serialInterface|CurrState_SISt.1010~q ))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1011~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1010~q ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~38 .lut_mask = 16'hC800;
defparam \inst2|u_serialInterface|CurrState_SISt~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N19
dffeas \inst2|u_serialInterface|CurrState_SISt.1010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1010 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~28 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~28_combout  = (!\inst2|rstPipe [1] & (\inst2|u_serialInterface|CurrState_SISt.1010~q  & (!\inst2|startEdgeDet~q  & !\inst2|sclDelayed [9])))

	.dataa(\inst2|rstPipe [1]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1010~q ),
	.datac(\inst2|startEdgeDet~q ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~28 .lut_mask = 16'h0004;
defparam \inst2|u_serialInterface|CurrState_SISt~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \inst2|u_serialInterface|CurrState_SISt.1001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|CurrState_SISt~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1001 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \inst2|u_serialInterface|WideOr6~2 (
// Equation(s):
// \inst2|u_serialInterface|WideOr6~2_combout  = (!\inst2|u_serialInterface|CurrState_SISt.0100~q  & !\inst2|u_serialInterface|CurrState_SISt.1001~q )

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0100~q ),
	.datac(gnd),
	.datad(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|WideOr6~2 .lut_mask = 16'h0033;
defparam \inst2|u_serialInterface|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \inst2|u_serialInterface|WideOr6~1 (
// Equation(s):
// \inst2|u_serialInterface|WideOr6~1_combout  = (!\inst2|u_serialInterface|CurrState_SISt.1000~q  & (\inst2|u_serialInterface|CurrState_SISt.0000~q  & (!\inst2|u_serialInterface|CurrState_SISt.0111~q  & !\inst2|u_serialInterface|CurrState_SISt.0001~q )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|WideOr6~1 .lut_mask = 16'h0004;
defparam \inst2|u_serialInterface|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~2 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~2_combout  = (\inst2|u_serialInterface|CurrState_SISt.0111~q  & ((\inst2|startStopDetState [1]) # ((\inst2|sclDelayed [9]) # (\inst2|startStopDetState [0]))))

	.dataa(\inst2|startStopDetState [1]),
	.datab(\inst2|sclDelayed [9]),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|startStopDetState [0]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~2 .lut_mask = 16'hF0E0;
defparam \inst2|u_serialInterface|bitCnt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~3 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~3_combout  = (\inst2|u_serialInterface|bitCnt[2]~1_combout ) # ((\inst2|u_serialInterface|bitCnt[2]~2_combout ) # ((\inst2|u_serialInterface|WideOr6~2_combout  & \inst2|u_serialInterface|WideOr6~1_combout )))

	.dataa(\inst2|u_serialInterface|bitCnt[2]~1_combout ),
	.datab(\inst2|u_serialInterface|WideOr6~2_combout ),
	.datac(\inst2|u_serialInterface|WideOr6~1_combout ),
	.datad(\inst2|u_serialInterface|bitCnt[2]~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~3 .lut_mask = 16'hFFEA;
defparam \inst2|u_serialInterface|bitCnt[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~5 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~5_combout  = (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|bitCnt[2]~0_combout ) # ((\inst2|u_serialInterface|bitCnt[2]~3_combout ) # (!\inst2|u_serialInterface|bitCnt[2]~4_combout ))))

	.dataa(\inst2|u_serialInterface|bitCnt[2]~0_combout ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|bitCnt[2]~4_combout ),
	.datad(\inst2|u_serialInterface|bitCnt[2]~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~5 .lut_mask = 16'hCC8C;
defparam \inst2|u_serialInterface|bitCnt[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[0]~9 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[0]~9_combout  = (\inst2|u_serialInterface|bitCnt[2]~5_combout  & (((\inst2|u_serialInterface|bitCnt [0])))) # (!\inst2|u_serialInterface|bitCnt[2]~5_combout  & (\inst2|u_serialInterface|bitCnt[0]~8_combout  & 
// (\inst2|comb~0_combout )))

	.dataa(\inst2|u_serialInterface|bitCnt[0]~8_combout ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|bitCnt [0]),
	.datad(\inst2|u_serialInterface|bitCnt[2]~5_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[0]~9 .lut_mask = 16'hF088;
defparam \inst2|u_serialInterface|bitCnt[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \inst2|u_serialInterface|bitCnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|bitCnt[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|bitCnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[0] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|bitCnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[1]~7 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[1]~7_combout  = (\inst2|u_serialInterface|bitCnt[2]~5_combout  & (((\inst2|u_serialInterface|bitCnt [1])))) # (!\inst2|u_serialInterface|bitCnt[2]~5_combout  & (\inst2|u_serialInterface|rxData[3]~6_combout  & 
// (\inst2|u_serialInterface|bitCnt [0] $ (\inst2|u_serialInterface|bitCnt [1]))))

	.dataa(\inst2|u_serialInterface|bitCnt [0]),
	.datab(\inst2|u_serialInterface|rxData[3]~6_combout ),
	.datac(\inst2|u_serialInterface|bitCnt [1]),
	.datad(\inst2|u_serialInterface|bitCnt[2]~5_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[1]~7 .lut_mask = 16'hF048;
defparam \inst2|u_serialInterface|bitCnt[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \inst2|u_serialInterface|bitCnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|bitCnt[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|bitCnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[1] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|bitCnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~33 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~33_combout  = (\inst2|u_serialInterface|CurrState_SISt.0100~q  & ((\inst2|u_serialInterface|bitCnt [1]) # ((\inst2|u_serialInterface|bitCnt [2]) # (\inst2|u_serialInterface|bitCnt [0]))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0100~q ),
	.datab(\inst2|u_serialInterface|bitCnt [1]),
	.datac(\inst2|u_serialInterface|bitCnt [2]),
	.datad(\inst2|u_serialInterface|bitCnt [0]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~33 .lut_mask = 16'hAAA8;
defparam \inst2|u_serialInterface|CurrState_SISt~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~32 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~32_combout  = (\inst2|u_serialInterface|rxData[3]~1_combout ) # ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & (\inst2|comb~0_combout  & \inst2|sclDelayed [9])))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|sclDelayed [9]),
	.datad(\inst2|u_serialInterface|rxData[3]~1_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~32 .lut_mask = 16'hFF80;
defparam \inst2|u_serialInterface|CurrState_SISt~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~45 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~45_combout  = (\inst2|u_serialInterface|CurrState_SISt~32_combout ) # ((\inst2|u_serialInterface|CurrState_SISt~33_combout  & (!\inst2|startEdgeDet~q  & !\inst2|rstPipe [1])))

	.dataa(\inst2|u_serialInterface|CurrState_SISt~33_combout ),
	.datab(\inst2|startEdgeDet~q ),
	.datac(\inst2|rstPipe [1]),
	.datad(\inst2|u_serialInterface|CurrState_SISt~32_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~45 .lut_mask = 16'hFF02;
defparam \inst2|u_serialInterface|CurrState_SISt~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \inst2|u_serialInterface|CurrState_SISt.0010 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0010 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~43 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~43_combout  = (!\inst2|sclDelayed [9] & (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q ) # (\inst2|u_serialInterface|CurrState_SISt.0011~q ))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|sclDelayed [9]),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0011~q ),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~43 .lut_mask = 16'h3200;
defparam \inst2|u_serialInterface|CurrState_SISt~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \inst2|u_serialInterface|CurrState_SISt.0011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0011 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~39 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~39_combout  = (!\inst2|rstPipe [1] & (\inst2|sclDelayed [9] & (!\inst2|startEdgeDet~q  & \inst2|u_serialInterface|CurrState_SISt.0011~q )))

	.dataa(\inst2|rstPipe [1]),
	.datab(\inst2|sclDelayed [9]),
	.datac(\inst2|startEdgeDet~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0011~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~39 .lut_mask = 16'h0400;
defparam \inst2|u_serialInterface|CurrState_SISt~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \inst2|u_serialInterface|CurrState_SISt.0100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0100 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~1 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~1_combout  = (!\inst2|u_serialInterface|bitCnt [2] & (\inst2|u_serialInterface|CurrState_SISt.0100~q  & (!\inst2|u_serialInterface|bitCnt [0] & !\inst2|u_serialInterface|bitCnt [1])))

	.dataa(\inst2|u_serialInterface|bitCnt [2]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0100~q ),
	.datac(\inst2|u_serialInterface|bitCnt [0]),
	.datad(\inst2|u_serialInterface|bitCnt [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~1 .lut_mask = 16'h0004;
defparam \inst2|u_serialInterface|bitCnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~34 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~34_combout  = (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|bitCnt[2]~1_combout ) # ((\inst2|sclDelayed [9] & \inst2|u_serialInterface|CurrState_SISt.0101~q ))))

	.dataa(\inst2|sclDelayed [9]),
	.datab(\inst2|u_serialInterface|bitCnt[2]~1_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0101~q ),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~34 .lut_mask = 16'hEC00;
defparam \inst2|u_serialInterface|CurrState_SISt~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \inst2|u_serialInterface|CurrState_SISt.0101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0101 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~40 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~40_combout  = (!\inst2|sclDelayed [9] & (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0101~q ) # (\inst2|u_serialInterface|CurrState_SISt.0110~q ))))

	.dataa(\inst2|sclDelayed [9]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0101~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~40 .lut_mask = 16'h5400;
defparam \inst2|u_serialInterface|CurrState_SISt~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \inst2|u_serialInterface|CurrState_SISt.0110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0110 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~29 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~29_combout  = (\inst2|u_serialInterface|CurrState_SISt.1111~q ) # (((\inst2|u_serialInterface|CurrState_SISt.1100~q  & !\inst2|sclDelayed [9])) # (!\inst2|u_serialInterface|CurrState_SISt.0000~q ))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1111~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1100~q ),
	.datac(\inst2|sclDelayed [9]),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~29 .lut_mask = 16'hAEFF;
defparam \inst2|u_serialInterface|CurrState_SISt~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~30 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~30_combout  = (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt~29_combout ) # ((\inst2|u_serialInterface|CurrState_SISt.0110~q  & \inst2|sclDelayed [9]))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt~29_combout ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~30 .lut_mask = 16'hC8C0;
defparam \inst2|u_serialInterface|CurrState_SISt~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \inst2|u_serialInterface|CurrState_SISt.0001 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.0001 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.0001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~4 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~4_combout  = (\inst2|sclDelayed [9] & (((\inst2|u_serialInterface|streamSt.01~q )) # (!\inst2|u_serialInterface|CurrState_SISt.0001~q ))) # (!\inst2|sclDelayed [9] & (!\inst2|u_serialInterface|CurrState_SISt.1000~q  & 
// ((\inst2|u_serialInterface|streamSt.01~q ) # (!\inst2|u_serialInterface|CurrState_SISt.0001~q ))))

	.dataa(\inst2|sclDelayed [9]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.datac(\inst2|u_serialInterface|streamSt.01~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~4 .lut_mask = 16'hA2F3;
defparam \inst2|u_serialInterface|bitCnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~46 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~46_combout  = (!\inst2|startEdgeDet~q  & (!\inst2|u_serialInterface|bitCnt[2]~4_combout  & !\inst2|rstPipe [1]))

	.dataa(gnd),
	.datab(\inst2|startEdgeDet~q ),
	.datac(\inst2|u_serialInterface|bitCnt[2]~4_combout ),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~46 .lut_mask = 16'h0003;
defparam \inst2|u_serialInterface|CurrState_SISt~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \inst2|u_serialInterface|CurrState_SISt.1000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1000 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \inst2|u_serialInterface|rxData[3]~6 (
// Equation(s):
// \inst2|u_serialInterface|rxData[3]~6_combout  = (\inst2|u_serialInterface|CurrState_SISt.0000~q  & (\inst2|comb~0_combout  & (!\inst2|u_serialInterface|CurrState_SISt.1000~q  & !\inst2|u_serialInterface|CurrState_SISt.0001~q )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1000~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|rxData[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|rxData[3]~6 .lut_mask = 16'h0008;
defparam \inst2|u_serialInterface|rxData[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \inst2|u_serialInterface|Add1~0 (
// Equation(s):
// \inst2|u_serialInterface|Add1~0_combout  = \inst2|u_serialInterface|bitCnt [2] $ (((\inst2|u_serialInterface|bitCnt [0] & \inst2|u_serialInterface|bitCnt [1])))

	.dataa(\inst2|u_serialInterface|bitCnt [2]),
	.datab(\inst2|u_serialInterface|bitCnt [0]),
	.datac(gnd),
	.datad(\inst2|u_serialInterface|bitCnt [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|Add1~0 .lut_mask = 16'h66AA;
defparam \inst2|u_serialInterface|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~6 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~6_combout  = (\inst2|u_serialInterface|bitCnt[2]~5_combout  & (((\inst2|u_serialInterface|bitCnt [2])))) # (!\inst2|u_serialInterface|bitCnt[2]~5_combout  & (\inst2|u_serialInterface|rxData[3]~6_combout  & 
// (\inst2|u_serialInterface|Add1~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData[3]~6_combout ),
	.datab(\inst2|u_serialInterface|Add1~0_combout ),
	.datac(\inst2|u_serialInterface|bitCnt [2]),
	.datad(\inst2|u_serialInterface|bitCnt[2]~5_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~6 .lut_mask = 16'hF088;
defparam \inst2|u_serialInterface|bitCnt[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \inst2|u_serialInterface|bitCnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|bitCnt[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|bitCnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|bitCnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \inst2|u_serialInterface|bitCnt[2]~0 (
// Equation(s):
// \inst2|u_serialInterface|bitCnt[2]~0_combout  = (\inst2|u_serialInterface|bitCnt [2] & (\inst2|u_serialInterface|bitCnt [1] & (\inst2|u_serialInterface|bitCnt [0] & \inst2|u_serialInterface|CurrState_SISt.1001~q )))

	.dataa(\inst2|u_serialInterface|bitCnt [2]),
	.datab(\inst2|u_serialInterface|bitCnt [1]),
	.datac(\inst2|u_serialInterface|bitCnt [0]),
	.datad(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|bitCnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|bitCnt[2]~0 .lut_mask = 16'h8000;
defparam \inst2|u_serialInterface|bitCnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~44 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~44_combout  = (!\inst2|rstPipe [1] & (!\inst2|startEdgeDet~q  & \inst2|u_serialInterface|bitCnt[2]~0_combout ))

	.dataa(\inst2|rstPipe [1]),
	.datab(gnd),
	.datac(\inst2|startEdgeDet~q ),
	.datad(\inst2|u_serialInterface|bitCnt[2]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~44 .lut_mask = 16'h0500;
defparam \inst2|u_serialInterface|CurrState_SISt~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \inst2|u_serialInterface|CurrState_SISt.1110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|CurrState_SISt~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1110 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~42 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~42_combout  = (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.1110~q ) # ((\inst2|u_serialInterface|CurrState_SISt.1101~q  & !\inst2|sclDelayed [9]))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1110~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1101~q ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~42 .lut_mask = 16'h88C8;
defparam \inst2|u_serialInterface|CurrState_SISt~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \inst2|u_serialInterface|CurrState_SISt.1101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1101 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \inst2|u_serialInterface|CurrState_SISt~31 (
// Equation(s):
// \inst2|u_serialInterface|CurrState_SISt~31_combout  = (\inst2|sclDelayed [9] & (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.1101~q ) # (\inst2|u_serialInterface|CurrState_SISt.1100~q ))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1101~q ),
	.datab(\inst2|sclDelayed [9]),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1100~q ),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|CurrState_SISt~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt~31 .lut_mask = 16'hC800;
defparam \inst2|u_serialInterface|CurrState_SISt~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N19
dffeas \inst2|u_serialInterface|CurrState_SISt.1100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|CurrState_SISt~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|CurrState_SISt.1100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|CurrState_SISt.1100 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|CurrState_SISt.1100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \inst2|u_serialInterface|Selector24~0 (
// Equation(s):
// \inst2|u_serialInterface|Selector24~0_combout  = ((\inst2|u_serialInterface|sdaOut~q ) # (!\inst2|sclDelayed [9])) # (!\inst2|u_serialInterface|CurrState_SISt.1100~q )

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1100~q ),
	.datac(\inst2|sclDelayed [9]),
	.datad(\inst2|u_serialInterface|sdaOut~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|Selector24~0 .lut_mask = 16'hFF3F;
defparam \inst2|u_serialInterface|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[0]~8 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[0]~8_combout  = \inst2|u_serialInterface|regAddr [0] $ (VCC)
// \inst2|u_serialInterface|regAddr[0]~9  = CARRY(\inst2|u_serialInterface|regAddr [0])

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|regAddr[0]~8_combout ),
	.cout(\inst2|u_serialInterface|regAddr[0]~9 ));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[0]~8 .lut_mask = 16'h55AA;
defparam \inst2|u_serialInterface|regAddr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~21 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~21_combout  = (!\inst2|u_serialInterface|rxData [0] & (!\inst2|u_serialInterface|streamSt.00~q  & (\inst2|u_serialInterface|CurrState_SISt~44_combout  & !\inst2|u_serialInterface|always0~2_combout )))

	.dataa(\inst2|u_serialInterface|rxData [0]),
	.datab(\inst2|u_serialInterface|streamSt.00~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt~44_combout ),
	.datad(\inst2|u_serialInterface|always0~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~21 .lut_mask = 16'h0010;
defparam \inst2|u_serialInterface|streamSt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \inst2|u_serialInterface|streamSt.10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|streamSt~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|streamSt~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|streamSt.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt.10 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|streamSt.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \inst2|u_serialInterface|writeEn~0 (
// Equation(s):
// \inst2|u_serialInterface|writeEn~0_combout  = (\inst2|u_serialInterface|writeEn~q  & ((\inst2|u_serialInterface|CurrState_SISt.1001~q ) # ((\inst2|u_serialInterface|CurrState_SISt.0000~q  & !\inst2|u_serialInterface|CurrState_SISt.1110~q ))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1110~q ),
	.datad(\inst2|u_serialInterface|writeEn~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|writeEn~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|writeEn~0 .lut_mask = 16'hAE00;
defparam \inst2|u_serialInterface|writeEn~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~13 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~13_combout  = (\inst2|u_serialInterface|streamSt.11~q  & ((\inst2|u_serialInterface|streamSt~12_combout ) # ((\inst2|u_serialInterface|streamSt.10~q  & \inst2|u_serialInterface|bitCnt[2]~0_combout )))) # 
// (!\inst2|u_serialInterface|streamSt.11~q  & (\inst2|u_serialInterface|streamSt.10~q  & ((\inst2|u_serialInterface|bitCnt[2]~0_combout ))))

	.dataa(\inst2|u_serialInterface|streamSt.11~q ),
	.datab(\inst2|u_serialInterface|streamSt.10~q ),
	.datac(\inst2|u_serialInterface|streamSt~12_combout ),
	.datad(\inst2|u_serialInterface|bitCnt[2]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~13 .lut_mask = 16'hECA0;
defparam \inst2|u_serialInterface|streamSt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~15 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~15_combout  = (\inst2|sclDelayed [9] & ((\inst2|u_serialInterface|CurrState_SISt.0111~q ) # ((\inst2|u_serialInterface|CurrState_SISt.0110~q  & !\inst2|sdaDeb~q )))) # (!\inst2|sclDelayed [9] & 
// (\inst2|u_serialInterface|CurrState_SISt.0110~q ))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0110~q ),
	.datab(\inst2|sdaDeb~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0111~q ),
	.datad(\inst2|sclDelayed [9]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~15 .lut_mask = 16'hF2AA;
defparam \inst2|u_serialInterface|streamSt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~16 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~16_combout  = (\inst2|u_serialInterface|streamSt.11~q  & ((\inst2|u_serialInterface|streamSt~14_combout ) # ((\inst2|u_serialInterface|streamSt~15_combout ) # (\inst2|u_serialInterface|CurrState_SISt.1001~q ))))

	.dataa(\inst2|u_serialInterface|streamSt~14_combout ),
	.datab(\inst2|u_serialInterface|streamSt~15_combout ),
	.datac(\inst2|u_serialInterface|streamSt.11~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~16 .lut_mask = 16'hF0E0;
defparam \inst2|u_serialInterface|streamSt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \inst2|u_serialInterface|streamSt~26 (
// Equation(s):
// \inst2|u_serialInterface|streamSt~26_combout  = (!\inst2|startEdgeDet~q  & (!\inst2|rstPipe [1] & ((\inst2|u_serialInterface|streamSt~13_combout ) # (\inst2|u_serialInterface|streamSt~16_combout ))))

	.dataa(\inst2|u_serialInterface|streamSt~13_combout ),
	.datab(\inst2|startEdgeDet~q ),
	.datac(\inst2|rstPipe [1]),
	.datad(\inst2|u_serialInterface|streamSt~16_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|streamSt~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt~26 .lut_mask = 16'h0302;
defparam \inst2|u_serialInterface|streamSt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \inst2|u_serialInterface|streamSt.11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|streamSt~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|streamSt.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|streamSt.11 .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|streamSt.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \inst2|u_serialInterface|next_dataOut~0 (
// Equation(s):
// \inst2|u_serialInterface|next_dataOut~0_combout  = (((!\inst2|u_serialInterface|streamSt.11~q ) # (!\inst2|u_serialInterface|bitCnt [0])) # (!\inst2|u_serialInterface|bitCnt [1])) # (!\inst2|u_serialInterface|bitCnt [2])

	.dataa(\inst2|u_serialInterface|bitCnt [2]),
	.datab(\inst2|u_serialInterface|bitCnt [1]),
	.datac(\inst2|u_serialInterface|bitCnt [0]),
	.datad(\inst2|u_serialInterface|streamSt.11~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|next_dataOut~0 .lut_mask = 16'h7FFF;
defparam \inst2|u_serialInterface|next_dataOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \inst2|u_serialInterface|writeEn~1 (
// Equation(s):
// \inst2|u_serialInterface|writeEn~1_combout  = (\inst2|comb~0_combout  & ((\inst2|u_serialInterface|writeEn~0_combout ) # ((!\inst2|u_serialInterface|next_dataOut~0_combout  & \inst2|u_serialInterface|CurrState_SISt.1001~q ))))

	.dataa(\inst2|u_serialInterface|writeEn~0_combout ),
	.datab(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|writeEn~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|writeEn~1 .lut_mask = 16'hBA00;
defparam \inst2|u_serialInterface|writeEn~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \inst2|u_serialInterface|writeEn (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|writeEn~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|writeEn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|writeEn .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|writeEn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[7]~12 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[7]~12_combout  = (\inst2|u_serialInterface|CurrState_SISt.1110~q  & (!\inst2|u_serialInterface|writeEn~q  & ((!\inst2|u_serialInterface|CurrState_SISt.0001~q ) # (!\inst2|u_serialInterface|streamSt.01~q )))) # 
// (!\inst2|u_serialInterface|CurrState_SISt.1110~q  & (((!\inst2|u_serialInterface|CurrState_SISt.0001~q ) # (!\inst2|u_serialInterface|streamSt.01~q ))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1110~q ),
	.datab(\inst2|u_serialInterface|writeEn~q ),
	.datac(\inst2|u_serialInterface|streamSt.01~q ),
	.datad(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|regAddr[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[7]~12 .lut_mask = 16'h0777;
defparam \inst2|u_serialInterface|regAddr[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[7]~13 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[7]~13_combout  = (\inst2|comb~0_combout  & (((\inst2|u_serialInterface|streamSt.10~q  & \inst2|u_serialInterface|bitCnt[2]~0_combout )) # (!\inst2|u_serialInterface|regAddr[7]~12_combout )))

	.dataa(\inst2|u_serialInterface|streamSt.10~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|bitCnt[2]~0_combout ),
	.datad(\inst2|u_serialInterface|regAddr[7]~12_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[7]~13 .lut_mask = 16'h80CC;
defparam \inst2|u_serialInterface|regAddr[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \inst2|u_serialInterface|regAddr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[0]~8_combout ),
	.asdata(\inst2|u_serialInterface|rxData [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[0] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[1]~10 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[1]~10_combout  = (\inst2|u_serialInterface|regAddr [1] & (!\inst2|u_serialInterface|regAddr[0]~9 )) # (!\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_serialInterface|regAddr[0]~9 ) # (GND)))
// \inst2|u_serialInterface|regAddr[1]~11  = CARRY((!\inst2|u_serialInterface|regAddr[0]~9 ) # (!\inst2|u_serialInterface|regAddr [1]))

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|regAddr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|u_serialInterface|regAddr[0]~9 ),
	.combout(\inst2|u_serialInterface|regAddr[1]~10_combout ),
	.cout(\inst2|u_serialInterface|regAddr[1]~11 ));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[1]~10 .lut_mask = 16'h3C3F;
defparam \inst2|u_serialInterface|regAddr[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \inst2|u_serialInterface|regAddr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[1]~10_combout ),
	.asdata(\inst2|u_serialInterface|rxData [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[1] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[2]~14 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[2]~14_combout  = (\inst2|u_serialInterface|regAddr [2] & (\inst2|u_serialInterface|regAddr[1]~11  $ (GND))) # (!\inst2|u_serialInterface|regAddr [2] & (!\inst2|u_serialInterface|regAddr[1]~11  & VCC))
// \inst2|u_serialInterface|regAddr[2]~15  = CARRY((\inst2|u_serialInterface|regAddr [2] & !\inst2|u_serialInterface|regAddr[1]~11 ))

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|regAddr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|u_serialInterface|regAddr[1]~11 ),
	.combout(\inst2|u_serialInterface|regAddr[2]~14_combout ),
	.cout(\inst2|u_serialInterface|regAddr[2]~15 ));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[2]~14 .lut_mask = 16'hC30C;
defparam \inst2|u_serialInterface|regAddr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \inst2|u_serialInterface|regAddr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[2]~14_combout ),
	.asdata(\inst2|u_serialInterface|rxData [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[2] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[3]~16 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[3]~16_combout  = (\inst2|u_serialInterface|regAddr [3] & (!\inst2|u_serialInterface|regAddr[2]~15 )) # (!\inst2|u_serialInterface|regAddr [3] & ((\inst2|u_serialInterface|regAddr[2]~15 ) # (GND)))
// \inst2|u_serialInterface|regAddr[3]~17  = CARRY((!\inst2|u_serialInterface|regAddr[2]~15 ) # (!\inst2|u_serialInterface|regAddr [3]))

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|regAddr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|u_serialInterface|regAddr[2]~15 ),
	.combout(\inst2|u_serialInterface|regAddr[3]~16_combout ),
	.cout(\inst2|u_serialInterface|regAddr[3]~17 ));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[3]~16 .lut_mask = 16'h3C3F;
defparam \inst2|u_serialInterface|regAddr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \inst2|u_serialInterface|regAddr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[3]~16_combout ),
	.asdata(\inst2|u_serialInterface|rxData [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[3] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[4]~18 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[4]~18_combout  = (\inst2|u_serialInterface|regAddr [4] & (\inst2|u_serialInterface|regAddr[3]~17  $ (GND))) # (!\inst2|u_serialInterface|regAddr [4] & (!\inst2|u_serialInterface|regAddr[3]~17  & VCC))
// \inst2|u_serialInterface|regAddr[4]~19  = CARRY((\inst2|u_serialInterface|regAddr [4] & !\inst2|u_serialInterface|regAddr[3]~17 ))

	.dataa(\inst2|u_serialInterface|regAddr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|u_serialInterface|regAddr[3]~17 ),
	.combout(\inst2|u_serialInterface|regAddr[4]~18_combout ),
	.cout(\inst2|u_serialInterface|regAddr[4]~19 ));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[4]~18 .lut_mask = 16'hA50A;
defparam \inst2|u_serialInterface|regAddr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \inst2|u_serialInterface|regAddr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[4]~18_combout ),
	.asdata(\inst2|u_serialInterface|rxData [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[4] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[5]~20 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[5]~20_combout  = (\inst2|u_serialInterface|regAddr [5] & (!\inst2|u_serialInterface|regAddr[4]~19 )) # (!\inst2|u_serialInterface|regAddr [5] & ((\inst2|u_serialInterface|regAddr[4]~19 ) # (GND)))
// \inst2|u_serialInterface|regAddr[5]~21  = CARRY((!\inst2|u_serialInterface|regAddr[4]~19 ) # (!\inst2|u_serialInterface|regAddr [5]))

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|regAddr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|u_serialInterface|regAddr[4]~19 ),
	.combout(\inst2|u_serialInterface|regAddr[5]~20_combout ),
	.cout(\inst2|u_serialInterface|regAddr[5]~21 ));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[5]~20 .lut_mask = 16'h3C3F;
defparam \inst2|u_serialInterface|regAddr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \inst2|u_serialInterface|regAddr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[5]~20_combout ),
	.asdata(\inst2|u_serialInterface|rxData [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[5] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \inst2|u_registerInterface|Decoder0~0 (
// Equation(s):
// \inst2|u_registerInterface|Decoder0~0_combout  = (!\inst2|u_serialInterface|regAddr [4] & (!\inst2|u_serialInterface|regAddr [2] & (!\inst2|u_serialInterface|regAddr [5] & !\inst2|u_serialInterface|regAddr [3])))

	.dataa(\inst2|u_serialInterface|regAddr [4]),
	.datab(\inst2|u_serialInterface|regAddr [2]),
	.datac(\inst2|u_serialInterface|regAddr [5]),
	.datad(\inst2|u_serialInterface|regAddr [3]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Decoder0~0 .lut_mask = 16'h0001;
defparam \inst2|u_registerInterface|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[6]~22 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[6]~22_combout  = (\inst2|u_serialInterface|regAddr [6] & (\inst2|u_serialInterface|regAddr[5]~21  $ (GND))) # (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr[5]~21  & VCC))
// \inst2|u_serialInterface|regAddr[6]~23  = CARRY((\inst2|u_serialInterface|regAddr [6] & !\inst2|u_serialInterface|regAddr[5]~21 ))

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst2|u_serialInterface|regAddr[5]~21 ),
	.combout(\inst2|u_serialInterface|regAddr[6]~22_combout ),
	.cout(\inst2|u_serialInterface|regAddr[6]~23 ));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[6]~22 .lut_mask = 16'hC30C;
defparam \inst2|u_serialInterface|regAddr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \inst2|u_serialInterface|regAddr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[6]~22_combout ),
	.asdata(\inst2|u_serialInterface|rxData [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[6] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \inst2|u_serialInterface|regAddr[7]~24 (
// Equation(s):
// \inst2|u_serialInterface|regAddr[7]~24_combout  = \inst2|u_serialInterface|regAddr [7] $ (\inst2|u_serialInterface|regAddr[6]~23 )

	.dataa(\inst2|u_serialInterface|regAddr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst2|u_serialInterface|regAddr[6]~23 ),
	.combout(\inst2|u_serialInterface|regAddr[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[7]~24 .lut_mask = 16'h5A5A;
defparam \inst2|u_serialInterface|regAddr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \inst2|u_serialInterface|regAddr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|regAddr[7]~24_combout ),
	.asdata(\inst2|u_serialInterface|rxData [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.ena(\inst2|u_serialInterface|regAddr[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|regAddr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|regAddr[7] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|regAddr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~0 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~0_combout  = (\inst2|u_serialInterface|rxData [7] & (\inst2|u_serialInterface|CurrState_SISt.1001~q  & (\inst2|comb~0_combout  & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [7]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~0 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~1 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~1_combout  = ((\inst2|u_serialInterface|CurrState_SISt.1001~q  & ((!\inst2|u_serialInterface|next_dataOut~0_combout ))) # (!\inst2|u_serialInterface|CurrState_SISt.1001~q  & (!\inst2|u_serialInterface|CurrState_SISt.0000~q 
// ))) # (!\inst2|comb~0_combout )

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~1 .lut_mask = 16'h1FBF;
defparam \inst2|u_serialInterface|dataOut~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \inst2|u_serialInterface|dataOut[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[7] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \inst2|u_registerInterface|Decoder0~1 (
// Equation(s):
// \inst2|u_registerInterface|Decoder0~1_combout  = (!\inst2|u_serialInterface|regAddr [7] & (\inst2|u_serialInterface|writeEn~q  & !\inst2|u_serialInterface|regAddr [6]))

	.dataa(\inst2|u_serialInterface|regAddr [7]),
	.datab(\inst2|u_serialInterface|writeEn~q ),
	.datac(gnd),
	.datad(\inst2|u_serialInterface|regAddr [6]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Decoder0~1 .lut_mask = 16'h0044;
defparam \inst2|u_registerInterface|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \inst2|u_registerInterface|Decoder0~4 (
// Equation(s):
// \inst2|u_registerInterface|Decoder0~4_combout  = (\inst2|u_serialInterface|regAddr [1] & (\inst2|u_registerInterface|Decoder0~1_combout  & (\inst2|u_registerInterface|Decoder0~0_combout  & !\inst2|u_serialInterface|regAddr [0])))

	.dataa(\inst2|u_serialInterface|regAddr [1]),
	.datab(\inst2|u_registerInterface|Decoder0~1_combout ),
	.datac(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datad(\inst2|u_serialInterface|regAddr [0]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Decoder0~4 .lut_mask = 16'h0080;
defparam \inst2|u_registerInterface|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \inst2|u_registerInterface|myReg2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[7] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \inst2|u_registerInterface|Decoder0~5 (
// Equation(s):
// \inst2|u_registerInterface|Decoder0~5_combout  = (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Decoder0~5 .lut_mask = 16'h0300;
defparam \inst2|u_registerInterface|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \inst2|u_registerInterface|Decoder0~6 (
// Equation(s):
// \inst2|u_registerInterface|Decoder0~6_combout  = (\inst2|u_serialInterface|regAddr [0] & (\inst2|u_serialInterface|writeEn~q  & (\inst2|u_serialInterface|regAddr [1] & \inst2|u_registerInterface|Decoder0~5_combout )))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_serialInterface|writeEn~q ),
	.datac(\inst2|u_serialInterface|regAddr [1]),
	.datad(\inst2|u_registerInterface|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Decoder0~6 .lut_mask = 16'h8000;
defparam \inst2|u_registerInterface|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \inst2|u_registerInterface|myReg3[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[7] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \inst2|u_registerInterface|Decoder0~3 (
// Equation(s):
// \inst2|u_registerInterface|Decoder0~3_combout  = (!\inst2|u_serialInterface|regAddr [1] & (\inst2|u_serialInterface|regAddr [0] & (\inst2|u_registerInterface|Decoder0~0_combout  & \inst2|u_registerInterface|Decoder0~1_combout )))

	.dataa(\inst2|u_serialInterface|regAddr [1]),
	.datab(\inst2|u_serialInterface|regAddr [0]),
	.datac(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datad(\inst2|u_registerInterface|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Decoder0~3 .lut_mask = 16'h4000;
defparam \inst2|u_registerInterface|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \inst2|u_registerInterface|myReg1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[7] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \inst2|u_registerInterface|Decoder0~2 (
// Equation(s):
// \inst2|u_registerInterface|Decoder0~2_combout  = (!\inst2|u_serialInterface|regAddr [1] & (!\inst2|u_serialInterface|regAddr [0] & (\inst2|u_registerInterface|Decoder0~0_combout  & \inst2|u_registerInterface|Decoder0~1_combout )))

	.dataa(\inst2|u_serialInterface|regAddr [1]),
	.datab(\inst2|u_serialInterface|regAddr [0]),
	.datac(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datad(\inst2|u_registerInterface|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Decoder0~2 .lut_mask = 16'h1000;
defparam \inst2|u_registerInterface|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \inst2|u_registerInterface|myReg0[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[7] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \inst2|u_registerInterface|Selector0~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector0~2_combout  = (\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_serialInterface|regAddr [0])))) # (!\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_serialInterface|regAddr [0] & (\inst2|u_registerInterface|myReg1 
// [7])) # (!\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_registerInterface|myReg0 [7])))))

	.dataa(\inst2|u_serialInterface|regAddr [1]),
	.datab(\inst2|u_registerInterface|myReg1 [7]),
	.datac(\inst2|u_registerInterface|myReg0 [7]),
	.datad(\inst2|u_serialInterface|regAddr [0]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector0~2 .lut_mask = 16'hEE50;
defparam \inst2|u_registerInterface|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \inst2|u_registerInterface|Selector0~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector0~3_combout  = (\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_registerInterface|Selector0~2_combout  & ((\inst2|u_registerInterface|myReg3 [7]))) # (!\inst2|u_registerInterface|Selector0~2_combout  & 
// (\inst2|u_registerInterface|myReg2 [7])))) # (!\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_registerInterface|Selector0~2_combout ))))

	.dataa(\inst2|u_serialInterface|regAddr [1]),
	.datab(\inst2|u_registerInterface|myReg2 [7]),
	.datac(\inst2|u_registerInterface|myReg3 [7]),
	.datad(\inst2|u_registerInterface|Selector0~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector0~3 .lut_mask = 16'hF588;
defparam \inst2|u_registerInterface|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \inst2|u_registerInterface|Selector0~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector0~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector0~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector0~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector0~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \inst2|u_registerInterface|dataOut[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[7] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~2 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~2_combout  = (\inst2|u_serialInterface|rxData [6] & (\inst2|u_serialInterface|CurrState_SISt.1001~q  & (\inst2|comb~0_combout  & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [6]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~2 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N31
dffeas \inst2|u_serialInterface|dataOut[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[6] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \inst2|u_registerInterface|myReg1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[6] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N27
dffeas \inst2|u_registerInterface|myReg3[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[6] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \inst2|u_registerInterface|myReg2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[6] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \inst2|u_registerInterface|myReg0[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[6] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \inst2|u_registerInterface|Selector1~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector1~2_combout  = (\inst2|u_serialInterface|regAddr [0] & (((\inst2|u_serialInterface|regAddr [1])))) # (!\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_serialInterface|regAddr [1] & (\inst2|u_registerInterface|myReg2 
// [6])) # (!\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_registerInterface|myReg0 [6])))))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|myReg2 [6]),
	.datac(\inst2|u_registerInterface|myReg0 [6]),
	.datad(\inst2|u_serialInterface|regAddr [1]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector1~2 .lut_mask = 16'hEE50;
defparam \inst2|u_registerInterface|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \inst2|u_registerInterface|Selector1~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector1~3_combout  = (\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_registerInterface|Selector1~2_combout  & ((\inst2|u_registerInterface|myReg3 [6]))) # (!\inst2|u_registerInterface|Selector1~2_combout  & 
// (\inst2|u_registerInterface|myReg1 [6])))) # (!\inst2|u_serialInterface|regAddr [0] & (((\inst2|u_registerInterface|Selector1~2_combout ))))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|myReg1 [6]),
	.datac(\inst2|u_registerInterface|myReg3 [6]),
	.datad(\inst2|u_registerInterface|Selector1~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector1~3 .lut_mask = 16'hF588;
defparam \inst2|u_registerInterface|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneive_lcell_comb \inst2|u_registerInterface|Selector1~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector1~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector1~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector1~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector1~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N5
dffeas \inst2|u_registerInterface|dataOut[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[6] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \inst2|u_serialInterface|txData[5]~0 (
// Equation(s):
// \inst2|u_serialInterface|txData[5]~0_combout  = (\inst2|startEdgeDet~q ) # ((\inst2|rstPipe [1]) # ((!\inst2|u_serialInterface|CurrState_SISt.0010~q  & !\inst2|u_serialInterface|CurrState_SISt.0001~q )))

	.dataa(\inst2|startEdgeDet~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.datad(\inst2|rstPipe [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[5]~0 .lut_mask = 16'hFFAB;
defparam \inst2|u_serialInterface|txData[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \inst2|u_serialInterface|txData[5]~2 (
// Equation(s):
// \inst2|u_serialInterface|txData[5]~2_combout  = (\inst2|u_serialInterface|CurrState_SISt.0001~q  & (((!\inst2|u_serialInterface|streamSt.01~q )))) # (!\inst2|u_serialInterface|CurrState_SISt.0001~q  & (\inst2|u_serialInterface|CurrState_SISt.0000~q  & 
// (!\inst2|u_serialInterface|CurrState_SISt.0010~q )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.datad(\inst2|u_serialInterface|streamSt.01~q ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[5]~2 .lut_mask = 16'h02F2;
defparam \inst2|u_serialInterface|txData[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \inst2|u_serialInterface|txData[5]~3 (
// Equation(s):
// \inst2|u_serialInterface|txData[5]~3_combout  = ((!\inst2|u_serialInterface|txData[5]~2_combout  & ((!\inst2|sclDelayed [9]) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q )))) # (!\inst2|comb~0_combout )

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|sclDelayed [9]),
	.datac(\inst2|u_serialInterface|txData[5]~2_combout ),
	.datad(\inst2|comb~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[5]~3 .lut_mask = 16'h07FF;
defparam \inst2|u_serialInterface|txData[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~8 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~8_combout  = (\inst2|u_serialInterface|CurrState_SISt.1001~q  & (\inst2|comb~0_combout  & (\inst2|u_serialInterface|rxData [0] & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|rxData [0]),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~8 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \inst2|u_serialInterface|dataOut[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[0] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \inst2|u_registerInterface|myReg1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[0] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \inst2|u_registerInterface|myReg3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[0] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N3
dffeas \inst2|u_registerInterface|myReg0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[0] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \inst2|u_registerInterface|myReg2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[0] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \inst2|u_registerInterface|Selector7~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector7~2_combout  = (\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_registerInterface|myReg2 [0]) # (\inst2|u_serialInterface|regAddr [0])))) # (!\inst2|u_serialInterface|regAddr [1] & (\inst2|u_registerInterface|myReg0 
// [0] & ((!\inst2|u_serialInterface|regAddr [0]))))

	.dataa(\inst2|u_registerInterface|myReg0 [0]),
	.datab(\inst2|u_registerInterface|myReg2 [0]),
	.datac(\inst2|u_serialInterface|regAddr [1]),
	.datad(\inst2|u_serialInterface|regAddr [0]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector7~2 .lut_mask = 16'hF0CA;
defparam \inst2|u_registerInterface|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N28
cycloneive_lcell_comb \inst2|u_registerInterface|Selector7~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector7~3_combout  = (\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_registerInterface|Selector7~2_combout  & ((\inst2|u_registerInterface|myReg3 [0]))) # (!\inst2|u_registerInterface|Selector7~2_combout  & 
// (\inst2|u_registerInterface|myReg1 [0])))) # (!\inst2|u_serialInterface|regAddr [0] & (((\inst2|u_registerInterface|Selector7~2_combout ))))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|myReg1 [0]),
	.datac(\inst2|u_registerInterface|myReg3 [0]),
	.datad(\inst2|u_registerInterface|Selector7~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector7~3 .lut_mask = 16'hF588;
defparam \inst2|u_registerInterface|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneive_lcell_comb \inst2|u_registerInterface|Selector7~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector7~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector7~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector7~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector7~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N15
dffeas \inst2|u_registerInterface|dataOut[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector7~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[0] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \inst2|u_serialInterface|txData~10 (
// Equation(s):
// \inst2|u_serialInterface|txData~10_combout  = (!\inst2|rstPipe [1] & (\inst2|u_serialInterface|streamSt.01~q  & (!\inst2|startEdgeDet~q  & \inst2|u_registerInterface|dataOut [0])))

	.dataa(\inst2|rstPipe [1]),
	.datab(\inst2|u_serialInterface|streamSt.01~q ),
	.datac(\inst2|startEdgeDet~q ),
	.datad(\inst2|u_registerInterface|dataOut [0]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~10 .lut_mask = 16'h0400;
defparam \inst2|u_serialInterface|txData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \inst2|u_serialInterface|txData~11 (
// Equation(s):
// \inst2|u_serialInterface|txData~11_combout  = (\inst2|u_serialInterface|txData[5]~3_combout  & (\inst2|u_serialInterface|CurrState_SISt.0001~q  & ((\inst2|u_serialInterface|txData~10_combout )))) # (!\inst2|u_serialInterface|txData[5]~3_combout  & 
// ((\inst2|u_serialInterface|txData [0]) # ((\inst2|u_serialInterface|CurrState_SISt.0001~q  & \inst2|u_serialInterface|txData~10_combout ))))

	.dataa(\inst2|u_serialInterface|txData[5]~3_combout ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0001~q ),
	.datac(\inst2|u_serialInterface|txData [0]),
	.datad(\inst2|u_serialInterface|txData~10_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~11 .lut_mask = 16'hDC50;
defparam \inst2|u_serialInterface|txData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \inst2|u_serialInterface|txData[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[0] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~7 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~7_combout  = (\inst2|u_serialInterface|rxData [1] & (\inst2|u_serialInterface|CurrState_SISt.1001~q  & (\inst2|comb~0_combout  & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [1]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~7 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \inst2|u_serialInterface|dataOut[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[1] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \inst2|u_registerInterface|myReg2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[1] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \inst2|u_registerInterface|myReg3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[1] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N19
dffeas \inst2|u_registerInterface|myReg0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[1] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N5
dffeas \inst2|u_registerInterface|myReg1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[1] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N20
cycloneive_lcell_comb \inst2|u_registerInterface|Selector6~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector6~2_combout  = (\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_serialInterface|regAddr [0])))) # (!\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_registerInterface|myReg1 
// [1]))) # (!\inst2|u_serialInterface|regAddr [0] & (\inst2|u_registerInterface|myReg0 [1]))))

	.dataa(\inst2|u_registerInterface|myReg0 [1]),
	.datab(\inst2|u_registerInterface|myReg1 [1]),
	.datac(\inst2|u_serialInterface|regAddr [1]),
	.datad(\inst2|u_serialInterface|regAddr [0]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector6~2 .lut_mask = 16'hFC0A;
defparam \inst2|u_registerInterface|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneive_lcell_comb \inst2|u_registerInterface|Selector6~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector6~3_combout  = (\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_registerInterface|Selector6~2_combout  & ((\inst2|u_registerInterface|myReg3 [1]))) # (!\inst2|u_registerInterface|Selector6~2_combout  & 
// (\inst2|u_registerInterface|myReg2 [1])))) # (!\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_registerInterface|Selector6~2_combout ))))

	.dataa(\inst2|u_registerInterface|myReg2 [1]),
	.datab(\inst2|u_registerInterface|myReg3 [1]),
	.datac(\inst2|u_serialInterface|regAddr [1]),
	.datad(\inst2|u_registerInterface|Selector6~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector6~3 .lut_mask = 16'hCFA0;
defparam \inst2|u_registerInterface|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N16
cycloneive_lcell_comb \inst2|u_registerInterface|Selector6~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector6~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector6~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector6~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector6~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \inst2|u_registerInterface|dataOut[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[1] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \inst2|u_serialInterface|txData~9 (
// Equation(s):
// \inst2|u_serialInterface|txData~9_combout  = (!\inst2|u_serialInterface|txData[5]~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & (\inst2|u_serialInterface|txData [0])) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & 
// ((\inst2|u_registerInterface|dataOut [1])))))

	.dataa(\inst2|u_serialInterface|txData[5]~0_combout ),
	.datab(\inst2|u_serialInterface|txData [0]),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datad(\inst2|u_registerInterface|dataOut [1]),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~9 .lut_mask = 16'h4540;
defparam \inst2|u_serialInterface|txData~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \inst2|u_serialInterface|txData[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|txData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[1] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~6 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~6_combout  = (\inst2|u_serialInterface|rxData [2] & (\inst2|u_serialInterface|CurrState_SISt.1001~q  & (\inst2|comb~0_combout  & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [2]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~6 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \inst2|u_serialInterface|dataOut[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[2] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \inst2|u_registerInterface|myReg2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[2] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \inst2|u_registerInterface|myReg0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[2] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \inst2|u_registerInterface|Selector5~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector5~2_combout  = (\inst2|u_serialInterface|regAddr [0] & (((\inst2|u_serialInterface|regAddr [1])))) # (!\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_serialInterface|regAddr [1] & (\inst2|u_registerInterface|myReg2 
// [2])) # (!\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_registerInterface|myReg0 [2])))))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|myReg2 [2]),
	.datac(\inst2|u_serialInterface|regAddr [1]),
	.datad(\inst2|u_registerInterface|myReg0 [2]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector5~2 .lut_mask = 16'hE5E0;
defparam \inst2|u_registerInterface|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \inst2|u_registerInterface|myReg1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[2] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \inst2|u_registerInterface|myReg3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[2] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \inst2|u_registerInterface|Selector5~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector5~3_combout  = (\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_registerInterface|Selector5~2_combout  & ((\inst2|u_registerInterface|myReg3 [2]))) # (!\inst2|u_registerInterface|Selector5~2_combout  & 
// (\inst2|u_registerInterface|myReg1 [2])))) # (!\inst2|u_serialInterface|regAddr [0] & (\inst2|u_registerInterface|Selector5~2_combout ))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|Selector5~2_combout ),
	.datac(\inst2|u_registerInterface|myReg1 [2]),
	.datad(\inst2|u_registerInterface|myReg3 [2]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector5~3 .lut_mask = 16'hEC64;
defparam \inst2|u_registerInterface|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \inst2|u_registerInterface|Selector5~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector5~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector5~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector5~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector5~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \inst2|u_registerInterface|dataOut[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[2] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \inst2|u_serialInterface|txData~8 (
// Equation(s):
// \inst2|u_serialInterface|txData~8_combout  = (!\inst2|u_serialInterface|txData[5]~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & (\inst2|u_serialInterface|txData [1])) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & 
// ((\inst2|u_registerInterface|dataOut [2])))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|u_serialInterface|txData [1]),
	.datac(\inst2|u_registerInterface|dataOut [2]),
	.datad(\inst2|u_serialInterface|txData[5]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~8 .lut_mask = 16'h00D8;
defparam \inst2|u_serialInterface|txData~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \inst2|u_serialInterface|txData[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|txData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[2] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~5 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~5_combout  = (\inst2|u_serialInterface|rxData [3] & (\inst2|u_serialInterface|CurrState_SISt.1001~q  & (\inst2|comb~0_combout  & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [3]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~5 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \inst2|u_serialInterface|dataOut[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[3] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \inst2|u_registerInterface|myReg3[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[3] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \inst2|u_registerInterface|myReg2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[3] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N23
dffeas \inst2|u_registerInterface|myReg0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[3] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \inst2|u_registerInterface|myReg1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[3] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \inst2|u_registerInterface|Selector4~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector4~2_combout  = (\inst2|u_serialInterface|regAddr [0] & (((\inst2|u_serialInterface|regAddr [1]) # (\inst2|u_registerInterface|myReg1 [3])))) # (!\inst2|u_serialInterface|regAddr [0] & (\inst2|u_registerInterface|myReg0 
// [3] & (!\inst2|u_serialInterface|regAddr [1])))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|myReg0 [3]),
	.datac(\inst2|u_serialInterface|regAddr [1]),
	.datad(\inst2|u_registerInterface|myReg1 [3]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector4~2 .lut_mask = 16'hAEA4;
defparam \inst2|u_registerInterface|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N6
cycloneive_lcell_comb \inst2|u_registerInterface|Selector4~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector4~3_combout  = (\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_registerInterface|Selector4~2_combout  & (\inst2|u_registerInterface|myReg3 [3])) # (!\inst2|u_registerInterface|Selector4~2_combout  & 
// ((\inst2|u_registerInterface|myReg2 [3]))))) # (!\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_registerInterface|Selector4~2_combout ))))

	.dataa(\inst2|u_registerInterface|myReg3 [3]),
	.datab(\inst2|u_serialInterface|regAddr [1]),
	.datac(\inst2|u_registerInterface|myReg2 [3]),
	.datad(\inst2|u_registerInterface|Selector4~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector4~3 .lut_mask = 16'hBBC0;
defparam \inst2|u_registerInterface|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N12
cycloneive_lcell_comb \inst2|u_registerInterface|Selector4~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector4~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector4~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector4~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector4~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N13
dffeas \inst2|u_registerInterface|dataOut[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[3] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \inst2|u_serialInterface|txData~7 (
// Equation(s):
// \inst2|u_serialInterface|txData~7_combout  = (!\inst2|u_serialInterface|txData[5]~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & (\inst2|u_serialInterface|txData [2])) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & 
// ((\inst2|u_registerInterface|dataOut [3])))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|u_serialInterface|txData [2]),
	.datac(\inst2|u_registerInterface|dataOut [3]),
	.datad(\inst2|u_serialInterface|txData[5]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~7 .lut_mask = 16'h00D8;
defparam \inst2|u_serialInterface|txData~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \inst2|u_serialInterface|txData[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|txData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[3] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~4 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~4_combout  = (\inst2|u_serialInterface|rxData [4] & (\inst2|comb~0_combout  & (\inst2|u_serialInterface|CurrState_SISt.1001~q  & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [4]),
	.datab(\inst2|comb~0_combout ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~4 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \inst2|u_serialInterface|dataOut[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[4] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N11
dffeas \inst2|u_registerInterface|myReg1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[4] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N29
dffeas \inst2|u_registerInterface|myReg3[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[4] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \inst2|u_registerInterface|myReg2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[4] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N15
dffeas \inst2|u_registerInterface|myReg0[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[4] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \inst2|u_registerInterface|Selector3~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector3~2_combout  = (\inst2|u_serialInterface|regAddr [0] & (((\inst2|u_serialInterface|regAddr [1])))) # (!\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_serialInterface|regAddr [1] & (\inst2|u_registerInterface|myReg2 
// [4])) # (!\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_registerInterface|myReg0 [4])))))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|myReg2 [4]),
	.datac(\inst2|u_registerInterface|myReg0 [4]),
	.datad(\inst2|u_serialInterface|regAddr [1]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector3~2 .lut_mask = 16'hEE50;
defparam \inst2|u_registerInterface|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \inst2|u_registerInterface|Selector3~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector3~3_combout  = (\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_registerInterface|Selector3~2_combout  & ((\inst2|u_registerInterface|myReg3 [4]))) # (!\inst2|u_registerInterface|Selector3~2_combout  & 
// (\inst2|u_registerInterface|myReg1 [4])))) # (!\inst2|u_serialInterface|regAddr [0] & (((\inst2|u_registerInterface|Selector3~2_combout ))))

	.dataa(\inst2|u_serialInterface|regAddr [0]),
	.datab(\inst2|u_registerInterface|myReg1 [4]),
	.datac(\inst2|u_registerInterface|myReg3 [4]),
	.datad(\inst2|u_registerInterface|Selector3~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector3~3 .lut_mask = 16'hF588;
defparam \inst2|u_registerInterface|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneive_lcell_comb \inst2|u_registerInterface|Selector3~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector3~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector3~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector3~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector3~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N9
dffeas \inst2|u_registerInterface|dataOut[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[4] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \inst2|u_serialInterface|txData~6 (
// Equation(s):
// \inst2|u_serialInterface|txData~6_combout  = (!\inst2|u_serialInterface|txData[5]~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & (\inst2|u_serialInterface|txData [3])) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & 
// ((\inst2|u_registerInterface|dataOut [4])))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|u_serialInterface|txData [3]),
	.datac(\inst2|u_registerInterface|dataOut [4]),
	.datad(\inst2|u_serialInterface|txData[5]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~6 .lut_mask = 16'h00D8;
defparam \inst2|u_serialInterface|txData~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \inst2|u_serialInterface|txData[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|txData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[4] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \inst2|u_serialInterface|dataOut~3 (
// Equation(s):
// \inst2|u_serialInterface|dataOut~3_combout  = (\inst2|u_serialInterface|rxData [5] & (\inst2|u_serialInterface|CurrState_SISt.1001~q  & (\inst2|comb~0_combout  & !\inst2|u_serialInterface|next_dataOut~0_combout )))

	.dataa(\inst2|u_serialInterface|rxData [5]),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datac(\inst2|comb~0_combout ),
	.datad(\inst2|u_serialInterface|next_dataOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|dataOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut~3 .lut_mask = 16'h0080;
defparam \inst2|u_serialInterface|dataOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N1
dffeas \inst2|u_serialInterface|dataOut[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|dataOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|dataOut~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|dataOut[5] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \inst2|u_registerInterface|myReg2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg2[5] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \inst2|u_registerInterface|myReg3[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg3[5] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \inst2|u_registerInterface|myReg0[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg0[5] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N13
dffeas \inst2|u_registerInterface|myReg1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst2|u_serialInterface|dataOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|u_registerInterface|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|myReg1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|myReg1[5] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|myReg1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \inst2|u_registerInterface|Selector2~2 (
// Equation(s):
// \inst2|u_registerInterface|Selector2~2_combout  = (\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_serialInterface|regAddr [0])))) # (!\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_serialInterface|regAddr [0] & ((\inst2|u_registerInterface|myReg1 
// [5]))) # (!\inst2|u_serialInterface|regAddr [0] & (\inst2|u_registerInterface|myReg0 [5]))))

	.dataa(\inst2|u_registerInterface|myReg0 [5]),
	.datab(\inst2|u_registerInterface|myReg1 [5]),
	.datac(\inst2|u_serialInterface|regAddr [1]),
	.datad(\inst2|u_serialInterface|regAddr [0]),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector2~2 .lut_mask = 16'hFC0A;
defparam \inst2|u_registerInterface|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneive_lcell_comb \inst2|u_registerInterface|Selector2~3 (
// Equation(s):
// \inst2|u_registerInterface|Selector2~3_combout  = (\inst2|u_serialInterface|regAddr [1] & ((\inst2|u_registerInterface|Selector2~2_combout  & ((\inst2|u_registerInterface|myReg3 [5]))) # (!\inst2|u_registerInterface|Selector2~2_combout  & 
// (\inst2|u_registerInterface|myReg2 [5])))) # (!\inst2|u_serialInterface|regAddr [1] & (((\inst2|u_registerInterface|Selector2~2_combout ))))

	.dataa(\inst2|u_serialInterface|regAddr [1]),
	.datab(\inst2|u_registerInterface|myReg2 [5]),
	.datac(\inst2|u_registerInterface|myReg3 [5]),
	.datad(\inst2|u_registerInterface|Selector2~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector2~3 .lut_mask = 16'hF588;
defparam \inst2|u_registerInterface|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N22
cycloneive_lcell_comb \inst2|u_registerInterface|Selector2~4 (
// Equation(s):
// \inst2|u_registerInterface|Selector2~4_combout  = (\inst2|u_registerInterface|Decoder0~0_combout  & (!\inst2|u_serialInterface|regAddr [6] & (!\inst2|u_serialInterface|regAddr [7] & \inst2|u_registerInterface|Selector2~3_combout )))

	.dataa(\inst2|u_registerInterface|Decoder0~0_combout ),
	.datab(\inst2|u_serialInterface|regAddr [6]),
	.datac(\inst2|u_serialInterface|regAddr [7]),
	.datad(\inst2|u_registerInterface|Selector2~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_registerInterface|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_registerInterface|Selector2~4 .lut_mask = 16'h0200;
defparam \inst2|u_registerInterface|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y18_N23
dffeas \inst2|u_registerInterface|dataOut[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_registerInterface|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_registerInterface|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_registerInterface|dataOut[5] .is_wysiwyg = "true";
defparam \inst2|u_registerInterface|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \inst2|u_serialInterface|txData~5 (
// Equation(s):
// \inst2|u_serialInterface|txData~5_combout  = (!\inst2|u_serialInterface|txData[5]~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & (\inst2|u_serialInterface|txData [4])) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & 
// ((\inst2|u_registerInterface|dataOut [5])))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|u_serialInterface|txData [4]),
	.datac(\inst2|u_registerInterface|dataOut [5]),
	.datad(\inst2|u_serialInterface|txData[5]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~5 .lut_mask = 16'h00D8;
defparam \inst2|u_serialInterface|txData~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \inst2|u_serialInterface|txData[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|txData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[5] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \inst2|u_serialInterface|txData~4 (
// Equation(s):
// \inst2|u_serialInterface|txData~4_combout  = (!\inst2|u_serialInterface|txData[5]~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & ((\inst2|u_serialInterface|txData [5]))) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & 
// (\inst2|u_registerInterface|dataOut [6]))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datab(\inst2|u_registerInterface|dataOut [6]),
	.datac(\inst2|u_serialInterface|txData [5]),
	.datad(\inst2|u_serialInterface|txData[5]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~4 .lut_mask = 16'h00E4;
defparam \inst2|u_serialInterface|txData~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \inst2|u_serialInterface|txData[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|txData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[6] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \inst2|u_serialInterface|txData~1 (
// Equation(s):
// \inst2|u_serialInterface|txData~1_combout  = (!\inst2|u_serialInterface|txData[5]~0_combout  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & ((\inst2|u_serialInterface|txData [6]))) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & 
// (\inst2|u_registerInterface|dataOut [7]))))

	.dataa(\inst2|u_registerInterface|dataOut [7]),
	.datab(\inst2|u_serialInterface|txData [6]),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datad(\inst2|u_serialInterface|txData[5]~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|txData~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|txData~1 .lut_mask = 16'h00CA;
defparam \inst2|u_serialInterface|txData~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \inst2|u_serialInterface|txData[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|txData~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|u_serialInterface|txData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|txData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|txData[7] .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|txData[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \inst2|u_serialInterface|Selector24~2 (
// Equation(s):
// \inst2|u_serialInterface|Selector24~2_combout  = (\inst2|u_serialInterface|CurrState_SISt.0000~q  & (!\inst2|u_serialInterface|CurrState_SISt.1100~q  & !\inst2|u_serialInterface|CurrState_SISt.1001~q ))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0000~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.1100~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|Selector24~2 .lut_mask = 16'h0202;
defparam \inst2|u_serialInterface|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \inst2|u_serialInterface|Selector24~3 (
// Equation(s):
// \inst2|u_serialInterface|Selector24~3_combout  = (\inst2|u_serialInterface|CurrState_SISt.0101~q  & (((\inst2|sclDelayed [9])))) # (!\inst2|u_serialInterface|CurrState_SISt.0101~q  & ((\inst2|u_serialInterface|CurrState_SISt.0010~q  & (\inst2|sclDelayed 
// [9])) # (!\inst2|u_serialInterface|CurrState_SISt.0010~q  & ((\inst2|u_serialInterface|Selector24~2_combout )))))

	.dataa(\inst2|u_serialInterface|CurrState_SISt.0101~q ),
	.datab(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datac(\inst2|sclDelayed [9]),
	.datad(\inst2|u_serialInterface|Selector24~2_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|Selector24~3 .lut_mask = 16'hF1E0;
defparam \inst2|u_serialInterface|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneive_lcell_comb \inst2|u_serialInterface|Selector24~4 (
// Equation(s):
// \inst2|u_serialInterface|Selector24~4_combout  = (\inst2|u_serialInterface|Selector24~3_combout  & (((\inst2|u_serialInterface|sdaOut~q )))) # (!\inst2|u_serialInterface|Selector24~3_combout  & ((\inst2|u_serialInterface|txData [7]) # 
// ((!\inst2|u_serialInterface|CurrState_SISt.0010~q ))))

	.dataa(\inst2|u_serialInterface|txData [7]),
	.datab(\inst2|u_serialInterface|sdaOut~q ),
	.datac(\inst2|u_serialInterface|CurrState_SISt.0010~q ),
	.datad(\inst2|u_serialInterface|Selector24~3_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|Selector24~4 .lut_mask = 16'hCCAF;
defparam \inst2|u_serialInterface|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneive_lcell_comb \inst2|u_serialInterface|Selector24~1 (
// Equation(s):
// \inst2|u_serialInterface|Selector24~1_combout  = ((\inst2|u_serialInterface|Equal5~0_combout  & ((\inst2|u_serialInterface|next_sdaOut~0_combout ))) # (!\inst2|u_serialInterface|Equal5~0_combout  & (\inst2|u_serialInterface|sdaOut~q ))) # 
// (!\inst2|u_serialInterface|CurrState_SISt.1001~q )

	.dataa(\inst2|u_serialInterface|CurrState_SISt.1001~q ),
	.datab(\inst2|u_serialInterface|sdaOut~q ),
	.datac(\inst2|u_serialInterface|Equal5~0_combout ),
	.datad(\inst2|u_serialInterface|next_sdaOut~0_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|Selector24~1 .lut_mask = 16'hFD5D;
defparam \inst2|u_serialInterface|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \inst2|u_serialInterface|sdaOut~0 (
// Equation(s):
// \inst2|u_serialInterface|sdaOut~0_combout  = ((\inst2|u_serialInterface|Selector24~0_combout  & (\inst2|u_serialInterface|Selector24~4_combout  & \inst2|u_serialInterface|Selector24~1_combout ))) # (!\inst2|comb~0_combout )

	.dataa(\inst2|comb~0_combout ),
	.datab(\inst2|u_serialInterface|Selector24~0_combout ),
	.datac(\inst2|u_serialInterface|Selector24~4_combout ),
	.datad(\inst2|u_serialInterface|Selector24~1_combout ),
	.cin(gnd),
	.combout(\inst2|u_serialInterface|sdaOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|u_serialInterface|sdaOut~0 .lut_mask = 16'hD555;
defparam \inst2|u_serialInterface|sdaOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N25
dffeas \inst2|u_serialInterface|sdaOut (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst2|u_serialInterface|sdaOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|u_serialInterface|sdaOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|u_serialInterface|sdaOut .is_wysiwyg = "true";
defparam \inst2|u_serialInterface|sdaOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N28
cycloneive_lcell_comb \inst1|count[0]~24 (
// Equation(s):
// \inst1|count[0]~24_combout  = !\inst1|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|count[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count[0]~24 .lut_mask = 16'h0F0F;
defparam \inst1|count[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \enable~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\enable~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\enable~inputclkctrl_outclk ));
// synopsys translate_off
defparam \enable~inputclkctrl .clock_type = "global clock";
defparam \enable~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X25_Y33_N29
dffeas \inst1|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[0]~24_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[0] .is_wysiwyg = "true";
defparam \inst1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N8
cycloneive_lcell_comb \inst1|count[1]~8 (
// Equation(s):
// \inst1|count[1]~8_combout  = (\inst1|count [0] & (\inst1|count [1] $ (VCC))) # (!\inst1|count [0] & (\inst1|count [1] & VCC))
// \inst1|count[1]~9  = CARRY((\inst1|count [0] & \inst1|count [1]))

	.dataa(\inst1|count [0]),
	.datab(\inst1|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|count[1]~8_combout ),
	.cout(\inst1|count[1]~9 ));
// synopsys translate_off
defparam \inst1|count[1]~8 .lut_mask = 16'h6688;
defparam \inst1|count[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N9
dffeas \inst1|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[1]~8_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[1] .is_wysiwyg = "true";
defparam \inst1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N10
cycloneive_lcell_comb \inst1|count[2]~10 (
// Equation(s):
// \inst1|count[2]~10_combout  = (\inst1|count [2] & (!\inst1|count[1]~9 )) # (!\inst1|count [2] & ((\inst1|count[1]~9 ) # (GND)))
// \inst1|count[2]~11  = CARRY((!\inst1|count[1]~9 ) # (!\inst1|count [2]))

	.dataa(\inst1|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[1]~9 ),
	.combout(\inst1|count[2]~10_combout ),
	.cout(\inst1|count[2]~11 ));
// synopsys translate_off
defparam \inst1|count[2]~10 .lut_mask = 16'h5A5F;
defparam \inst1|count[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y33_N11
dffeas \inst1|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[2]~10_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[2] .is_wysiwyg = "true";
defparam \inst1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N12
cycloneive_lcell_comb \inst1|count[3]~12 (
// Equation(s):
// \inst1|count[3]~12_combout  = (\inst1|count [3] & (\inst1|count[2]~11  $ (GND))) # (!\inst1|count [3] & (!\inst1|count[2]~11  & VCC))
// \inst1|count[3]~13  = CARRY((\inst1|count [3] & !\inst1|count[2]~11 ))

	.dataa(gnd),
	.datab(\inst1|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[2]~11 ),
	.combout(\inst1|count[3]~12_combout ),
	.cout(\inst1|count[3]~13 ));
// synopsys translate_off
defparam \inst1|count[3]~12 .lut_mask = 16'hC30C;
defparam \inst1|count[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y33_N13
dffeas \inst1|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[3]~12_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[3] .is_wysiwyg = "true";
defparam \inst1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N14
cycloneive_lcell_comb \inst1|count[4]~14 (
// Equation(s):
// \inst1|count[4]~14_combout  = (\inst1|count [4] & (!\inst1|count[3]~13 )) # (!\inst1|count [4] & ((\inst1|count[3]~13 ) # (GND)))
// \inst1|count[4]~15  = CARRY((!\inst1|count[3]~13 ) # (!\inst1|count [4]))

	.dataa(\inst1|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[3]~13 ),
	.combout(\inst1|count[4]~14_combout ),
	.cout(\inst1|count[4]~15 ));
// synopsys translate_off
defparam \inst1|count[4]~14 .lut_mask = 16'h5A5F;
defparam \inst1|count[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y33_N15
dffeas \inst1|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[4]~14_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[4] .is_wysiwyg = "true";
defparam \inst1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N16
cycloneive_lcell_comb \inst1|count[5]~16 (
// Equation(s):
// \inst1|count[5]~16_combout  = (\inst1|count [5] & (\inst1|count[4]~15  $ (GND))) # (!\inst1|count [5] & (!\inst1|count[4]~15  & VCC))
// \inst1|count[5]~17  = CARRY((\inst1|count [5] & !\inst1|count[4]~15 ))

	.dataa(gnd),
	.datab(\inst1|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[4]~15 ),
	.combout(\inst1|count[5]~16_combout ),
	.cout(\inst1|count[5]~17 ));
// synopsys translate_off
defparam \inst1|count[5]~16 .lut_mask = 16'hC30C;
defparam \inst1|count[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y33_N17
dffeas \inst1|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[5]~16_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[5] .is_wysiwyg = "true";
defparam \inst1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N18
cycloneive_lcell_comb \inst1|count[6]~18 (
// Equation(s):
// \inst1|count[6]~18_combout  = (\inst1|count [6] & (!\inst1|count[5]~17 )) # (!\inst1|count [6] & ((\inst1|count[5]~17 ) # (GND)))
// \inst1|count[6]~19  = CARRY((!\inst1|count[5]~17 ) # (!\inst1|count [6]))

	.dataa(\inst1|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[5]~17 ),
	.combout(\inst1|count[6]~18_combout ),
	.cout(\inst1|count[6]~19 ));
// synopsys translate_off
defparam \inst1|count[6]~18 .lut_mask = 16'h5A5F;
defparam \inst1|count[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y33_N19
dffeas \inst1|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[6]~18_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[6] .is_wysiwyg = "true";
defparam \inst1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N20
cycloneive_lcell_comb \inst1|count[7]~20 (
// Equation(s):
// \inst1|count[7]~20_combout  = (\inst1|count [7] & (\inst1|count[6]~19  $ (GND))) # (!\inst1|count [7] & (!\inst1|count[6]~19  & VCC))
// \inst1|count[7]~21  = CARRY((\inst1|count [7] & !\inst1|count[6]~19 ))

	.dataa(\inst1|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|count[6]~19 ),
	.combout(\inst1|count[7]~20_combout ),
	.cout(\inst1|count[7]~21 ));
// synopsys translate_off
defparam \inst1|count[7]~20 .lut_mask = 16'hA50A;
defparam \inst1|count[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y33_N21
dffeas \inst1|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[7]~20_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[7] .is_wysiwyg = "true";
defparam \inst1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N22
cycloneive_lcell_comb \inst1|count[8]~22 (
// Equation(s):
// \inst1|count[8]~22_combout  = \inst1|count [8] $ (\inst1|count[7]~21 )

	.dataa(\inst1|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|count[7]~21 ),
	.combout(\inst1|count[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|count[8]~22 .lut_mask = 16'h5A5A;
defparam \inst1|count[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y33_N23
dffeas \inst1|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|count[8]~22_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|count[8] .is_wysiwyg = "true";
defparam \inst1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N26
cycloneive_lcell_comb \inst1|Equal0~1 (
// Equation(s):
// \inst1|Equal0~1_combout  = (\inst1|count [7] & (\inst1|count [5] & (\inst1|count [4] & \inst1|count [6])))

	.dataa(\inst1|count [7]),
	.datab(\inst1|count [5]),
	.datac(\inst1|count [4]),
	.datad(\inst1|count [6]),
	.cin(gnd),
	.combout(\inst1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~1 .lut_mask = 16'h8000;
defparam \inst1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N24
cycloneive_lcell_comb \inst1|Equal0~0 (
// Equation(s):
// \inst1|Equal0~0_combout  = (\inst1|count [3] & (\inst1|count [0] & (\inst1|count [1] & \inst1|count [2])))

	.dataa(\inst1|count [3]),
	.datab(\inst1|count [0]),
	.datac(\inst1|count [1]),
	.datad(\inst1|count [2]),
	.cin(gnd),
	.combout(\inst1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Equal0~0 .lut_mask = 16'h8000;
defparam \inst1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N30
cycloneive_lcell_comb \inst1|newClk~0 (
// Equation(s):
// \inst1|newClk~0_combout  = \inst1|newClk~q  $ (((!\inst1|count [8] & (\inst1|Equal0~1_combout  & \inst1|Equal0~0_combout ))))

	.dataa(\inst1|count [8]),
	.datab(\inst1|newClk~q ),
	.datac(\inst1|Equal0~1_combout ),
	.datad(\inst1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\inst1|newClk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|newClk~0 .lut_mask = 16'h9CCC;
defparam \inst1|newClk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y33_N2
cycloneive_lcell_comb \inst1|newClk~feeder (
// Equation(s):
// \inst1|newClk~feeder_combout  = \inst1|newClk~0_combout 

	.dataa(\inst1|newClk~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|newClk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|newClk~feeder .lut_mask = 16'hAAAA;
defparam \inst1|newClk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y33_N3
dffeas \inst1|newClk (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\inst1|newClk~feeder_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|newClk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|newClk .is_wysiwyg = "true";
defparam \inst1|newClk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \inst1|newClk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1|newClk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|newClk~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|newClk~clkctrl .clock_type = "global clock";
defparam \inst1|newClk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \inst|WideOr0~1 (
// Equation(s):
// \inst|WideOr0~1_combout  = (!\inst2|u_registerInterface|myReg0 [7] & (!\inst2|u_registerInterface|myReg0 [1] & (!\inst2|u_registerInterface|myReg0 [0] & !\inst2|u_registerInterface|myReg0 [6])))

	.dataa(\inst2|u_registerInterface|myReg0 [7]),
	.datab(\inst2|u_registerInterface|myReg0 [1]),
	.datac(\inst2|u_registerInterface|myReg0 [0]),
	.datad(\inst2|u_registerInterface|myReg0 [6]),
	.cin(gnd),
	.combout(\inst|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr0~1 .lut_mask = 16'h0001;
defparam \inst|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \inst3|count[0]~21 (
// Equation(s):
// \inst3|count[0]~21_combout  = !\inst3|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3|count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3|count[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[0]~21 .lut_mask = 16'h0F0F;
defparam \inst3|count[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \inst3|count[0] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[0]~21_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[0] .is_wysiwyg = "true";
defparam \inst3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \inst3|count[1]~7 (
// Equation(s):
// \inst3|count[1]~7_combout  = (\inst3|count [0] & (\inst3|count [1] $ (VCC))) # (!\inst3|count [0] & (\inst3|count [1] & VCC))
// \inst3|count[1]~8  = CARRY((\inst3|count [0] & \inst3|count [1]))

	.dataa(\inst3|count [0]),
	.datab(\inst3|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|count[1]~7_combout ),
	.cout(\inst3|count[1]~8 ));
// synopsys translate_off
defparam \inst3|count[1]~7 .lut_mask = 16'h6688;
defparam \inst3|count[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \inst3|count[1] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[1]~7_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[1] .is_wysiwyg = "true";
defparam \inst3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \inst3|count[2]~9 (
// Equation(s):
// \inst3|count[2]~9_combout  = (\inst3|count [2] & (!\inst3|count[1]~8 )) # (!\inst3|count [2] & ((\inst3|count[1]~8 ) # (GND)))
// \inst3|count[2]~10  = CARRY((!\inst3|count[1]~8 ) # (!\inst3|count [2]))

	.dataa(gnd),
	.datab(\inst3|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|count[1]~8 ),
	.combout(\inst3|count[2]~9_combout ),
	.cout(\inst3|count[2]~10 ));
// synopsys translate_off
defparam \inst3|count[2]~9 .lut_mask = 16'h3C3F;
defparam \inst3|count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \inst3|count[2] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[2]~9_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[2] .is_wysiwyg = "true";
defparam \inst3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \inst3|count[3]~11 (
// Equation(s):
// \inst3|count[3]~11_combout  = (\inst3|count [3] & (\inst3|count[2]~10  $ (GND))) # (!\inst3|count [3] & (!\inst3|count[2]~10  & VCC))
// \inst3|count[3]~12  = CARRY((\inst3|count [3] & !\inst3|count[2]~10 ))

	.dataa(\inst3|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|count[2]~10 ),
	.combout(\inst3|count[3]~11_combout ),
	.cout(\inst3|count[3]~12 ));
// synopsys translate_off
defparam \inst3|count[3]~11 .lut_mask = 16'hA50A;
defparam \inst3|count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N23
dffeas \inst3|count[3] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[3]~11_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[3] .is_wysiwyg = "true";
defparam \inst3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \inst3|count[4]~13 (
// Equation(s):
// \inst3|count[4]~13_combout  = (\inst3|count [4] & (!\inst3|count[3]~12 )) # (!\inst3|count [4] & ((\inst3|count[3]~12 ) # (GND)))
// \inst3|count[4]~14  = CARRY((!\inst3|count[3]~12 ) # (!\inst3|count [4]))

	.dataa(gnd),
	.datab(\inst3|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|count[3]~12 ),
	.combout(\inst3|count[4]~13_combout ),
	.cout(\inst3|count[4]~14 ));
// synopsys translate_off
defparam \inst3|count[4]~13 .lut_mask = 16'h3C3F;
defparam \inst3|count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \inst3|count[4] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[4]~13_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[4] .is_wysiwyg = "true";
defparam \inst3|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneive_lcell_comb \inst3|count[5]~15 (
// Equation(s):
// \inst3|count[5]~15_combout  = (\inst3|count [5] & (\inst3|count[4]~14  $ (GND))) # (!\inst3|count [5] & (!\inst3|count[4]~14  & VCC))
// \inst3|count[5]~16  = CARRY((\inst3|count [5] & !\inst3|count[4]~14 ))

	.dataa(\inst3|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|count[4]~14 ),
	.combout(\inst3|count[5]~15_combout ),
	.cout(\inst3|count[5]~16 ));
// synopsys translate_off
defparam \inst3|count[5]~15 .lut_mask = 16'hA50A;
defparam \inst3|count[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \inst3|count[5] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[5]~15_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[5] .is_wysiwyg = "true";
defparam \inst3|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \inst3|count[6]~17 (
// Equation(s):
// \inst3|count[6]~17_combout  = (\inst3|count [6] & (!\inst3|count[5]~16 )) # (!\inst3|count [6] & ((\inst3|count[5]~16 ) # (GND)))
// \inst3|count[6]~18  = CARRY((!\inst3|count[5]~16 ) # (!\inst3|count [6]))

	.dataa(gnd),
	.datab(\inst3|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|count[5]~16 ),
	.combout(\inst3|count[6]~17_combout ),
	.cout(\inst3|count[6]~18 ));
// synopsys translate_off
defparam \inst3|count[6]~17 .lut_mask = 16'h3C3F;
defparam \inst3|count[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \inst3|count[6] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[6]~17_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[6] .is_wysiwyg = "true";
defparam \inst3|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \inst3|count[7]~19 (
// Equation(s):
// \inst3|count[7]~19_combout  = \inst3|count [7] $ (!\inst3|count[6]~18 )

	.dataa(\inst3|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst3|count[6]~18 ),
	.combout(\inst3|count[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|count[7]~19 .lut_mask = 16'hA5A5;
defparam \inst3|count[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \inst3|count[7] (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|count[7]~19_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|count[7] .is_wysiwyg = "true";
defparam \inst3|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_cout  = CARRY((\inst3|count [0] & !\inst2|u_registerInterface|myReg0 [0]))

	.dataa(\inst3|count [0]),
	.datab(\inst2|u_registerInterface|myReg0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \inst|LessThan0~3 (
// Equation(s):
// \inst|LessThan0~3_cout  = CARRY((\inst3|count [1] & (\inst2|u_registerInterface|myReg0 [1] & !\inst|LessThan0~1_cout )) # (!\inst3|count [1] & ((\inst2|u_registerInterface|myReg0 [1]) # (!\inst|LessThan0~1_cout ))))

	.dataa(\inst3|count [1]),
	.datab(\inst2|u_registerInterface|myReg0 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan0~1_cout ),
	.combout(),
	.cout(\inst|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \inst|LessThan0~5 (
// Equation(s):
// \inst|LessThan0~5_cout  = CARRY((\inst3|count [2] & ((!\inst|LessThan0~3_cout ) # (!\inst2|u_registerInterface|myReg0 [2]))) # (!\inst3|count [2] & (!\inst2|u_registerInterface|myReg0 [2] & !\inst|LessThan0~3_cout )))

	.dataa(\inst3|count [2]),
	.datab(\inst2|u_registerInterface|myReg0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan0~3_cout ),
	.combout(),
	.cout(\inst|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \inst|LessThan0~7 (
// Equation(s):
// \inst|LessThan0~7_cout  = CARRY((\inst2|u_registerInterface|myReg0 [3] & ((!\inst|LessThan0~5_cout ) # (!\inst3|count [3]))) # (!\inst2|u_registerInterface|myReg0 [3] & (!\inst3|count [3] & !\inst|LessThan0~5_cout )))

	.dataa(\inst2|u_registerInterface|myReg0 [3]),
	.datab(\inst3|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan0~5_cout ),
	.combout(),
	.cout(\inst|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \inst|LessThan0~9 (
// Equation(s):
// \inst|LessThan0~9_cout  = CARRY((\inst3|count [4] & ((!\inst|LessThan0~7_cout ) # (!\inst2|u_registerInterface|myReg0 [4]))) # (!\inst3|count [4] & (!\inst2|u_registerInterface|myReg0 [4] & !\inst|LessThan0~7_cout )))

	.dataa(\inst3|count [4]),
	.datab(\inst2|u_registerInterface|myReg0 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan0~7_cout ),
	.combout(),
	.cout(\inst|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \inst|LessThan0~11 (
// Equation(s):
// \inst|LessThan0~11_cout  = CARRY((\inst2|u_registerInterface|myReg0 [5] & ((!\inst|LessThan0~9_cout ) # (!\inst3|count [5]))) # (!\inst2|u_registerInterface|myReg0 [5] & (!\inst3|count [5] & !\inst|LessThan0~9_cout )))

	.dataa(\inst2|u_registerInterface|myReg0 [5]),
	.datab(\inst3|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan0~9_cout ),
	.combout(),
	.cout(\inst|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \inst|LessThan0~13 (
// Equation(s):
// \inst|LessThan0~13_cout  = CARRY((\inst2|u_registerInterface|myReg0 [6] & (\inst3|count [6] & !\inst|LessThan0~11_cout )) # (!\inst2|u_registerInterface|myReg0 [6] & ((\inst3|count [6]) # (!\inst|LessThan0~11_cout ))))

	.dataa(\inst2|u_registerInterface|myReg0 [6]),
	.datab(\inst3|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LessThan0~11_cout ),
	.combout(),
	.cout(\inst|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \inst|LessThan0~14 (
// Equation(s):
// \inst|LessThan0~14_combout  = (\inst3|count [7] & ((\inst|LessThan0~13_cout ) # (!\inst2|u_registerInterface|myReg0 [7]))) # (!\inst3|count [7] & (\inst|LessThan0~13_cout  & !\inst2|u_registerInterface|myReg0 [7]))

	.dataa(\inst3|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|u_registerInterface|myReg0 [7]),
	.cin(\inst|LessThan0~13_cout ),
	.combout(\inst|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~14 .lut_mask = 16'hA0FA;
defparam \inst|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \inst|WideOr0~0 (
// Equation(s):
// \inst|WideOr0~0_combout  = (!\inst2|u_registerInterface|myReg0 [3] & (!\inst2|u_registerInterface|myReg0 [4] & (!\inst2|u_registerInterface|myReg0 [2] & !\inst2|u_registerInterface|myReg0 [5])))

	.dataa(\inst2|u_registerInterface|myReg0 [3]),
	.datab(\inst2|u_registerInterface|myReg0 [4]),
	.datac(\inst2|u_registerInterface|myReg0 [2]),
	.datad(\inst2|u_registerInterface|myReg0 [5]),
	.cin(gnd),
	.combout(\inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr0~0 .lut_mask = 16'h0001;
defparam \inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \inst|pwm_next~0 (
// Equation(s):
// \inst|pwm_next~0_combout  = (!\inst|LessThan0~14_combout  & ((!\inst|WideOr0~0_combout ) # (!\inst|WideOr0~1_combout )))

	.dataa(\inst|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\inst|LessThan0~14_combout ),
	.datad(\inst|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|pwm_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|pwm_next~0 .lut_mask = 16'h050F;
defparam \inst|pwm_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N1
dffeas \inst|pwm (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst|pwm_next~0_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|pwm .is_wysiwyg = "true";
defparam \inst|pwm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \inst3|WideOr0~1 (
// Equation(s):
// \inst3|WideOr0~1_combout  = (!\inst2|u_registerInterface|myReg1 [7] & (!\inst2|u_registerInterface|myReg1 [4] & (!\inst2|u_registerInterface|myReg1 [5] & !\inst2|u_registerInterface|myReg1 [6])))

	.dataa(\inst2|u_registerInterface|myReg1 [7]),
	.datab(\inst2|u_registerInterface|myReg1 [4]),
	.datac(\inst2|u_registerInterface|myReg1 [5]),
	.datad(\inst2|u_registerInterface|myReg1 [6]),
	.cin(gnd),
	.combout(\inst3|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr0~1 .lut_mask = 16'h0001;
defparam \inst3|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneive_lcell_comb \inst3|WideOr0~0 (
// Equation(s):
// \inst3|WideOr0~0_combout  = (!\inst2|u_registerInterface|myReg1 [3] & (!\inst2|u_registerInterface|myReg1 [0] & (!\inst2|u_registerInterface|myReg1 [1] & !\inst2|u_registerInterface|myReg1 [2])))

	.dataa(\inst2|u_registerInterface|myReg1 [3]),
	.datab(\inst2|u_registerInterface|myReg1 [0]),
	.datac(\inst2|u_registerInterface|myReg1 [1]),
	.datad(\inst2|u_registerInterface|myReg1 [2]),
	.cin(gnd),
	.combout(\inst3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr0~0 .lut_mask = 16'h0001;
defparam \inst3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneive_lcell_comb \inst3|LessThan0~1 (
// Equation(s):
// \inst3|LessThan0~1_cout  = CARRY((\inst3|count [0] & !\inst2|u_registerInterface|myReg1 [0]))

	.dataa(\inst3|count [0]),
	.datab(\inst2|u_registerInterface|myReg1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst3|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst3|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst3|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneive_lcell_comb \inst3|LessThan0~3 (
// Equation(s):
// \inst3|LessThan0~3_cout  = CARRY((\inst2|u_registerInterface|myReg1 [1] & ((!\inst3|LessThan0~1_cout ) # (!\inst3|count [1]))) # (!\inst2|u_registerInterface|myReg1 [1] & (!\inst3|count [1] & !\inst3|LessThan0~1_cout )))

	.dataa(\inst2|u_registerInterface|myReg1 [1]),
	.datab(\inst3|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|LessThan0~1_cout ),
	.combout(),
	.cout(\inst3|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst3|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst3|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneive_lcell_comb \inst3|LessThan0~5 (
// Equation(s):
// \inst3|LessThan0~5_cout  = CARRY((\inst2|u_registerInterface|myReg1 [2] & (\inst3|count [2] & !\inst3|LessThan0~3_cout )) # (!\inst2|u_registerInterface|myReg1 [2] & ((\inst3|count [2]) # (!\inst3|LessThan0~3_cout ))))

	.dataa(\inst2|u_registerInterface|myReg1 [2]),
	.datab(\inst3|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|LessThan0~3_cout ),
	.combout(),
	.cout(\inst3|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst3|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst3|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneive_lcell_comb \inst3|LessThan0~7 (
// Equation(s):
// \inst3|LessThan0~7_cout  = CARRY((\inst3|count [3] & (\inst2|u_registerInterface|myReg1 [3] & !\inst3|LessThan0~5_cout )) # (!\inst3|count [3] & ((\inst2|u_registerInterface|myReg1 [3]) # (!\inst3|LessThan0~5_cout ))))

	.dataa(\inst3|count [3]),
	.datab(\inst2|u_registerInterface|myReg1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|LessThan0~5_cout ),
	.combout(),
	.cout(\inst3|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst3|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst3|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneive_lcell_comb \inst3|LessThan0~9 (
// Equation(s):
// \inst3|LessThan0~9_cout  = CARRY((\inst2|u_registerInterface|myReg1 [4] & (\inst3|count [4] & !\inst3|LessThan0~7_cout )) # (!\inst2|u_registerInterface|myReg1 [4] & ((\inst3|count [4]) # (!\inst3|LessThan0~7_cout ))))

	.dataa(\inst2|u_registerInterface|myReg1 [4]),
	.datab(\inst3|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|LessThan0~7_cout ),
	.combout(),
	.cout(\inst3|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst3|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst3|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \inst3|LessThan0~11 (
// Equation(s):
// \inst3|LessThan0~11_cout  = CARRY((\inst2|u_registerInterface|myReg1 [5] & ((!\inst3|LessThan0~9_cout ) # (!\inst3|count [5]))) # (!\inst2|u_registerInterface|myReg1 [5] & (!\inst3|count [5] & !\inst3|LessThan0~9_cout )))

	.dataa(\inst2|u_registerInterface|myReg1 [5]),
	.datab(\inst3|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|LessThan0~9_cout ),
	.combout(),
	.cout(\inst3|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst3|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst3|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \inst3|LessThan0~13 (
// Equation(s):
// \inst3|LessThan0~13_cout  = CARRY((\inst3|count [6] & ((!\inst3|LessThan0~11_cout ) # (!\inst2|u_registerInterface|myReg1 [6]))) # (!\inst3|count [6] & (!\inst2|u_registerInterface|myReg1 [6] & !\inst3|LessThan0~11_cout )))

	.dataa(\inst3|count [6]),
	.datab(\inst2|u_registerInterface|myReg1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst3|LessThan0~11_cout ),
	.combout(),
	.cout(\inst3|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst3|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst3|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \inst3|LessThan0~14 (
// Equation(s):
// \inst3|LessThan0~14_combout  = (\inst3|count [7] & ((\inst3|LessThan0~13_cout ) # (!\inst2|u_registerInterface|myReg1 [7]))) # (!\inst3|count [7] & (\inst3|LessThan0~13_cout  & !\inst2|u_registerInterface|myReg1 [7]))

	.dataa(\inst3|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst2|u_registerInterface|myReg1 [7]),
	.cin(\inst3|LessThan0~13_cout ),
	.combout(\inst3|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|LessThan0~14 .lut_mask = 16'hA0FA;
defparam \inst3|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneive_lcell_comb \inst3|pwm_next~0 (
// Equation(s):
// \inst3|pwm_next~0_combout  = (!\inst3|LessThan0~14_combout  & ((!\inst3|WideOr0~0_combout ) # (!\inst3|WideOr0~1_combout )))

	.dataa(\inst3|WideOr0~1_combout ),
	.datab(gnd),
	.datac(\inst3|WideOr0~0_combout ),
	.datad(\inst3|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\inst3|pwm_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|pwm_next~0 .lut_mask = 16'h005F;
defparam \inst3|pwm_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \inst3|pwm (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst3|pwm_next~0_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|pwm .is_wysiwyg = "true";
defparam \inst3|pwm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \inst6|WideOr0~1 (
// Equation(s):
// \inst6|WideOr0~1_combout  = (!\inst2|u_registerInterface|myReg2 [5] & (!\inst2|u_registerInterface|myReg2 [6] & (!\inst2|u_registerInterface|myReg2 [4] & !\inst2|u_registerInterface|myReg2 [7])))

	.dataa(\inst2|u_registerInterface|myReg2 [5]),
	.datab(\inst2|u_registerInterface|myReg2 [6]),
	.datac(\inst2|u_registerInterface|myReg2 [4]),
	.datad(\inst2|u_registerInterface|myReg2 [7]),
	.cin(gnd),
	.combout(\inst6|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideOr0~1 .lut_mask = 16'h0001;
defparam \inst6|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \inst6|LessThan0~1 (
// Equation(s):
// \inst6|LessThan0~1_cout  = CARRY((!\inst2|u_registerInterface|myReg2 [0] & \inst3|count [0]))

	.dataa(\inst2|u_registerInterface|myReg2 [0]),
	.datab(\inst3|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst6|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst6|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \inst6|LessThan0~3 (
// Equation(s):
// \inst6|LessThan0~3_cout  = CARRY((\inst3|count [1] & (\inst2|u_registerInterface|myReg2 [1] & !\inst6|LessThan0~1_cout )) # (!\inst3|count [1] & ((\inst2|u_registerInterface|myReg2 [1]) # (!\inst6|LessThan0~1_cout ))))

	.dataa(\inst3|count [1]),
	.datab(\inst2|u_registerInterface|myReg2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~1_cout ),
	.combout(),
	.cout(\inst6|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \inst6|LessThan0~5 (
// Equation(s):
// \inst6|LessThan0~5_cout  = CARRY((\inst2|u_registerInterface|myReg2 [2] & (\inst3|count [2] & !\inst6|LessThan0~3_cout )) # (!\inst2|u_registerInterface|myReg2 [2] & ((\inst3|count [2]) # (!\inst6|LessThan0~3_cout ))))

	.dataa(\inst2|u_registerInterface|myReg2 [2]),
	.datab(\inst3|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~3_cout ),
	.combout(),
	.cout(\inst6|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \inst6|LessThan0~7 (
// Equation(s):
// \inst6|LessThan0~7_cout  = CARRY((\inst3|count [3] & (\inst2|u_registerInterface|myReg2 [3] & !\inst6|LessThan0~5_cout )) # (!\inst3|count [3] & ((\inst2|u_registerInterface|myReg2 [3]) # (!\inst6|LessThan0~5_cout ))))

	.dataa(\inst3|count [3]),
	.datab(\inst2|u_registerInterface|myReg2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~5_cout ),
	.combout(),
	.cout(\inst6|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \inst6|LessThan0~9 (
// Equation(s):
// \inst6|LessThan0~9_cout  = CARRY((\inst2|u_registerInterface|myReg2 [4] & (\inst3|count [4] & !\inst6|LessThan0~7_cout )) # (!\inst2|u_registerInterface|myReg2 [4] & ((\inst3|count [4]) # (!\inst6|LessThan0~7_cout ))))

	.dataa(\inst2|u_registerInterface|myReg2 [4]),
	.datab(\inst3|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~7_cout ),
	.combout(),
	.cout(\inst6|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~9 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \inst6|LessThan0~11 (
// Equation(s):
// \inst6|LessThan0~11_cout  = CARRY((\inst3|count [5] & (\inst2|u_registerInterface|myReg2 [5] & !\inst6|LessThan0~9_cout )) # (!\inst3|count [5] & ((\inst2|u_registerInterface|myReg2 [5]) # (!\inst6|LessThan0~9_cout ))))

	.dataa(\inst3|count [5]),
	.datab(\inst2|u_registerInterface|myReg2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~9_cout ),
	.combout(),
	.cout(\inst6|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \inst6|LessThan0~13 (
// Equation(s):
// \inst6|LessThan0~13_cout  = CARRY((\inst2|u_registerInterface|myReg2 [6] & (\inst3|count [6] & !\inst6|LessThan0~11_cout )) # (!\inst2|u_registerInterface|myReg2 [6] & ((\inst3|count [6]) # (!\inst6|LessThan0~11_cout ))))

	.dataa(\inst2|u_registerInterface|myReg2 [6]),
	.datab(\inst3|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst6|LessThan0~11_cout ),
	.combout(),
	.cout(\inst6|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst6|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst6|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \inst6|LessThan0~14 (
// Equation(s):
// \inst6|LessThan0~14_combout  = (\inst3|count [7] & ((\inst6|LessThan0~13_cout ) # (!\inst2|u_registerInterface|myReg2 [7]))) # (!\inst3|count [7] & (\inst6|LessThan0~13_cout  & !\inst2|u_registerInterface|myReg2 [7]))

	.dataa(gnd),
	.datab(\inst3|count [7]),
	.datac(gnd),
	.datad(\inst2|u_registerInterface|myReg2 [7]),
	.cin(\inst6|LessThan0~13_cout ),
	.combout(\inst6|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan0~14 .lut_mask = 16'hC0FC;
defparam \inst6|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \inst6|WideOr0~0 (
// Equation(s):
// \inst6|WideOr0~0_combout  = (!\inst2|u_registerInterface|myReg2 [2] & (!\inst2|u_registerInterface|myReg2 [1] & (!\inst2|u_registerInterface|myReg2 [0] & !\inst2|u_registerInterface|myReg2 [3])))

	.dataa(\inst2|u_registerInterface|myReg2 [2]),
	.datab(\inst2|u_registerInterface|myReg2 [1]),
	.datac(\inst2|u_registerInterface|myReg2 [0]),
	.datad(\inst2|u_registerInterface|myReg2 [3]),
	.cin(gnd),
	.combout(\inst6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideOr0~0 .lut_mask = 16'h0001;
defparam \inst6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \inst6|pwm_next~0 (
// Equation(s):
// \inst6|pwm_next~0_combout  = (!\inst6|LessThan0~14_combout  & ((!\inst6|WideOr0~0_combout ) # (!\inst6|WideOr0~1_combout )))

	.dataa(gnd),
	.datab(\inst6|WideOr0~1_combout ),
	.datac(\inst6|LessThan0~14_combout ),
	.datad(\inst6|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst6|pwm_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|pwm_next~0 .lut_mask = 16'h030F;
defparam \inst6|pwm_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \inst6|pwm (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst6|pwm_next~0_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|pwm .is_wysiwyg = "true";
defparam \inst6|pwm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N2
cycloneive_lcell_comb \inst5|WideOr0~0 (
// Equation(s):
// \inst5|WideOr0~0_combout  = (!\inst2|u_registerInterface|myReg3 [2] & (!\inst2|u_registerInterface|myReg3 [0] & (!\inst2|u_registerInterface|myReg3 [1] & !\inst2|u_registerInterface|myReg3 [3])))

	.dataa(\inst2|u_registerInterface|myReg3 [2]),
	.datab(\inst2|u_registerInterface|myReg3 [0]),
	.datac(\inst2|u_registerInterface|myReg3 [1]),
	.datad(\inst2|u_registerInterface|myReg3 [3]),
	.cin(gnd),
	.combout(\inst5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr0~0 .lut_mask = 16'h0001;
defparam \inst5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \inst5|WideOr0~1 (
// Equation(s):
// \inst5|WideOr0~1_combout  = (!\inst2|u_registerInterface|myReg3 [7] & (!\inst2|u_registerInterface|myReg3 [5] & (!\inst2|u_registerInterface|myReg3 [6] & !\inst2|u_registerInterface|myReg3 [4])))

	.dataa(\inst2|u_registerInterface|myReg3 [7]),
	.datab(\inst2|u_registerInterface|myReg3 [5]),
	.datac(\inst2|u_registerInterface|myReg3 [6]),
	.datad(\inst2|u_registerInterface|myReg3 [4]),
	.cin(gnd),
	.combout(\inst5|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|WideOr0~1 .lut_mask = 16'h0001;
defparam \inst5|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \inst5|LessThan0~1 (
// Equation(s):
// \inst5|LessThan0~1_cout  = CARRY((\inst3|count [0] & !\inst2|u_registerInterface|myReg3 [0]))

	.dataa(\inst3|count [0]),
	.datab(\inst2|u_registerInterface|myReg3 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst5|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~1 .lut_mask = 16'h0022;
defparam \inst5|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \inst5|LessThan0~3 (
// Equation(s):
// \inst5|LessThan0~3_cout  = CARRY((\inst2|u_registerInterface|myReg3 [1] & ((!\inst5|LessThan0~1_cout ) # (!\inst3|count [1]))) # (!\inst2|u_registerInterface|myReg3 [1] & (!\inst3|count [1] & !\inst5|LessThan0~1_cout )))

	.dataa(\inst2|u_registerInterface|myReg3 [1]),
	.datab(\inst3|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LessThan0~1_cout ),
	.combout(),
	.cout(\inst5|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst5|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \inst5|LessThan0~5 (
// Equation(s):
// \inst5|LessThan0~5_cout  = CARRY((\inst3|count [2] & ((!\inst5|LessThan0~3_cout ) # (!\inst2|u_registerInterface|myReg3 [2]))) # (!\inst3|count [2] & (!\inst2|u_registerInterface|myReg3 [2] & !\inst5|LessThan0~3_cout )))

	.dataa(\inst3|count [2]),
	.datab(\inst2|u_registerInterface|myReg3 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LessThan0~3_cout ),
	.combout(),
	.cout(\inst5|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~5 .lut_mask = 16'h002B;
defparam \inst5|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \inst5|LessThan0~7 (
// Equation(s):
// \inst5|LessThan0~7_cout  = CARRY((\inst2|u_registerInterface|myReg3 [3] & ((!\inst5|LessThan0~5_cout ) # (!\inst3|count [3]))) # (!\inst2|u_registerInterface|myReg3 [3] & (!\inst3|count [3] & !\inst5|LessThan0~5_cout )))

	.dataa(\inst2|u_registerInterface|myReg3 [3]),
	.datab(\inst3|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LessThan0~5_cout ),
	.combout(),
	.cout(\inst5|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst5|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \inst5|LessThan0~9 (
// Equation(s):
// \inst5|LessThan0~9_cout  = CARRY((\inst3|count [4] & ((!\inst5|LessThan0~7_cout ) # (!\inst2|u_registerInterface|myReg3 [4]))) # (!\inst3|count [4] & (!\inst2|u_registerInterface|myReg3 [4] & !\inst5|LessThan0~7_cout )))

	.dataa(\inst3|count [4]),
	.datab(\inst2|u_registerInterface|myReg3 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LessThan0~7_cout ),
	.combout(),
	.cout(\inst5|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst5|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \inst5|LessThan0~11 (
// Equation(s):
// \inst5|LessThan0~11_cout  = CARRY((\inst3|count [5] & (\inst2|u_registerInterface|myReg3 [5] & !\inst5|LessThan0~9_cout )) # (!\inst3|count [5] & ((\inst2|u_registerInterface|myReg3 [5]) # (!\inst5|LessThan0~9_cout ))))

	.dataa(\inst3|count [5]),
	.datab(\inst2|u_registerInterface|myReg3 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LessThan0~9_cout ),
	.combout(),
	.cout(\inst5|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~11 .lut_mask = 16'h004D;
defparam \inst5|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \inst5|LessThan0~13 (
// Equation(s):
// \inst5|LessThan0~13_cout  = CARRY((\inst2|u_registerInterface|myReg3 [6] & (\inst3|count [6] & !\inst5|LessThan0~11_cout )) # (!\inst2|u_registerInterface|myReg3 [6] & ((\inst3|count [6]) # (!\inst5|LessThan0~11_cout ))))

	.dataa(\inst2|u_registerInterface|myReg3 [6]),
	.datab(\inst3|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst5|LessThan0~11_cout ),
	.combout(),
	.cout(\inst5|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst5|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst5|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \inst5|LessThan0~14 (
// Equation(s):
// \inst5|LessThan0~14_combout  = (\inst2|u_registerInterface|myReg3 [7] & (\inst5|LessThan0~13_cout  & \inst3|count [7])) # (!\inst2|u_registerInterface|myReg3 [7] & ((\inst5|LessThan0~13_cout ) # (\inst3|count [7])))

	.dataa(gnd),
	.datab(\inst2|u_registerInterface|myReg3 [7]),
	.datac(gnd),
	.datad(\inst3|count [7]),
	.cin(\inst5|LessThan0~13_cout ),
	.combout(\inst5|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|LessThan0~14 .lut_mask = 16'hF330;
defparam \inst5|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \inst5|pwm_next~0 (
// Equation(s):
// \inst5|pwm_next~0_combout  = (!\inst5|LessThan0~14_combout  & ((!\inst5|WideOr0~1_combout ) # (!\inst5|WideOr0~0_combout )))

	.dataa(\inst5|WideOr0~0_combout ),
	.datab(\inst5|WideOr0~1_combout ),
	.datac(gnd),
	.datad(\inst5|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\inst5|pwm_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|pwm_next~0 .lut_mask = 16'h0077;
defparam \inst5|pwm_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \inst5|pwm (
	.clk(\inst1|newClk~clkctrl_outclk ),
	.d(\inst5|pwm_next~0_combout ),
	.asdata(vcc),
	.clrn(\enable~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|pwm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|pwm .is_wysiwyg = "true";
defparam \inst5|pwm .power_up = "low";
// synopsys translate_on

assign chan1 = \chan1~output_o ;

assign chan2 = \chan2~output_o ;

assign chan3 = \chan3~output_o ;

assign chan4 = \chan4~output_o ;

assign SDA = \SDA~output_o ;

endmodule
