

================================================================
== Vitis HLS Report for 'delete_patch_patches_parameters'
================================================================
* Date:           Thu Aug  1 00:48:24 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.124 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                               Loop Name                                              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_458_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0                 |        ?|        ?|         5|          1|          1|     ?|       yes|
        |- delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1  |      121|      121|         3|          1|          1|   120|       yes|
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      855|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      263|    -|
|Register             |        -|     -|      292|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      292|     1150|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln458_1_fu_306_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln458_2_fu_322_p2     |         +|   0|  0|  19|           8|           1|
    |add_ln458_4_fu_467_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln458_5_fu_358_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln458_fu_280_p2       |         +|   0|  0|  19|           8|           2|
    |add_ln461_1_fu_453_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln461_fu_419_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln467_1_fu_439_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln467_fu_590_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln473_fu_654_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln478_1_fu_508_p2     |         +|   0|  0|  19|          11|          11|
    |add_ln478_2_fu_538_p2     |         +|   0|  0|  19|           5|           5|
    |add_ln478_3_fu_556_p2     |         +|   0|  0|  19|          11|          11|
    |add_ln478_4_fu_626_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln478_5_fu_640_p2     |         +|   0|  0|  70|          63|          63|
    |add_ln478_6_fu_703_p2     |         +|   0|  0|  19|           9|           9|
    |add_ln478_7_fu_714_p2     |         +|   0|  0|  19|           9|           9|
    |add_ln478_fu_488_p2       |         +|   0|  0|  19|           5|           5|
    |add_ln485_1_fu_724_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln485_fu_736_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln491_1_fu_816_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln491_fu_782_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln497_fu_810_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln502_1_fu_850_p2     |         +|   0|  0|  19|           7|           7|
    |add_ln502_2_fu_889_p2     |         +|   0|  0|  19|           9|           9|
    |add_ln502_fu_841_p2       |         +|   0|  0|  19|           7|           6|
    |i_12_fu_369_p2            |         +|   0|  0|  15|           8|           1|
    |i_fu_316_p2               |         +|   0|  0|  19|           8|           2|
    |bound19_fu_352_p2         |         -|   0|  0|  22|          15|          15|
    |sub_ln457_fu_312_p2       |         -|   0|  0|  19|           8|           8|
    |sub_ln458_1_fu_327_p2     |         -|   0|  0|  19|           8|           8|
    |sub_ln458_fu_286_p2       |         -|   0|  0|  19|           8|           8|
    |sub_ln478_1_fu_694_p2     |         -|   0|  0|  19|           9|           9|
    |sub_ln478_fu_674_p2       |         -|   0|  0|  19|           9|           9|
    |sub_ln502_fu_880_p2       |         -|   0|  0|  19|           9|           9|
    |and_ln458_1_fu_413_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln458_fu_520_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln461_fu_584_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln485_fu_776_p2       |       and|   0|  0|   2|           1|           1|
    |empty_fu_292_p2           |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln458_fu_364_p2      |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln461_fu_375_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln467_fu_407_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln473_fu_514_p2      |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln485_fu_730_p2      |      icmp|   0|  0|  10|           7|           5|
    |icmp_ln491_fu_742_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln497_fu_770_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln461_1_fu_579_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln461_fu_425_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln467_1_fu_601_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln467_fu_596_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln491_fu_788_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln458_1_fu_389_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln458_fu_381_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln461_1_fu_431_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln461_2_fu_459_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln461_fu_525_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln467_1_fu_614_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln467_2_fu_445_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln467_fu_606_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln485_1_fu_756_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln485_fu_748_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln491_1_fu_802_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln491_2_fu_822_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln491_fu_794_p3    |    select|   0|  0|   3|           1|           1|
    |umax16_fu_298_p3          |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |xor_ln458_fu_401_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln461_fu_574_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln485_fu_764_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 855|         455|         392|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_2_reg_236                    |   9|          2|    3|          6|
    |a_reg_179                      |   9|          2|    3|          6|
    |ap_NS_fsm                      |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_a_2_phi_fu_240_p4   |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_183_p4     |   9|          2|    3|          6|
    |ap_phi_mux_b_4_phi_fu_262_p4   |   9|          2|    3|          6|
    |ap_phi_mux_b_phi_fu_205_p4     |   9|          2|    3|          6|
    |ap_phi_mux_c_phi_fu_217_p4     |   9|          2|    3|          6|
    |ap_phi_mux_i_10_phi_fu_162_p4  |   9|          2|    8|         16|
    |b_4_reg_258                    |   9|          2|    3|          6|
    |b_reg_201                      |   9|          2|    3|          6|
    |c_4_reg_269                    |   9|          2|    3|          6|
    |c_reg_213                      |   9|          2|    3|          6|
    |i_10_reg_159                   |   9|          2|    8|         16|
    |indvar_flatten13_reg_168       |   9|          2|    8|         16|
    |indvar_flatten38_reg_148       |   9|          2|   15|         30|
    |indvar_flatten46_reg_247       |   9|          2|    6|         12|
    |indvar_flatten60_reg_225       |   9|          2|    7|         14|
    |indvar_flatten_reg_190         |   9|          2|    6|         12|
    |patches_parameters_address0    |  14|          3|    9|         27|
    |patches_parameters_d0          |  14|          3|   32|         96|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 263|         57|  137|        320|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_2_reg_236                         |   3|   0|    3|          0|
    |a_reg_179                           |   3|   0|    3|          0|
    |add_ln458_1_reg_910                 |   8|   0|    8|          0|
    |add_ln473_reg_1019                  |   3|   0|    3|          0|
    |add_ln478_7_reg_1029                |   9|   0|    9|          0|
    |add_ln478_7_reg_1029_pp0_iter3_reg  |   9|   0|    9|          0|
    |add_ln502_2_reg_1075                |   9|   0|    9|          0|
    |and_ln458_1_reg_962                 |   1|   0|    1|          0|
    |ap_CS_fsm                           |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |b_4_reg_258                         |   3|   0|    3|          0|
    |b_reg_201                           |   3|   0|    3|          0|
    |bound19_reg_920                     |  12|   0|   15|          3|
    |c_4_reg_269                         |   3|   0|    3|          0|
    |c_reg_213                           |   3|   0|    3|          0|
    |i_10_reg_159                        |   8|   0|    8|          0|
    |icmp_ln458_reg_930                  |   1|   0|    1|          0|
    |icmp_ln461_reg_934                  |   1|   0|    1|          0|
    |icmp_ln467_reg_957                  |   1|   0|    1|          0|
    |icmp_ln485_reg_1044                 |   1|   0|    1|          0|
    |icmp_ln485_reg_1044_pp1_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten13_reg_168            |   8|   0|    8|          0|
    |indvar_flatten38_reg_148            |  15|   0|   15|          0|
    |indvar_flatten46_reg_247            |   6|   0|    6|          0|
    |indvar_flatten60_reg_225            |   7|   0|    7|          0|
    |indvar_flatten_reg_190              |   6|   0|    6|          0|
    |or_ln461_reg_967                    |   1|   0|    1|          0|
    |patches_parameters_load_reg_1034    |  32|   0|   32|          0|
    |select_ln458_1_reg_940              |   8|   0|    8|          0|
    |select_ln461_1_reg_972              |   3|   0|    3|          0|
    |select_ln467_1_reg_994              |   3|   0|    3|          0|
    |select_ln467_reg_989                |   3|   0|    3|          0|
    |select_ln485_1_reg_1048             |   3|   0|    3|          0|
    |select_ln491_1_reg_1059             |   3|   0|    3|          0|
    |select_ln491_reg_1054               |   3|   0|    3|          0|
    |trunc_ln458_reg_947                 |   2|   0|    2|          0|
    |trunc_ln478_1_reg_1004              |   8|   0|    8|          0|
    |trunc_ln478_2_reg_1009              |   6|   0|    6|          0|
    |trunc_ln478_3_reg_1014              |   8|   0|    8|          0|
    |trunc_ln478_reg_999                 |   6|   0|    6|          0|
    |xor_ln458_reg_952                   |   1|   0|    1|          0|
    |icmp_ln458_reg_930                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 292|  32|  232|          3|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  delete_patch_patches_parameters|  return value|
|index                        |   in|    8|     ap_none|                            index|        scalar|
|n_patches                    |   in|    8|     ap_none|                        n_patches|        scalar|
|patches_parameters_address0  |  out|    9|   ap_memory|               patches_parameters|         array|
|patches_parameters_ce0       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_we0       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_d0        |  out|   32|   ap_memory|               patches_parameters|         array|
|patches_parameters_address1  |  out|    9|   ap_memory|               patches_parameters|         array|
|patches_parameters_ce1       |  out|    1|   ap_memory|               patches_parameters|         array|
|patches_parameters_q1        |   in|   32|   ap_memory|               patches_parameters|         array|
+-----------------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches"   --->   Operation 13 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index"   --->   Operation 14 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln458 = add i8 %n_patches_read, i8 255" [patchMaker.cpp:458]   --->   Operation 15 'add' 'add_ln458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 16 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%sub_ln458 = sub i8 %add_ln458, i8 %index_read" [patchMaker.cpp:458]   --->   Operation 16 'sub' 'sub_ln458' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%empty = icmp_ugt  i8 %sub_ln458, i8 2" [patchMaker.cpp:458]   --->   Operation 17 'icmp' 'empty' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln458_1)   --->   "%umax16 = select i1 %empty, i8 %sub_ln458, i8 2" [patchMaker.cpp:458]   --->   Operation 18 'select' 'umax16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln458_1 = add i8 %umax16, i8 %index_read" [patchMaker.cpp:458]   --->   Operation 19 'add' 'add_ln458_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln457 = sub i8 %n_patches_read, i8 %index_read" [patchMaker.cpp:457]   --->   Operation 20 'sub' 'sub_ln457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 21 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%i = add i8 %sub_ln457, i8 255" [patchMaker.cpp:458]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln458_2 = add i8 %add_ln458_1, i8 1" [patchMaker.cpp:458]   --->   Operation 22 'add' 'add_ln458_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 23 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%sub_ln458_1 = sub i8 %add_ln458_2, i8 %n_patches_read" [patchMaker.cpp:458]   --->   Operation 23 'sub' 'sub_ln458_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %sub_ln458_1, i7 0" [patchMaker.cpp:458]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %sub_ln458_1, i3 0" [patchMaker.cpp:458]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl2 = zext i11 %tmp" [patchMaker.cpp:458]   --->   Operation 26 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.77ns)   --->   "%bound19 = sub i15 %p_shl, i15 %p_shl2" [patchMaker.cpp:458]   --->   Operation 27 'sub' 'bound19' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln458 = br void" [patchMaker.cpp:458]   --->   Operation 28 'br' 'br_ln458' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i15 0, void %.lr.ph, i15 %add_ln458_5, void %.split12" [patchMaker.cpp:458]   --->   Operation 29 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_10 = phi i8 %i, void %.lr.ph, i8 %select_ln458_1, void %.split12"   --->   Operation 30 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void %.lr.ph, i8 %select_ln461_2, void %.split12" [patchMaker.cpp:461]   --->   Operation 31 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.lr.ph, i3 %select_ln461_1, void %.split12" [patchMaker.cpp:461]   --->   Operation 32 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %.lr.ph, i6 %select_ln467_2, void %.split12" [patchMaker.cpp:467]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%b = phi i3 0, void %.lr.ph, i3 %select_ln467_1, void %.split12" [patchMaker.cpp:467]   --->   Operation 34 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c = phi i3 0, void %.lr.ph, i3 %add_ln473, void %.split12" [patchMaker.cpp:473]   --->   Operation 35 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln458_5 = add i15 %indvar_flatten38, i15 1" [patchMaker.cpp:458]   --->   Operation 36 'add' 'add_ln458_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.66ns)   --->   "%icmp_ln458 = icmp_eq  i15 %indvar_flatten38, i15 %bound19" [patchMaker.cpp:458]   --->   Operation 38 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:458]   --->   Operation 39 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.70ns)   --->   "%i_12 = add i8 %i_10, i8 1" [patchMaker.cpp:458]   --->   Operation 40 'add' 'i_12' <Predicate = (!icmp_ln458)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.58ns)   --->   "%icmp_ln461 = icmp_eq  i8 %indvar_flatten13, i8 120" [patchMaker.cpp:461]   --->   Operation 41 'icmp' 'icmp_ln461' <Predicate = (!icmp_ln458)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln458 = select i1 %icmp_ln461, i3 0, i3 %a" [patchMaker.cpp:458]   --->   Operation 42 'select' 'select_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln458_1 = select i1 %icmp_ln461, i8 %i_12, i8 %i_10" [patchMaker.cpp:458]   --->   Operation 43 'select' 'select_ln458_1' <Predicate = (!icmp_ln458)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i8 %select_ln458_1" [patchMaker.cpp:458]   --->   Operation 44 'trunc' 'trunc_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.12ns)   --->   "%xor_ln458 = xor i1 %icmp_ln461, i1 1" [patchMaker.cpp:458]   --->   Operation 45 'xor' 'xor_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln467 = icmp_eq  i6 %indvar_flatten, i6 24" [patchMaker.cpp:467]   --->   Operation 46 'icmp' 'icmp_ln467' <Predicate = (!icmp_ln458)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.12ns)   --->   "%and_ln458_1 = and i1 %icmp_ln467, i1 %xor_ln458" [patchMaker.cpp:458]   --->   Operation 47 'and' 'and_ln458_1' <Predicate = (!icmp_ln458)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.57ns)   --->   "%add_ln461 = add i3 %select_ln458, i3 1" [patchMaker.cpp:461]   --->   Operation 48 'add' 'add_ln461' <Predicate = (!icmp_ln458)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.12ns)   --->   "%or_ln461 = or i1 %and_ln458_1, i1 %icmp_ln461" [patchMaker.cpp:461]   --->   Operation 49 'or' 'or_ln461' <Predicate = (!icmp_ln458)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln461_1 = select i1 %and_ln458_1, i3 %add_ln461, i3 %select_ln458" [patchMaker.cpp:461]   --->   Operation 50 'select' 'select_ln461_1' <Predicate = (!icmp_ln458)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln467_1 = add i6 %indvar_flatten, i6 1" [patchMaker.cpp:467]   --->   Operation 51 'add' 'add_ln467_1' <Predicate = (!icmp_ln458)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln467_2 = select i1 %or_ln461, i6 1, i6 %add_ln467_1" [patchMaker.cpp:467]   --->   Operation 52 'select' 'select_ln467_2' <Predicate = (!icmp_ln458)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln461_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:461]   --->   Operation 53 'add' 'add_ln461_1' <Predicate = (!icmp_ln458)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.30ns)   --->   "%select_ln461_2 = select i1 %icmp_ln461, i8 1, i8 %add_ln461_1" [patchMaker.cpp:461]   --->   Operation 54 'select' 'select_ln461_2' <Predicate = (!icmp_ln458)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 55 [1/1] (0.43ns)   --->   "%add_ln458_4 = add i2 %trunc_ln458, i2 1" [patchMaker.cpp:458]   --->   Operation 55 'add' 'add_ln458_4' <Predicate = (!icmp_ln458)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i2 %add_ln458_4" [patchMaker.cpp:478]   --->   Operation 56 'zext' 'zext_ln478' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln458_4, i2 0" [patchMaker.cpp:478]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln478_1 = zext i4 %tmp_s" [patchMaker.cpp:478]   --->   Operation 58 'zext' 'zext_ln478_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln478 = add i5 %zext_ln478_1, i5 %zext_ln478" [patchMaker.cpp:478]   --->   Operation 59 'add' 'add_ln478' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln478_2 = zext i8 %select_ln458_1" [patchMaker.cpp:478]   --->   Operation 60 'zext' 'zext_ln478_2' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln458_1, i2 0" [patchMaker.cpp:478]   --->   Operation 61 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln478_3 = zext i10 %tmp_7" [patchMaker.cpp:478]   --->   Operation 62 'zext' 'zext_ln478_3' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln478_1 = add i11 %zext_ln478_3, i11 %zext_ln478_2" [patchMaker.cpp:478]   --->   Operation 63 'add' 'add_ln478_1' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 64 [1/1] (0.49ns)   --->   "%icmp_ln473 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:473]   --->   Operation 64 'icmp' 'icmp_ln473' <Predicate = (!icmp_ln458)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln461)   --->   "%and_ln458 = and i1 %icmp_ln473, i1 %xor_ln458" [patchMaker.cpp:458]   --->   Operation 65 'and' 'and_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln461 = select i1 %or_ln461, i3 0, i3 %b" [patchMaker.cpp:461]   --->   Operation 66 'select' 'select_ln461' <Predicate = (!icmp_ln458)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln478_4 = zext i3 %select_ln461_1" [patchMaker.cpp:478]   --->   Operation 67 'zext' 'zext_ln478_4' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln478_5 = zext i3 %select_ln461_1" [patchMaker.cpp:478]   --->   Operation 68 'zext' 'zext_ln478_5' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln478_2 = add i5 %add_ln478, i5 %zext_ln478_5" [patchMaker.cpp:478]   --->   Operation 69 'add' 'add_ln478_2' <Predicate = (!icmp_ln458)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln478_2, i2 0" [patchMaker.cpp:478]   --->   Operation 70 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln478_6 = zext i7 %tmp_34" [patchMaker.cpp:478]   --->   Operation 71 'zext' 'zext_ln478_6' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln478_3 = add i11 %add_ln478_1, i11 %zext_ln478_4" [patchMaker.cpp:478]   --->   Operation 72 'add' 'add_ln478_3' <Predicate = (!icmp_ln458)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln478_3, i2 0" [patchMaker.cpp:467]   --->   Operation 73 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln467 = zext i13 %tmp_35" [patchMaker.cpp:467]   --->   Operation 74 'zext' 'zext_ln467' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln461)   --->   "%xor_ln461 = xor i1 %icmp_ln467, i1 1" [patchMaker.cpp:461]   --->   Operation 75 'xor' 'xor_ln461' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln461)   --->   "%or_ln461_1 = or i1 %icmp_ln461, i1 %xor_ln461" [patchMaker.cpp:461]   --->   Operation 76 'or' 'or_ln461_1' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln461 = and i1 %and_ln458, i1 %or_ln461_1" [patchMaker.cpp:461]   --->   Operation 77 'and' 'and_ln461' <Predicate = (!icmp_ln458)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln467 = add i3 %select_ln461, i3 1" [patchMaker.cpp:467]   --->   Operation 78 'add' 'add_ln467' <Predicate = (!icmp_ln458)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln467)   --->   "%or_ln467 = or i1 %and_ln461, i1 %and_ln458_1" [patchMaker.cpp:467]   --->   Operation 79 'or' 'or_ln467' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln467)   --->   "%or_ln467_1 = or i1 %or_ln467, i1 %icmp_ln461" [patchMaker.cpp:467]   --->   Operation 80 'or' 'or_ln467_1' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln467 = select i1 %or_ln467_1, i3 0, i3 %c" [patchMaker.cpp:467]   --->   Operation 81 'select' 'select_ln467' <Predicate = (!icmp_ln458)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln467_1 = select i1 %and_ln461, i3 %add_ln467, i3 %select_ln461" [patchMaker.cpp:467]   --->   Operation 82 'select' 'select_ln467_1' <Predicate = (!icmp_ln458)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln478_7 = zext i3 %select_ln467_1" [patchMaker.cpp:478]   --->   Operation 83 'zext' 'zext_ln478_7' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln478_4 = add i63 %zext_ln478_6, i63 %zext_ln478_7" [patchMaker.cpp:478]   --->   Operation 84 'add' 'add_ln478_4' <Predicate = (!icmp_ln458)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln478 = trunc i63 %add_ln478_4" [patchMaker.cpp:478]   --->   Operation 85 'trunc' 'trunc_ln478' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln478_1 = trunc i63 %add_ln478_4" [patchMaker.cpp:478]   --->   Operation 86 'trunc' 'trunc_ln478_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.75ns)   --->   "%add_ln478_5 = add i63 %zext_ln467, i63 %zext_ln478_7" [patchMaker.cpp:478]   --->   Operation 87 'add' 'add_ln478_5' <Predicate = (!icmp_ln458)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln478_2 = trunc i63 %add_ln478_5" [patchMaker.cpp:478]   --->   Operation 88 'trunc' 'trunc_ln478_2' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln478_3 = trunc i63 %add_ln478_5" [patchMaker.cpp:478]   --->   Operation 89 'trunc' 'trunc_ln478_3' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln473 = add i3 %select_ln467, i3 1" [patchMaker.cpp:473]   --->   Operation 90 'add' 'add_ln473' <Predicate = (!icmp_ln458)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln478, i3 0" [patchMaker.cpp:478]   --->   Operation 91 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln478_1, i1 0" [patchMaker.cpp:478]   --->   Operation 92 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln478 = sub i9 %p_shl5_cast, i9 %p_shl6_cast" [patchMaker.cpp:478]   --->   Operation 93 'sub' 'sub_ln478' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln478_2, i3 0" [patchMaker.cpp:478]   --->   Operation 94 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln478_3, i1 0" [patchMaker.cpp:478]   --->   Operation 95 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln478_1 = sub i9 %p_shl3_cast, i9 %p_shl4_cast" [patchMaker.cpp:478]   --->   Operation 96 'sub' 'sub_ln478_1' <Predicate = (!icmp_ln458)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln478_8 = zext i3 %select_ln467" [patchMaker.cpp:478]   --->   Operation 97 'zext' 'zext_ln478_8' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln478_6 = add i9 %sub_ln478, i9 %zext_ln478_8" [patchMaker.cpp:478]   --->   Operation 98 'add' 'add_ln478_6' <Predicate = (!icmp_ln458)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln478_9 = zext i9 %add_ln478_6" [patchMaker.cpp:478]   --->   Operation 99 'zext' 'zext_ln478_9' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln478_9" [patchMaker.cpp:478]   --->   Operation 100 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln478_7 = add i9 %sub_ln478_1, i9 %zext_ln478_8" [patchMaker.cpp:478]   --->   Operation 101 'add' 'add_ln478_7' <Predicate = (!icmp_ln458)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 102 [2/2] (1.19ns)   --->   "%patches_parameters_load = load i9 %patches_parameters_addr" [patchMaker.cpp:478]   --->   Operation 102 'load' 'patches_parameters_load' <Predicate = (!icmp_ln458)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 103 [1/2] (1.19ns)   --->   "%patches_parameters_load = load i9 %patches_parameters_addr" [patchMaker.cpp:478]   --->   Operation 103 'load' 'patches_parameters_load' <Predicate = (!icmp_ln458)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_458_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln478_10 = zext i9 %add_ln478_7" [patchMaker.cpp:478]   --->   Operation 110 'zext' 'zext_ln478_10' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%patches_parameters_addr_16 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln478_10" [patchMaker.cpp:478]   --->   Operation 111 'getelementptr' 'patches_parameters_addr_16' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln473 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [patchMaker.cpp:473]   --->   Operation 112 'specloopname' 'specloopname_ln473' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.19ns)   --->   "%store_ln478 = store i32 %patches_parameters_load, i9 %patches_parameters_addr_16" [patchMaker.cpp:478]   --->   Operation 113 'store' 'store_ln478' <Predicate = (!icmp_ln458)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln458)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.38>
ST_8 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln485 = br void %._crit_edge.loopexit.preheader" [patchMaker.cpp:485]   --->   Operation 115 'br' 'br_ln485' <Predicate = true> <Delay = 0.38>

State 9 <SV = 4> <Delay = 1.74>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten60 = phi i7 %add_ln485_1, void %._crit_edge.loopexit, i7 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:485]   --->   Operation 116 'phi' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%a_2 = phi i3 %select_ln485_1, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:485]   --->   Operation 117 'phi' 'a_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%indvar_flatten46 = phi i6 %select_ln491_2, void %._crit_edge.loopexit, i6 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:491]   --->   Operation 118 'phi' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln491_1, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:491]   --->   Operation 119 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%c_4 = phi i3 %add_ln497, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:497]   --->   Operation 120 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln485_1 = add i7 %indvar_flatten60, i7 1" [patchMaker.cpp:485]   --->   Operation 121 'add' 'add_ln485_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 122 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.59ns)   --->   "%icmp_ln485 = icmp_eq  i7 %indvar_flatten60, i7 120" [patchMaker.cpp:485]   --->   Operation 123 'icmp' 'icmp_ln485' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln485 = br i1 %icmp_ln485, void %._crit_edge.loopexit, void" [patchMaker.cpp:485]   --->   Operation 124 'br' 'br_ln485' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.57ns)   --->   "%add_ln485 = add i3 %a_2, i3 1" [patchMaker.cpp:485]   --->   Operation 125 'add' 'add_ln485' <Predicate = (!icmp_ln485)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.61ns)   --->   "%icmp_ln491 = icmp_eq  i6 %indvar_flatten46, i6 24" [patchMaker.cpp:491]   --->   Operation 126 'icmp' 'icmp_ln491' <Predicate = (!icmp_ln485)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.27ns)   --->   "%select_ln485 = select i1 %icmp_ln491, i3 0, i3 %b_4" [patchMaker.cpp:485]   --->   Operation 127 'select' 'select_ln485' <Predicate = (!icmp_ln485)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.27ns)   --->   "%select_ln485_1 = select i1 %icmp_ln491, i3 %add_ln485, i3 %a_2" [patchMaker.cpp:485]   --->   Operation 128 'select' 'select_ln485_1' <Predicate = (!icmp_ln485)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln485)   --->   "%xor_ln485 = xor i1 %icmp_ln491, i1 1" [patchMaker.cpp:485]   --->   Operation 129 'xor' 'xor_ln485' <Predicate = (!icmp_ln485)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.49ns)   --->   "%icmp_ln497 = icmp_eq  i3 %c_4, i3 6" [patchMaker.cpp:497]   --->   Operation 130 'icmp' 'icmp_ln497' <Predicate = (!icmp_ln485)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln485 = and i1 %icmp_ln497, i1 %xor_ln485" [patchMaker.cpp:485]   --->   Operation 131 'and' 'and_ln485' <Predicate = (!icmp_ln485)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.57ns)   --->   "%add_ln491 = add i3 %select_ln485, i3 1" [patchMaker.cpp:491]   --->   Operation 132 'add' 'add_ln491' <Predicate = (!icmp_ln485)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln491)   --->   "%or_ln491 = or i1 %and_ln485, i1 %icmp_ln491" [patchMaker.cpp:491]   --->   Operation 133 'or' 'or_ln491' <Predicate = (!icmp_ln485)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln491 = select i1 %or_ln491, i3 0, i3 %c_4" [patchMaker.cpp:491]   --->   Operation 134 'select' 'select_ln491' <Predicate = (!icmp_ln485)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.27ns)   --->   "%select_ln491_1 = select i1 %and_ln485, i3 %add_ln491, i3 %select_ln485" [patchMaker.cpp:491]   --->   Operation 135 'select' 'select_ln491_1' <Predicate = (!icmp_ln485)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.57ns)   --->   "%add_ln497 = add i3 %select_ln491, i3 1" [patchMaker.cpp:497]   --->   Operation 136 'add' 'add_ln497' <Predicate = (!icmp_ln485)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln491_1 = add i6 %indvar_flatten46, i6 1" [patchMaker.cpp:491]   --->   Operation 137 'add' 'add_ln491_1' <Predicate = (!icmp_ln485)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.29ns)   --->   "%select_ln491_2 = select i1 %icmp_ln491, i6 1, i6 %add_ln491_1" [patchMaker.cpp:491]   --->   Operation 138 'select' 'select_ln491_2' <Predicate = (!icmp_ln485)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 5> <Delay = 1.54>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln485_1, i2 0" [patchMaker.cpp:502]   --->   Operation 139 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i5 %tmp_8" [patchMaker.cpp:502]   --->   Operation 140 'zext' 'zext_ln502' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln502 = add i7 %zext_ln502, i7 40" [patchMaker.cpp:502]   --->   Operation 141 'add' 'add_ln502' <Predicate = (!icmp_ln485)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln502_1 = zext i3 %select_ln491_1" [patchMaker.cpp:502]   --->   Operation 142 'zext' 'zext_ln502_1' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln502_1 = add i7 %add_ln502, i7 %zext_ln502_1" [patchMaker.cpp:502]   --->   Operation 143 'add' 'add_ln502_1' <Predicate = (!icmp_ln485)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln502 = trunc i7 %add_ln502_1" [patchMaker.cpp:502]   --->   Operation 144 'trunc' 'trunc_ln502' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln502, i3 0" [patchMaker.cpp:502]   --->   Operation 145 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln502_1, i1 0" [patchMaker.cpp:502]   --->   Operation 146 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln502_2 = zext i8 %tmp_36" [patchMaker.cpp:502]   --->   Operation 147 'zext' 'zext_ln502_2' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln502 = sub i9 %p_shl9_cast, i9 %zext_ln502_2" [patchMaker.cpp:502]   --->   Operation 148 'sub' 'sub_ln502' <Predicate = (!icmp_ln485)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln502_3 = zext i3 %select_ln491" [patchMaker.cpp:502]   --->   Operation 149 'zext' 'zext_ln502_3' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln502_2 = add i9 %sub_ln502, i9 %zext_ln502_3" [patchMaker.cpp:502]   --->   Operation 150 'add' 'add_ln502_2' <Predicate = (!icmp_ln485)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 6> <Delay = 1.19>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 152 'speclooptripcount' 'empty_84' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln502_4 = zext i9 %add_ln502_2" [patchMaker.cpp:502]   --->   Operation 156 'zext' 'zext_ln502_4' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%patches_parameters_addr_17 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln502_4" [patchMaker.cpp:502]   --->   Operation 157 'getelementptr' 'patches_parameters_addr_17' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [patchMaker.cpp:497]   --->   Operation 158 'specloopname' 'specloopname_ln497' <Predicate = (!icmp_ln485)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.19ns)   --->   "%store_ln502 = store i32 0, i9 %patches_parameters_addr_17" [patchMaker.cpp:502]   --->   Operation 159 'store' 'store_ln502' <Predicate = (!icmp_ln485)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln485)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln506 = ret" [patchMaker.cpp:506]   --->   Operation 161 'ret' 'ret_ln506' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_parameters]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_patches_read             (read             ) [ 0010000000000]
index_read                 (read             ) [ 0010000000000]
add_ln458                  (add              ) [ 0000000000000]
sub_ln458                  (sub              ) [ 0000000000000]
empty                      (icmp             ) [ 0000000000000]
umax16                     (select           ) [ 0000000000000]
add_ln458_1                (add              ) [ 0010000000000]
sub_ln457                  (sub              ) [ 0000000000000]
i                          (add              ) [ 0011111100000]
add_ln458_2                (add              ) [ 0000000000000]
sub_ln458_1                (sub              ) [ 0000000000000]
p_shl                      (bitconcatenate   ) [ 0000000000000]
tmp                        (bitconcatenate   ) [ 0000000000000]
p_shl2                     (zext             ) [ 0000000000000]
bound19                    (sub              ) [ 0001111100000]
br_ln458                   (br               ) [ 0011111100000]
indvar_flatten38           (phi              ) [ 0001000000000]
i_10                       (phi              ) [ 0001000000000]
indvar_flatten13           (phi              ) [ 0001000000000]
a                          (phi              ) [ 0001000000000]
indvar_flatten             (phi              ) [ 0001000000000]
b                          (phi              ) [ 0001100000000]
c                          (phi              ) [ 0001100000000]
add_ln458_5                (add              ) [ 0011111100000]
specpipeline_ln0           (specpipeline     ) [ 0000000000000]
icmp_ln458                 (icmp             ) [ 0001111100000]
br_ln458                   (br               ) [ 0000000000000]
i_12                       (add              ) [ 0000000000000]
icmp_ln461                 (icmp             ) [ 0001100000000]
select_ln458               (select           ) [ 0000000000000]
select_ln458_1             (select           ) [ 0011111100000]
trunc_ln458                (trunc            ) [ 0001100000000]
xor_ln458                  (xor              ) [ 0001100000000]
icmp_ln467                 (icmp             ) [ 0001100000000]
and_ln458_1                (and              ) [ 0001100000000]
add_ln461                  (add              ) [ 0000000000000]
or_ln461                   (or               ) [ 0001100000000]
select_ln461_1             (select           ) [ 0011111100000]
add_ln467_1                (add              ) [ 0000000000000]
select_ln467_2             (select           ) [ 0011111100000]
add_ln461_1                (add              ) [ 0000000000000]
select_ln461_2             (select           ) [ 0011111100000]
add_ln458_4                (add              ) [ 0000000000000]
zext_ln478                 (zext             ) [ 0000000000000]
tmp_s                      (bitconcatenate   ) [ 0000000000000]
zext_ln478_1               (zext             ) [ 0000000000000]
add_ln478                  (add              ) [ 0000000000000]
zext_ln478_2               (zext             ) [ 0000000000000]
tmp_7                      (bitconcatenate   ) [ 0000000000000]
zext_ln478_3               (zext             ) [ 0000000000000]
add_ln478_1                (add              ) [ 0000000000000]
icmp_ln473                 (icmp             ) [ 0000000000000]
and_ln458                  (and              ) [ 0000000000000]
select_ln461               (select           ) [ 0000000000000]
zext_ln478_4               (zext             ) [ 0000000000000]
zext_ln478_5               (zext             ) [ 0000000000000]
add_ln478_2                (add              ) [ 0000000000000]
tmp_34                     (bitconcatenate   ) [ 0000000000000]
zext_ln478_6               (zext             ) [ 0000000000000]
add_ln478_3                (add              ) [ 0000000000000]
tmp_35                     (bitconcatenate   ) [ 0000000000000]
zext_ln467                 (zext             ) [ 0000000000000]
xor_ln461                  (xor              ) [ 0000000000000]
or_ln461_1                 (or               ) [ 0000000000000]
and_ln461                  (and              ) [ 0000000000000]
add_ln467                  (add              ) [ 0000000000000]
or_ln467                   (or               ) [ 0000000000000]
or_ln467_1                 (or               ) [ 0000000000000]
select_ln467               (select           ) [ 0001010000000]
select_ln467_1             (select           ) [ 0011011100000]
zext_ln478_7               (zext             ) [ 0000000000000]
add_ln478_4                (add              ) [ 0000000000000]
trunc_ln478                (trunc            ) [ 0001010000000]
trunc_ln478_1              (trunc            ) [ 0001010000000]
add_ln478_5                (add              ) [ 0000000000000]
trunc_ln478_2              (trunc            ) [ 0001010000000]
trunc_ln478_3              (trunc            ) [ 0001010000000]
add_ln473                  (add              ) [ 0011011100000]
p_shl5_cast                (bitconcatenate   ) [ 0000000000000]
p_shl6_cast                (bitconcatenate   ) [ 0000000000000]
sub_ln478                  (sub              ) [ 0000000000000]
p_shl3_cast                (bitconcatenate   ) [ 0000000000000]
p_shl4_cast                (bitconcatenate   ) [ 0000000000000]
sub_ln478_1                (sub              ) [ 0000000000000]
zext_ln478_8               (zext             ) [ 0000000000000]
add_ln478_6                (add              ) [ 0000000000000]
zext_ln478_9               (zext             ) [ 0000000000000]
patches_parameters_addr    (getelementptr    ) [ 0001001000000]
add_ln478_7                (add              ) [ 0001001100000]
patches_parameters_load    (load             ) [ 0001000100000]
specloopname_ln0           (specloopname     ) [ 0000000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000000]
zext_ln478_10              (zext             ) [ 0000000000000]
patches_parameters_addr_16 (getelementptr    ) [ 0000000000000]
specloopname_ln473         (specloopname     ) [ 0000000000000]
store_ln478                (store            ) [ 0000000000000]
br_ln0                     (br               ) [ 0011111100000]
br_ln485                   (br               ) [ 0000000011110]
indvar_flatten60           (phi              ) [ 0000000001000]
a_2                        (phi              ) [ 0000000001000]
indvar_flatten46           (phi              ) [ 0000000001000]
b_4                        (phi              ) [ 0000000001000]
c_4                        (phi              ) [ 0000000001000]
add_ln485_1                (add              ) [ 0000000011110]
specpipeline_ln0           (specpipeline     ) [ 0000000000000]
icmp_ln485                 (icmp             ) [ 0000000001110]
br_ln485                   (br               ) [ 0000000000000]
add_ln485                  (add              ) [ 0000000000000]
icmp_ln491                 (icmp             ) [ 0000000000000]
select_ln485               (select           ) [ 0000000000000]
select_ln485_1             (select           ) [ 0000000011110]
xor_ln485                  (xor              ) [ 0000000000000]
icmp_ln497                 (icmp             ) [ 0000000000000]
and_ln485                  (and              ) [ 0000000000000]
add_ln491                  (add              ) [ 0000000000000]
or_ln491                   (or               ) [ 0000000000000]
select_ln491               (select           ) [ 0000000001100]
select_ln491_1             (select           ) [ 0000000011110]
add_ln497                  (add              ) [ 0000000011110]
add_ln491_1                (add              ) [ 0000000000000]
select_ln491_2             (select           ) [ 0000000011110]
tmp_8                      (bitconcatenate   ) [ 0000000000000]
zext_ln502                 (zext             ) [ 0000000000000]
add_ln502                  (add              ) [ 0000000000000]
zext_ln502_1               (zext             ) [ 0000000000000]
add_ln502_1                (add              ) [ 0000000000000]
trunc_ln502                (trunc            ) [ 0000000000000]
p_shl9_cast                (bitconcatenate   ) [ 0000000000000]
tmp_36                     (bitconcatenate   ) [ 0000000000000]
zext_ln502_2               (zext             ) [ 0000000000000]
sub_ln502                  (sub              ) [ 0000000000000]
zext_ln502_3               (zext             ) [ 0000000000000]
add_ln502_2                (add              ) [ 0000000001010]
specloopname_ln0           (specloopname     ) [ 0000000000000]
empty_84                   (speclooptripcount) [ 0000000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000]
specpipeline_ln0           (specpipeline     ) [ 0000000000000]
zext_ln502_4               (zext             ) [ 0000000000000]
patches_parameters_addr_17 (getelementptr    ) [ 0000000000000]
specloopname_ln497         (specloopname     ) [ 0000000000000]
store_ln502                (store            ) [ 0000000000000]
br_ln0                     (br               ) [ 0000000011110]
ret_ln506                  (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="index">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n_patches">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches_parameters">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_458_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="n_patches_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="index_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="patches_parameters_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="9" slack="0"/>
<pin id="118" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="129" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="patches_parameters_load/5 store_ln478/7 store_ln502/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="patches_parameters_addr_16_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_16/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="patches_parameters_addr_17_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="9" slack="0"/>
<pin id="143" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters_addr_17/11 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten38_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="1"/>
<pin id="150" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten38 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten38_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="15" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten38/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_10_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_10 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_10_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_10/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten13_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten13_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="a_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="1"/>
<pin id="181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="a_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="b_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="b_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="3" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="c_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="c_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="3" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="225" class="1005" name="indvar_flatten60_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten60 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="indvar_flatten60_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten60/9 "/>
</bind>
</comp>

<comp id="236" class="1005" name="a_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="1"/>
<pin id="238" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_2 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="a_2_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="3" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_2/9 "/>
</bind>
</comp>

<comp id="247" class="1005" name="indvar_flatten46_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten46 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="indvar_flatten46_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten46/9 "/>
</bind>
</comp>

<comp id="258" class="1005" name="b_4_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_4 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="b_4_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_4/9 "/>
</bind>
</comp>

<comp id="269" class="1005" name="c_4_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="1"/>
<pin id="271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_4 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="c_4_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_4/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln458_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sub_ln458_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln458/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="umax16_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax16/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln458_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln457_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="0" index="1" bw="8" slack="1"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln457/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln458_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sub_ln458_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="1"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln458_1/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_shl2_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="bound19_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound19/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln458_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458_5/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln458_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="15" slack="0"/>
<pin id="366" dir="0" index="1" bw="15" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln458/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_12_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln461_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln461/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln458_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln458/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln458_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln458_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln458_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="xor_ln458_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln458/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln467_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln467/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="and_ln458_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln458_1/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln461_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln461_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln461/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln461_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="3" slack="0"/>
<pin id="434" dir="0" index="2" bw="3" slack="0"/>
<pin id="435" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln461_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln467_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln467_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln467_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="6" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln467_2/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln461_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln461_1/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln461_2_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln461_2/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln458_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458_4/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln478_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_s_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln478_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_1/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln478_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="0"/>
<pin id="490" dir="0" index="1" bw="2" slack="0"/>
<pin id="491" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln478_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_2/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_7_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="0"/>
<pin id="499" dir="0" index="1" bw="8" slack="1"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln478_3_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="10" slack="0"/>
<pin id="506" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_3/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln478_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="0"/>
<pin id="511" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478_1/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="icmp_ln473_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="1"/>
<pin id="516" dir="0" index="1" bw="3" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln473/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln458_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="1"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln458/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="select_ln461_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="3" slack="0"/>
<pin id="528" dir="0" index="2" bw="3" slack="1"/>
<pin id="529" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln461/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln478_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="1"/>
<pin id="534" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_4/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln478_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="1"/>
<pin id="537" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_5/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln478_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="3" slack="0"/>
<pin id="541" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478_2/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_34_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="5" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln478_6_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_6/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln478_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="11" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478_3/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_35_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="0"/>
<pin id="564" dir="0" index="1" bw="11" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln467_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="13" slack="0"/>
<pin id="572" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln467/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln461_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln461/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="or_ln461_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln461_1/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="and_ln461_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln461/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln467_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln467/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="or_ln467_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="1"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln467/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln467_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="1"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln467_1/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln467_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="3" slack="0"/>
<pin id="609" dir="0" index="2" bw="3" slack="1"/>
<pin id="610" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln467/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln467_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="3" slack="0"/>
<pin id="617" dir="0" index="2" bw="3" slack="0"/>
<pin id="618" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln467_1/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln478_7_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="0"/>
<pin id="624" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_7/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln478_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478_4/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln478_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln478/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="trunc_ln478_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln478_1/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln478_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="13" slack="0"/>
<pin id="642" dir="0" index="1" bw="3" slack="0"/>
<pin id="643" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478_5/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln478_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="14" slack="0"/>
<pin id="648" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln478_2/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln478_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="14" slack="0"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln478_3/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln473_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln473/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="p_shl5_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="0"/>
<pin id="662" dir="0" index="1" bw="6" slack="1"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_shl6_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="1"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="sub_ln478_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="0"/>
<pin id="676" dir="0" index="1" bw="9" slack="0"/>
<pin id="677" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln478/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="p_shl3_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="9" slack="0"/>
<pin id="682" dir="0" index="1" bw="6" slack="1"/>
<pin id="683" dir="0" index="2" bw="1" slack="0"/>
<pin id="684" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/5 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_shl4_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="9" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="1"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sub_ln478_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="0" index="1" bw="9" slack="0"/>
<pin id="697" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln478_1/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="zext_ln478_8_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="3" slack="1"/>
<pin id="702" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_8/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln478_6_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="0" index="1" bw="3" slack="0"/>
<pin id="706" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478_6/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln478_9_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="9" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_9/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln478_7_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="9" slack="0"/>
<pin id="716" dir="0" index="1" bw="3" slack="0"/>
<pin id="717" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478_7/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln478_10_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="2"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_10/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln485_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln485_1/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="icmp_ln485_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="0" index="1" bw="7" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln485/9 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln485_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="3" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln485/9 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln491_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="0"/>
<pin id="744" dir="0" index="1" bw="6" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln491/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="select_ln485_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="3" slack="0"/>
<pin id="751" dir="0" index="2" bw="3" slack="0"/>
<pin id="752" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln485/9 "/>
</bind>
</comp>

<comp id="756" class="1004" name="select_ln485_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="3" slack="0"/>
<pin id="759" dir="0" index="2" bw="3" slack="0"/>
<pin id="760" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln485_1/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="xor_ln485_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln485/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="icmp_ln497_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="0"/>
<pin id="772" dir="0" index="1" bw="3" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln497/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="and_ln485_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln485/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln491_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="3" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln491/9 "/>
</bind>
</comp>

<comp id="788" class="1004" name="or_ln491_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln491/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="select_ln491_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="3" slack="0"/>
<pin id="797" dir="0" index="2" bw="3" slack="0"/>
<pin id="798" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln491/9 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln491_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="3" slack="0"/>
<pin id="805" dir="0" index="2" bw="3" slack="0"/>
<pin id="806" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln491_1/9 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln497_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln497/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln491_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="6" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln491_1/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="select_ln491_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="6" slack="0"/>
<pin id="825" dir="0" index="2" bw="6" slack="0"/>
<pin id="826" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln491_2/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_8_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="0" index="1" bw="3" slack="1"/>
<pin id="833" dir="0" index="2" bw="1" slack="0"/>
<pin id="834" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln502_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="0"/>
<pin id="839" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/10 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln502_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="5" slack="0"/>
<pin id="843" dir="0" index="1" bw="7" slack="0"/>
<pin id="844" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="zext_ln502_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="3" slack="1"/>
<pin id="849" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502_1/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln502_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="0"/>
<pin id="852" dir="0" index="1" bw="3" slack="0"/>
<pin id="853" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502_1/10 "/>
</bind>
</comp>

<comp id="856" class="1004" name="trunc_ln502_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="7" slack="0"/>
<pin id="858" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln502/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_shl9_cast_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="9" slack="0"/>
<pin id="862" dir="0" index="1" bw="6" slack="0"/>
<pin id="863" dir="0" index="2" bw="1" slack="0"/>
<pin id="864" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/10 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_36_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="7" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln502_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502_2/10 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sub_ln502_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="0"/>
<pin id="883" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln502/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln502_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="1"/>
<pin id="888" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502_3/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln502_2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="9" slack="0"/>
<pin id="891" dir="0" index="1" bw="3" slack="0"/>
<pin id="892" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502_2/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln502_4_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="1"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502_4/11 "/>
</bind>
</comp>

<comp id="899" class="1005" name="n_patches_read_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="1"/>
<pin id="901" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="n_patches_read "/>
</bind>
</comp>

<comp id="905" class="1005" name="index_read_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="8" slack="1"/>
<pin id="907" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_read "/>
</bind>
</comp>

<comp id="910" class="1005" name="add_ln458_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="8" slack="1"/>
<pin id="912" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln458_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="i_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="1"/>
<pin id="917" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="920" class="1005" name="bound19_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="15" slack="1"/>
<pin id="922" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="bound19 "/>
</bind>
</comp>

<comp id="925" class="1005" name="add_ln458_5_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="15" slack="0"/>
<pin id="927" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln458_5 "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln458_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln458 "/>
</bind>
</comp>

<comp id="934" class="1005" name="icmp_ln461_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln461 "/>
</bind>
</comp>

<comp id="940" class="1005" name="select_ln458_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln458_1 "/>
</bind>
</comp>

<comp id="947" class="1005" name="trunc_ln458_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="2" slack="1"/>
<pin id="949" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln458 "/>
</bind>
</comp>

<comp id="952" class="1005" name="xor_ln458_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln458 "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln467_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln467 "/>
</bind>
</comp>

<comp id="962" class="1005" name="and_ln458_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln458_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="or_ln461_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln461 "/>
</bind>
</comp>

<comp id="972" class="1005" name="select_ln461_1_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="3" slack="0"/>
<pin id="974" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln461_1 "/>
</bind>
</comp>

<comp id="979" class="1005" name="select_ln467_2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="6" slack="0"/>
<pin id="981" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln467_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="select_ln461_2_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln461_2 "/>
</bind>
</comp>

<comp id="989" class="1005" name="select_ln467_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="3" slack="1"/>
<pin id="991" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln467 "/>
</bind>
</comp>

<comp id="994" class="1005" name="select_ln467_1_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="3" slack="1"/>
<pin id="996" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln467_1 "/>
</bind>
</comp>

<comp id="999" class="1005" name="trunc_ln478_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="1"/>
<pin id="1001" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln478 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="trunc_ln478_1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="1"/>
<pin id="1006" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln478_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="trunc_ln478_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="1"/>
<pin id="1011" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln478_2 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="trunc_ln478_3_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="1"/>
<pin id="1016" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln478_3 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="add_ln473_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="3" slack="1"/>
<pin id="1021" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln473 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="patches_parameters_addr_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="1"/>
<pin id="1026" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_addr "/>
</bind>
</comp>

<comp id="1029" class="1005" name="add_ln478_7_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="2"/>
<pin id="1031" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="add_ln478_7 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="patches_parameters_load_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters_load "/>
</bind>
</comp>

<comp id="1039" class="1005" name="add_ln485_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="7" slack="0"/>
<pin id="1041" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln485_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="icmp_ln485_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln485 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="select_ln485_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="3" slack="0"/>
<pin id="1050" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln485_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="select_ln491_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="3" slack="1"/>
<pin id="1056" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln491 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="select_ln491_1_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="3" slack="0"/>
<pin id="1061" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln491_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="add_ln497_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="3" slack="0"/>
<pin id="1067" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln497 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="select_ln491_2_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="6" slack="0"/>
<pin id="1072" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln491_2 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="add_ln502_2_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="1"/>
<pin id="1077" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln502_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="70" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="114" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="102" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="8" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="108" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="10" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="108" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="20" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="332" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="152" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="152" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="162" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="172" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="40" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="183" pin="4"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="375" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="369" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="162" pin="4"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="375" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="194" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="401" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="381" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="375" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="413" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="419" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="381" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="194" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="425" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="48" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="439" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="172" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="12" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="375" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="12" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="453" pin="2"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="52" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="467" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="472" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="502"><net_src comp="56" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="54" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="494" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="213" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="20" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="531"><net_src comp="201" pin="1"/><net_sink comp="525" pin=2"/></net>

<net id="542"><net_src comp="488" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="60" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="508" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="532" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="62" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="54" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="42" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="520" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="525" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="46" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="584" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="20" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="213" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="584" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="590" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="525" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="552" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="626" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="570" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="622" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="640" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="606" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="46" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="64" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="20" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="68" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="660" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="667" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="64" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="20" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="66" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="68" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="680" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="687" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="707"><net_src comp="674" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="718"><net_src comp="694" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="700" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="720" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="728"><net_src comp="229" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="82" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="229" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="84" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="240" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="46" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="251" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="44" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="20" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="262" pin="4"/><net_sink comp="748" pin=2"/></net>

<net id="761"><net_src comp="742" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="736" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="240" pin="4"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="742" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="42" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="273" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="58" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="764" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="748" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="46" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="776" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="742" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="20" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="273" pin="4"/><net_sink comp="794" pin=2"/></net>

<net id="807"><net_src comp="776" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="782" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="748" pin="3"/><net_sink comp="802" pin=2"/></net>

<net id="814"><net_src comp="794" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="46" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="251" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="48" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="827"><net_src comp="742" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="48" pin="0"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="816" pin="2"/><net_sink comp="822" pin=2"/></net>

<net id="835"><net_src comp="86" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="54" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="840"><net_src comp="830" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="88" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="854"><net_src comp="841" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="847" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="64" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="20" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="873"><net_src comp="90" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="850" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="68" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="879"><net_src comp="868" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="860" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="876" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="893"><net_src comp="880" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="886" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="895" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="902"><net_src comp="102" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="908"><net_src comp="108" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="913"><net_src comp="306" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="918"><net_src comp="316" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="923"><net_src comp="352" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="928"><net_src comp="358" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="933"><net_src comp="364" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="375" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="943"><net_src comp="389" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="945"><net_src comp="940" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="946"><net_src comp="940" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="950"><net_src comp="397" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="955"><net_src comp="401" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="960"><net_src comp="407" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="965"><net_src comp="413" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="970"><net_src comp="425" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="975"><net_src comp="431" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="982"><net_src comp="445" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="987"><net_src comp="459" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="992"><net_src comp="606" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="997"><net_src comp="614" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="1002"><net_src comp="632" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1007"><net_src comp="636" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1012"><net_src comp="646" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1017"><net_src comp="650" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1022"><net_src comp="654" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1027"><net_src comp="114" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="1032"><net_src comp="714" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1037"><net_src comp="121" pin="7"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="1042"><net_src comp="724" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1047"><net_src comp="730" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="756" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1057"><net_src comp="794" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1062"><net_src comp="802" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1068"><net_src comp="810" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1073"><net_src comp="822" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1078"><net_src comp="889" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="895" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patches_parameters | {7 11 }
 - Input state : 
	Port: delete_patch_patches_parameters : index | {1 }
	Port: delete_patch_patches_parameters : n_patches | {1 }
	Port: delete_patch_patches_parameters : patches_parameters | {5 6 }
  - Chain level:
	State 1
		sub_ln458 : 1
		empty : 2
		umax16 : 3
		add_ln458_1 : 4
	State 2
		i : 1
		sub_ln458_1 : 1
		p_shl : 2
		tmp : 2
		p_shl2 : 3
		bound19 : 4
	State 3
		add_ln458_5 : 1
		icmp_ln458 : 1
		br_ln458 : 2
		i_12 : 1
		icmp_ln461 : 1
		select_ln458 : 2
		select_ln458_1 : 2
		trunc_ln458 : 3
		xor_ln458 : 2
		icmp_ln467 : 1
		and_ln458_1 : 2
		add_ln461 : 3
		or_ln461 : 2
		select_ln461_1 : 2
		add_ln467_1 : 1
		select_ln467_2 : 2
		add_ln461_1 : 1
		select_ln461_2 : 2
	State 4
		zext_ln478 : 1
		tmp_s : 1
		zext_ln478_1 : 2
		add_ln478 : 3
		zext_ln478_3 : 1
		add_ln478_1 : 2
		and_ln458 : 1
		add_ln478_2 : 4
		tmp_34 : 5
		zext_ln478_6 : 6
		add_ln478_3 : 3
		tmp_35 : 4
		zext_ln467 : 5
		add_ln467 : 1
		zext_ln478_7 : 1
		add_ln478_4 : 7
		trunc_ln478 : 8
		trunc_ln478_1 : 8
		add_ln478_5 : 6
		trunc_ln478_2 : 7
		trunc_ln478_3 : 7
		add_ln473 : 1
	State 5
		sub_ln478 : 1
		sub_ln478_1 : 1
		add_ln478_6 : 2
		zext_ln478_9 : 3
		patches_parameters_addr : 4
		add_ln478_7 : 2
		patches_parameters_load : 5
	State 6
	State 7
		patches_parameters_addr_16 : 1
		store_ln478 : 2
	State 8
	State 9
		add_ln485_1 : 1
		icmp_ln485 : 1
		br_ln485 : 2
		add_ln485 : 1
		icmp_ln491 : 1
		select_ln485 : 2
		select_ln485_1 : 2
		xor_ln485 : 2
		icmp_ln497 : 1
		and_ln485 : 2
		add_ln491 : 3
		or_ln491 : 2
		select_ln491 : 2
		select_ln491_1 : 2
		add_ln497 : 3
		add_ln491_1 : 1
		select_ln491_2 : 2
	State 10
		zext_ln502 : 1
		add_ln502 : 2
		add_ln502_1 : 3
		trunc_ln502 : 4
		p_shl9_cast : 5
		tmp_36 : 4
		zext_ln502_2 : 5
		sub_ln502 : 6
		add_ln502_2 : 7
	State 11
		patches_parameters_addr_17 : 1
		store_ln502 : 2
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln458_fu_280      |    0    |    19   |
|          |     add_ln458_1_fu_306     |    0    |    15   |
|          |          i_fu_316          |    0    |    19   |
|          |     add_ln458_2_fu_322     |    0    |    19   |
|          |     add_ln458_5_fu_358     |    0    |    22   |
|          |         i_12_fu_369        |    0    |    15   |
|          |      add_ln461_fu_419      |    0    |    10   |
|          |     add_ln467_1_fu_439     |    0    |    13   |
|          |     add_ln461_1_fu_453     |    0    |    15   |
|          |     add_ln458_4_fu_467     |    0    |    9    |
|          |      add_ln478_fu_488      |    0    |    19   |
|          |     add_ln478_1_fu_508     |    0    |    19   |
|          |     add_ln478_2_fu_538     |    0    |    19   |
|    add   |     add_ln478_3_fu_556     |    0    |    19   |
|          |      add_ln467_fu_590      |    0    |    10   |
|          |     add_ln478_4_fu_626     |    0    |    14   |
|          |     add_ln478_5_fu_640     |    0    |    20   |
|          |      add_ln473_fu_654      |    0    |    10   |
|          |     add_ln478_6_fu_703     |    0    |    19   |
|          |     add_ln478_7_fu_714     |    0    |    19   |
|          |     add_ln485_1_fu_724     |    0    |    14   |
|          |      add_ln485_fu_736      |    0    |    10   |
|          |      add_ln491_fu_782      |    0    |    10   |
|          |      add_ln497_fu_810      |    0    |    10   |
|          |     add_ln491_1_fu_816     |    0    |    13   |
|          |      add_ln502_fu_841      |    0    |    19   |
|          |     add_ln502_1_fu_850     |    0    |    19   |
|          |     add_ln502_2_fu_889     |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |      sub_ln458_fu_286      |    0    |    19   |
|          |      sub_ln457_fu_312      |    0    |    19   |
|          |     sub_ln458_1_fu_327     |    0    |    19   |
|    sub   |       bound19_fu_352       |    0    |    22   |
|          |      sub_ln478_fu_674      |    0    |    19   |
|          |     sub_ln478_1_fu_694     |    0    |    19   |
|          |      sub_ln502_fu_880      |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |        empty_fu_292        |    0    |    11   |
|          |      icmp_ln458_fu_364     |    0    |    12   |
|          |      icmp_ln461_fu_375     |    0    |    11   |
|   icmp   |      icmp_ln467_fu_407     |    0    |    10   |
|          |      icmp_ln473_fu_514     |    0    |    8    |
|          |      icmp_ln485_fu_730     |    0    |    10   |
|          |      icmp_ln491_fu_742     |    0    |    10   |
|          |      icmp_ln497_fu_770     |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |        umax16_fu_298       |    0    |    8    |
|          |     select_ln458_fu_381    |    0    |    3    |
|          |    select_ln458_1_fu_389   |    0    |    8    |
|          |    select_ln461_1_fu_431   |    0    |    3    |
|          |    select_ln467_2_fu_445   |    0    |    6    |
|          |    select_ln461_2_fu_459   |    0    |    8    |
|  select  |     select_ln461_fu_525    |    0    |    3    |
|          |     select_ln467_fu_606    |    0    |    3    |
|          |    select_ln467_1_fu_614   |    0    |    3    |
|          |     select_ln485_fu_748    |    0    |    3    |
|          |    select_ln485_1_fu_756   |    0    |    3    |
|          |     select_ln491_fu_794    |    0    |    3    |
|          |    select_ln491_1_fu_802   |    0    |    3    |
|          |    select_ln491_2_fu_822   |    0    |    6    |
|----------|----------------------------|---------|---------|
|          |       or_ln461_fu_425      |    0    |    2    |
|          |      or_ln461_1_fu_579     |    0    |    2    |
|    or    |       or_ln467_fu_596      |    0    |    2    |
|          |      or_ln467_1_fu_601     |    0    |    2    |
|          |       or_ln491_fu_788      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     and_ln458_1_fu_413     |    0    |    2    |
|    and   |      and_ln458_fu_520      |    0    |    2    |
|          |      and_ln461_fu_584      |    0    |    2    |
|          |      and_ln485_fu_776      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      xor_ln458_fu_401      |    0    |    2    |
|    xor   |      xor_ln461_fu_574      |    0    |    2    |
|          |      xor_ln485_fu_764      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | n_patches_read_read_fu_102 |    0    |    0    |
|          |   index_read_read_fu_108   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        p_shl_fu_332        |    0    |    0    |
|          |         tmp_fu_340         |    0    |    0    |
|          |        tmp_s_fu_476        |    0    |    0    |
|          |        tmp_7_fu_497        |    0    |    0    |
|          |        tmp_34_fu_544       |    0    |    0    |
|          |        tmp_35_fu_562       |    0    |    0    |
|bitconcatenate|     p_shl5_cast_fu_660     |    0    |    0    |
|          |     p_shl6_cast_fu_667     |    0    |    0    |
|          |     p_shl3_cast_fu_680     |    0    |    0    |
|          |     p_shl4_cast_fu_687     |    0    |    0    |
|          |        tmp_8_fu_830        |    0    |    0    |
|          |     p_shl9_cast_fu_860     |    0    |    0    |
|          |        tmp_36_fu_868       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        p_shl2_fu_348       |    0    |    0    |
|          |      zext_ln478_fu_472     |    0    |    0    |
|          |     zext_ln478_1_fu_484    |    0    |    0    |
|          |     zext_ln478_2_fu_494    |    0    |    0    |
|          |     zext_ln478_3_fu_504    |    0    |    0    |
|          |     zext_ln478_4_fu_532    |    0    |    0    |
|          |     zext_ln478_5_fu_535    |    0    |    0    |
|          |     zext_ln478_6_fu_552    |    0    |    0    |
|   zext   |      zext_ln467_fu_570     |    0    |    0    |
|          |     zext_ln478_7_fu_622    |    0    |    0    |
|          |     zext_ln478_8_fu_700    |    0    |    0    |
|          |     zext_ln478_9_fu_709    |    0    |    0    |
|          |    zext_ln478_10_fu_720    |    0    |    0    |
|          |      zext_ln502_fu_837     |    0    |    0    |
|          |     zext_ln502_1_fu_847    |    0    |    0    |
|          |     zext_ln502_2_fu_876    |    0    |    0    |
|          |     zext_ln502_3_fu_886    |    0    |    0    |
|          |     zext_ln502_4_fu_895    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln458_fu_397     |    0    |    0    |
|          |     trunc_ln478_fu_632     |    0    |    0    |
|   trunc  |    trunc_ln478_1_fu_636    |    0    |    0    |
|          |    trunc_ln478_2_fu_646    |    0    |    0    |
|          |    trunc_ln478_3_fu_650    |    0    |    0    |
|          |     trunc_ln502_fu_856     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   741   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|           a_2_reg_236          |    3   |
|            a_reg_179           |    3   |
|       add_ln458_1_reg_910      |    8   |
|       add_ln458_5_reg_925      |   15   |
|       add_ln473_reg_1019       |    3   |
|      add_ln478_7_reg_1029      |    9   |
|      add_ln485_1_reg_1039      |    7   |
|       add_ln497_reg_1065       |    3   |
|      add_ln502_2_reg_1075      |    9   |
|       and_ln458_1_reg_962      |    1   |
|           b_4_reg_258          |    3   |
|            b_reg_201           |    3   |
|         bound19_reg_920        |   15   |
|           c_4_reg_269          |    3   |
|            c_reg_213           |    3   |
|          i_10_reg_159          |    8   |
|            i_reg_915           |    8   |
|       icmp_ln458_reg_930       |    1   |
|       icmp_ln461_reg_934       |    1   |
|       icmp_ln467_reg_957       |    1   |
|       icmp_ln485_reg_1044      |    1   |
|       index_read_reg_905       |    8   |
|    indvar_flatten13_reg_168    |    8   |
|    indvar_flatten38_reg_148    |   15   |
|    indvar_flatten46_reg_247    |    6   |
|    indvar_flatten60_reg_225    |    7   |
|     indvar_flatten_reg_190     |    6   |
|     n_patches_read_reg_899     |    8   |
|        or_ln461_reg_967        |    1   |
|patches_parameters_addr_reg_1024|    9   |
|patches_parameters_load_reg_1034|   32   |
|     select_ln458_1_reg_940     |    8   |
|     select_ln461_1_reg_972     |    3   |
|     select_ln461_2_reg_984     |    8   |
|     select_ln467_1_reg_994     |    3   |
|     select_ln467_2_reg_979     |    6   |
|      select_ln467_reg_989      |    3   |
|     select_ln485_1_reg_1048    |    3   |
|     select_ln491_1_reg_1059    |    3   |
|     select_ln491_2_reg_1070    |    6   |
|      select_ln491_reg_1054     |    3   |
|       trunc_ln458_reg_947      |    2   |
|     trunc_ln478_1_reg_1004     |    8   |
|     trunc_ln478_2_reg_1009     |    6   |
|     trunc_ln478_3_reg_1014     |    8   |
|       trunc_ln478_reg_999      |    6   |
|        xor_ln458_reg_952       |    1   |
+--------------------------------+--------+
|              Total             |   285  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_121 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    9    |
|     b_reg_201     |  p0  |   2  |   3  |    6   ||    9    |
|     c_reg_213     |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   741  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   45   |
|  Register |    -   |   285  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   285  |   786  |
+-----------+--------+--------+--------+
