
DISCOvery5_ADC_pullforconversion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087b0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008938  08008938  00018938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008954  08008954  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08008954  08008954  00018954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800895c  0800895c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800895c  0800895c  0001895c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008960  08008960  00018960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08008964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000860  20000090  20000090  00020090  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200008f0  200008f0  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016bfe  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000394b  00000000  00000000  00036cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001210  00000000  00000000  0003a610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001090  00000000  00000000  0003b820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024dd3  00000000  00000000  0003c8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019dfd  00000000  00000000  00061683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7efe  00000000  00000000  0007b480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015337e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004dd4  00000000  00000000  001533d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008920 	.word	0x08008920

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	08008920 	.word	0x08008920

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_uldivmod>:
 8000540:	b953      	cbnz	r3, 8000558 <__aeabi_uldivmod+0x18>
 8000542:	b94a      	cbnz	r2, 8000558 <__aeabi_uldivmod+0x18>
 8000544:	2900      	cmp	r1, #0
 8000546:	bf08      	it	eq
 8000548:	2800      	cmpeq	r0, #0
 800054a:	bf1c      	itt	ne
 800054c:	f04f 31ff 	movne.w	r1, #4294967295
 8000550:	f04f 30ff 	movne.w	r0, #4294967295
 8000554:	f000 b974 	b.w	8000840 <__aeabi_idiv0>
 8000558:	f1ad 0c08 	sub.w	ip, sp, #8
 800055c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000560:	f000 f806 	bl	8000570 <__udivmoddi4>
 8000564:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000568:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800056c:	b004      	add	sp, #16
 800056e:	4770      	bx	lr

08000570 <__udivmoddi4>:
 8000570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000574:	9d08      	ldr	r5, [sp, #32]
 8000576:	4604      	mov	r4, r0
 8000578:	468e      	mov	lr, r1
 800057a:	2b00      	cmp	r3, #0
 800057c:	d14d      	bne.n	800061a <__udivmoddi4+0xaa>
 800057e:	428a      	cmp	r2, r1
 8000580:	4694      	mov	ip, r2
 8000582:	d969      	bls.n	8000658 <__udivmoddi4+0xe8>
 8000584:	fab2 f282 	clz	r2, r2
 8000588:	b152      	cbz	r2, 80005a0 <__udivmoddi4+0x30>
 800058a:	fa01 f302 	lsl.w	r3, r1, r2
 800058e:	f1c2 0120 	rsb	r1, r2, #32
 8000592:	fa20 f101 	lsr.w	r1, r0, r1
 8000596:	fa0c fc02 	lsl.w	ip, ip, r2
 800059a:	ea41 0e03 	orr.w	lr, r1, r3
 800059e:	4094      	lsls	r4, r2
 80005a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005a4:	0c21      	lsrs	r1, r4, #16
 80005a6:	fbbe f6f8 	udiv	r6, lr, r8
 80005aa:	fa1f f78c 	uxth.w	r7, ip
 80005ae:	fb08 e316 	mls	r3, r8, r6, lr
 80005b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80005b6:	fb06 f107 	mul.w	r1, r6, r7
 80005ba:	4299      	cmp	r1, r3
 80005bc:	d90a      	bls.n	80005d4 <__udivmoddi4+0x64>
 80005be:	eb1c 0303 	adds.w	r3, ip, r3
 80005c2:	f106 30ff 	add.w	r0, r6, #4294967295
 80005c6:	f080 811f 	bcs.w	8000808 <__udivmoddi4+0x298>
 80005ca:	4299      	cmp	r1, r3
 80005cc:	f240 811c 	bls.w	8000808 <__udivmoddi4+0x298>
 80005d0:	3e02      	subs	r6, #2
 80005d2:	4463      	add	r3, ip
 80005d4:	1a5b      	subs	r3, r3, r1
 80005d6:	b2a4      	uxth	r4, r4
 80005d8:	fbb3 f0f8 	udiv	r0, r3, r8
 80005dc:	fb08 3310 	mls	r3, r8, r0, r3
 80005e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005e4:	fb00 f707 	mul.w	r7, r0, r7
 80005e8:	42a7      	cmp	r7, r4
 80005ea:	d90a      	bls.n	8000602 <__udivmoddi4+0x92>
 80005ec:	eb1c 0404 	adds.w	r4, ip, r4
 80005f0:	f100 33ff 	add.w	r3, r0, #4294967295
 80005f4:	f080 810a 	bcs.w	800080c <__udivmoddi4+0x29c>
 80005f8:	42a7      	cmp	r7, r4
 80005fa:	f240 8107 	bls.w	800080c <__udivmoddi4+0x29c>
 80005fe:	4464      	add	r4, ip
 8000600:	3802      	subs	r0, #2
 8000602:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000606:	1be4      	subs	r4, r4, r7
 8000608:	2600      	movs	r6, #0
 800060a:	b11d      	cbz	r5, 8000614 <__udivmoddi4+0xa4>
 800060c:	40d4      	lsrs	r4, r2
 800060e:	2300      	movs	r3, #0
 8000610:	e9c5 4300 	strd	r4, r3, [r5]
 8000614:	4631      	mov	r1, r6
 8000616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800061a:	428b      	cmp	r3, r1
 800061c:	d909      	bls.n	8000632 <__udivmoddi4+0xc2>
 800061e:	2d00      	cmp	r5, #0
 8000620:	f000 80ef 	beq.w	8000802 <__udivmoddi4+0x292>
 8000624:	2600      	movs	r6, #0
 8000626:	e9c5 0100 	strd	r0, r1, [r5]
 800062a:	4630      	mov	r0, r6
 800062c:	4631      	mov	r1, r6
 800062e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000632:	fab3 f683 	clz	r6, r3
 8000636:	2e00      	cmp	r6, #0
 8000638:	d14a      	bne.n	80006d0 <__udivmoddi4+0x160>
 800063a:	428b      	cmp	r3, r1
 800063c:	d302      	bcc.n	8000644 <__udivmoddi4+0xd4>
 800063e:	4282      	cmp	r2, r0
 8000640:	f200 80f9 	bhi.w	8000836 <__udivmoddi4+0x2c6>
 8000644:	1a84      	subs	r4, r0, r2
 8000646:	eb61 0303 	sbc.w	r3, r1, r3
 800064a:	2001      	movs	r0, #1
 800064c:	469e      	mov	lr, r3
 800064e:	2d00      	cmp	r5, #0
 8000650:	d0e0      	beq.n	8000614 <__udivmoddi4+0xa4>
 8000652:	e9c5 4e00 	strd	r4, lr, [r5]
 8000656:	e7dd      	b.n	8000614 <__udivmoddi4+0xa4>
 8000658:	b902      	cbnz	r2, 800065c <__udivmoddi4+0xec>
 800065a:	deff      	udf	#255	; 0xff
 800065c:	fab2 f282 	clz	r2, r2
 8000660:	2a00      	cmp	r2, #0
 8000662:	f040 8092 	bne.w	800078a <__udivmoddi4+0x21a>
 8000666:	eba1 010c 	sub.w	r1, r1, ip
 800066a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800066e:	fa1f fe8c 	uxth.w	lr, ip
 8000672:	2601      	movs	r6, #1
 8000674:	0c20      	lsrs	r0, r4, #16
 8000676:	fbb1 f3f7 	udiv	r3, r1, r7
 800067a:	fb07 1113 	mls	r1, r7, r3, r1
 800067e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000682:	fb0e f003 	mul.w	r0, lr, r3
 8000686:	4288      	cmp	r0, r1
 8000688:	d908      	bls.n	800069c <__udivmoddi4+0x12c>
 800068a:	eb1c 0101 	adds.w	r1, ip, r1
 800068e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000692:	d202      	bcs.n	800069a <__udivmoddi4+0x12a>
 8000694:	4288      	cmp	r0, r1
 8000696:	f200 80cb 	bhi.w	8000830 <__udivmoddi4+0x2c0>
 800069a:	4643      	mov	r3, r8
 800069c:	1a09      	subs	r1, r1, r0
 800069e:	b2a4      	uxth	r4, r4
 80006a0:	fbb1 f0f7 	udiv	r0, r1, r7
 80006a4:	fb07 1110 	mls	r1, r7, r0, r1
 80006a8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80006ac:	fb0e fe00 	mul.w	lr, lr, r0
 80006b0:	45a6      	cmp	lr, r4
 80006b2:	d908      	bls.n	80006c6 <__udivmoddi4+0x156>
 80006b4:	eb1c 0404 	adds.w	r4, ip, r4
 80006b8:	f100 31ff 	add.w	r1, r0, #4294967295
 80006bc:	d202      	bcs.n	80006c4 <__udivmoddi4+0x154>
 80006be:	45a6      	cmp	lr, r4
 80006c0:	f200 80bb 	bhi.w	800083a <__udivmoddi4+0x2ca>
 80006c4:	4608      	mov	r0, r1
 80006c6:	eba4 040e 	sub.w	r4, r4, lr
 80006ca:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80006ce:	e79c      	b.n	800060a <__udivmoddi4+0x9a>
 80006d0:	f1c6 0720 	rsb	r7, r6, #32
 80006d4:	40b3      	lsls	r3, r6
 80006d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80006da:	ea4c 0c03 	orr.w	ip, ip, r3
 80006de:	fa20 f407 	lsr.w	r4, r0, r7
 80006e2:	fa01 f306 	lsl.w	r3, r1, r6
 80006e6:	431c      	orrs	r4, r3
 80006e8:	40f9      	lsrs	r1, r7
 80006ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80006ee:	fa00 f306 	lsl.w	r3, r0, r6
 80006f2:	fbb1 f8f9 	udiv	r8, r1, r9
 80006f6:	0c20      	lsrs	r0, r4, #16
 80006f8:	fa1f fe8c 	uxth.w	lr, ip
 80006fc:	fb09 1118 	mls	r1, r9, r8, r1
 8000700:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000704:	fb08 f00e 	mul.w	r0, r8, lr
 8000708:	4288      	cmp	r0, r1
 800070a:	fa02 f206 	lsl.w	r2, r2, r6
 800070e:	d90b      	bls.n	8000728 <__udivmoddi4+0x1b8>
 8000710:	eb1c 0101 	adds.w	r1, ip, r1
 8000714:	f108 3aff 	add.w	sl, r8, #4294967295
 8000718:	f080 8088 	bcs.w	800082c <__udivmoddi4+0x2bc>
 800071c:	4288      	cmp	r0, r1
 800071e:	f240 8085 	bls.w	800082c <__udivmoddi4+0x2bc>
 8000722:	f1a8 0802 	sub.w	r8, r8, #2
 8000726:	4461      	add	r1, ip
 8000728:	1a09      	subs	r1, r1, r0
 800072a:	b2a4      	uxth	r4, r4
 800072c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000730:	fb09 1110 	mls	r1, r9, r0, r1
 8000734:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000738:	fb00 fe0e 	mul.w	lr, r0, lr
 800073c:	458e      	cmp	lr, r1
 800073e:	d908      	bls.n	8000752 <__udivmoddi4+0x1e2>
 8000740:	eb1c 0101 	adds.w	r1, ip, r1
 8000744:	f100 34ff 	add.w	r4, r0, #4294967295
 8000748:	d26c      	bcs.n	8000824 <__udivmoddi4+0x2b4>
 800074a:	458e      	cmp	lr, r1
 800074c:	d96a      	bls.n	8000824 <__udivmoddi4+0x2b4>
 800074e:	3802      	subs	r0, #2
 8000750:	4461      	add	r1, ip
 8000752:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000756:	fba0 9402 	umull	r9, r4, r0, r2
 800075a:	eba1 010e 	sub.w	r1, r1, lr
 800075e:	42a1      	cmp	r1, r4
 8000760:	46c8      	mov	r8, r9
 8000762:	46a6      	mov	lr, r4
 8000764:	d356      	bcc.n	8000814 <__udivmoddi4+0x2a4>
 8000766:	d053      	beq.n	8000810 <__udivmoddi4+0x2a0>
 8000768:	b15d      	cbz	r5, 8000782 <__udivmoddi4+0x212>
 800076a:	ebb3 0208 	subs.w	r2, r3, r8
 800076e:	eb61 010e 	sbc.w	r1, r1, lr
 8000772:	fa01 f707 	lsl.w	r7, r1, r7
 8000776:	fa22 f306 	lsr.w	r3, r2, r6
 800077a:	40f1      	lsrs	r1, r6
 800077c:	431f      	orrs	r7, r3
 800077e:	e9c5 7100 	strd	r7, r1, [r5]
 8000782:	2600      	movs	r6, #0
 8000784:	4631      	mov	r1, r6
 8000786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800078a:	f1c2 0320 	rsb	r3, r2, #32
 800078e:	40d8      	lsrs	r0, r3
 8000790:	fa0c fc02 	lsl.w	ip, ip, r2
 8000794:	fa21 f303 	lsr.w	r3, r1, r3
 8000798:	4091      	lsls	r1, r2
 800079a:	4301      	orrs	r1, r0
 800079c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007a0:	fa1f fe8c 	uxth.w	lr, ip
 80007a4:	fbb3 f0f7 	udiv	r0, r3, r7
 80007a8:	fb07 3610 	mls	r6, r7, r0, r3
 80007ac:	0c0b      	lsrs	r3, r1, #16
 80007ae:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80007b2:	fb00 f60e 	mul.w	r6, r0, lr
 80007b6:	429e      	cmp	r6, r3
 80007b8:	fa04 f402 	lsl.w	r4, r4, r2
 80007bc:	d908      	bls.n	80007d0 <__udivmoddi4+0x260>
 80007be:	eb1c 0303 	adds.w	r3, ip, r3
 80007c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80007c6:	d22f      	bcs.n	8000828 <__udivmoddi4+0x2b8>
 80007c8:	429e      	cmp	r6, r3
 80007ca:	d92d      	bls.n	8000828 <__udivmoddi4+0x2b8>
 80007cc:	3802      	subs	r0, #2
 80007ce:	4463      	add	r3, ip
 80007d0:	1b9b      	subs	r3, r3, r6
 80007d2:	b289      	uxth	r1, r1
 80007d4:	fbb3 f6f7 	udiv	r6, r3, r7
 80007d8:	fb07 3316 	mls	r3, r7, r6, r3
 80007dc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007e0:	fb06 f30e 	mul.w	r3, r6, lr
 80007e4:	428b      	cmp	r3, r1
 80007e6:	d908      	bls.n	80007fa <__udivmoddi4+0x28a>
 80007e8:	eb1c 0101 	adds.w	r1, ip, r1
 80007ec:	f106 38ff 	add.w	r8, r6, #4294967295
 80007f0:	d216      	bcs.n	8000820 <__udivmoddi4+0x2b0>
 80007f2:	428b      	cmp	r3, r1
 80007f4:	d914      	bls.n	8000820 <__udivmoddi4+0x2b0>
 80007f6:	3e02      	subs	r6, #2
 80007f8:	4461      	add	r1, ip
 80007fa:	1ac9      	subs	r1, r1, r3
 80007fc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000800:	e738      	b.n	8000674 <__udivmoddi4+0x104>
 8000802:	462e      	mov	r6, r5
 8000804:	4628      	mov	r0, r5
 8000806:	e705      	b.n	8000614 <__udivmoddi4+0xa4>
 8000808:	4606      	mov	r6, r0
 800080a:	e6e3      	b.n	80005d4 <__udivmoddi4+0x64>
 800080c:	4618      	mov	r0, r3
 800080e:	e6f8      	b.n	8000602 <__udivmoddi4+0x92>
 8000810:	454b      	cmp	r3, r9
 8000812:	d2a9      	bcs.n	8000768 <__udivmoddi4+0x1f8>
 8000814:	ebb9 0802 	subs.w	r8, r9, r2
 8000818:	eb64 0e0c 	sbc.w	lr, r4, ip
 800081c:	3801      	subs	r0, #1
 800081e:	e7a3      	b.n	8000768 <__udivmoddi4+0x1f8>
 8000820:	4646      	mov	r6, r8
 8000822:	e7ea      	b.n	80007fa <__udivmoddi4+0x28a>
 8000824:	4620      	mov	r0, r4
 8000826:	e794      	b.n	8000752 <__udivmoddi4+0x1e2>
 8000828:	4640      	mov	r0, r8
 800082a:	e7d1      	b.n	80007d0 <__udivmoddi4+0x260>
 800082c:	46d0      	mov	r8, sl
 800082e:	e77b      	b.n	8000728 <__udivmoddi4+0x1b8>
 8000830:	3b02      	subs	r3, #2
 8000832:	4461      	add	r1, ip
 8000834:	e732      	b.n	800069c <__udivmoddi4+0x12c>
 8000836:	4630      	mov	r0, r6
 8000838:	e709      	b.n	800064e <__udivmoddi4+0xde>
 800083a:	4464      	add	r4, ip
 800083c:	3802      	subs	r0, #2
 800083e:	e742      	b.n	80006c6 <__udivmoddi4+0x156>

08000840 <__aeabi_idiv0>:
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000848:	f000 fcb6 	bl	80011b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800084c:	f000 f83e 	bl	80008cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000850:	f000 f98c 	bl	8000b6c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000854:	f000 f8f6 	bl	8000a44 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000858:	f000 f922 	bl	8000aa0 <MX_I2S3_Init>
  MX_SPI1_Init();
 800085c:	f000 f950 	bl	8000b00 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000860:	f007 fc16 	bl	8008090 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8000864:	f000 f89c 	bl	80009a0 <MX_ADC1_Init>




    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000868:	f007 fc38 	bl	80080dc <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */



    HAL_ADC_Start(&hadc1);
 800086c:	4812      	ldr	r0, [pc, #72]	; (80008b8 <main+0x74>)
 800086e:	f000 fd7d 	bl	800136c <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc1, 100000) == HAL_OK) {
 8000872:	4912      	ldr	r1, [pc, #72]	; (80008bc <main+0x78>)
 8000874:	4810      	ldr	r0, [pc, #64]	; (80008b8 <main+0x74>)
 8000876:	f000 fe7e 	bl	8001576 <HAL_ADC_PollForConversion>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d117      	bne.n	80008b0 <main+0x6c>
    	adc_value = HAL_ADC_GetValue(&hadc1);
 8000880:	480d      	ldr	r0, [pc, #52]	; (80008b8 <main+0x74>)
 8000882:	f000 ff03 	bl	800168c <HAL_ADC_GetValue>
 8000886:	4603      	mov	r3, r0
 8000888:	461a      	mov	r2, r3
 800088a:	4b0d      	ldr	r3, [pc, #52]	; (80008c0 <main+0x7c>)
 800088c:	601a      	str	r2, [r3, #0]
    	adc_voltage = adc_value*5/4095;
 800088e:	4b0c      	ldr	r3, [pc, #48]	; (80008c0 <main+0x7c>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a0c      	ldr	r2, [pc, #48]	; (80008c4 <main+0x80>)
 8000894:	fb82 1203 	smull	r1, r2, r2, r3
 8000898:	441a      	add	r2, r3
 800089a:	1252      	asrs	r2, r2, #9
 800089c:	17db      	asrs	r3, r3, #31
 800089e:	1ad3      	subs	r3, r2, r3
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff fde3 	bl	800046c <__aeabi_i2d>
 80008a6:	4602      	mov	r2, r0
 80008a8:	460b      	mov	r3, r1
 80008aa:	4907      	ldr	r1, [pc, #28]	; (80008c8 <main+0x84>)
 80008ac:	e9c1 2300 	strd	r2, r3, [r1]
	}
    HAL_ADC_Stop(&hadc1);
 80008b0:	4801      	ldr	r0, [pc, #4]	; (80008b8 <main+0x74>)
 80008b2:	f000 fe2d 	bl	8001510 <HAL_ADC_Stop>
    MX_USB_HOST_Process();
 80008b6:	e7d7      	b.n	8000868 <main+0x24>
 80008b8:	200000ac 	.word	0x200000ac
 80008bc:	000186a0 	.word	0x000186a0
 80008c0:	200001e8 	.word	0x200001e8
 80008c4:	a00a00a1 	.word	0xa00a00a1
 80008c8:	200001f0 	.word	0x200001f0

080008cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b094      	sub	sp, #80	; 0x50
 80008d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008d2:	f107 0320 	add.w	r3, r7, #32
 80008d6:	2230      	movs	r2, #48	; 0x30
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f007 ff1a 	bl	8008714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
 80008e8:	605a      	str	r2, [r3, #4]
 80008ea:	609a      	str	r2, [r3, #8]
 80008ec:	60da      	str	r2, [r3, #12]
 80008ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	4b28      	ldr	r3, [pc, #160]	; (8000998 <SystemClock_Config+0xcc>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f8:	4a27      	ldr	r2, [pc, #156]	; (8000998 <SystemClock_Config+0xcc>)
 80008fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000900:	4b25      	ldr	r3, [pc, #148]	; (8000998 <SystemClock_Config+0xcc>)
 8000902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000904:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800090c:	2300      	movs	r3, #0
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	4b22      	ldr	r3, [pc, #136]	; (800099c <SystemClock_Config+0xd0>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a21      	ldr	r2, [pc, #132]	; (800099c <SystemClock_Config+0xd0>)
 8000916:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800091a:	6013      	str	r3, [r2, #0]
 800091c:	4b1f      	ldr	r3, [pc, #124]	; (800099c <SystemClock_Config+0xd0>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000928:	2301      	movs	r3, #1
 800092a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800092c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000932:	2302      	movs	r3, #2
 8000934:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000936:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800093a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800093c:	2308      	movs	r3, #8
 800093e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000940:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000944:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000946:	2302      	movs	r3, #2
 8000948:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800094a:	2307      	movs	r3, #7
 800094c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800094e:	f107 0320 	add.w	r3, r7, #32
 8000952:	4618      	mov	r0, r3
 8000954:	f003 fd7c 	bl	8004450 <HAL_RCC_OscConfig>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800095e:	f000 fa03 	bl	8000d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000962:	230f      	movs	r3, #15
 8000964:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000966:	2302      	movs	r3, #2
 8000968:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800096a:	2300      	movs	r3, #0
 800096c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800096e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000972:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000974:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000978:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	2105      	movs	r1, #5
 8000980:	4618      	mov	r0, r3
 8000982:	f003 ffdd 	bl	8004940 <HAL_RCC_ClockConfig>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800098c:	f000 f9ec 	bl	8000d68 <Error_Handler>
  }
}
 8000990:	bf00      	nop
 8000992:	3750      	adds	r7, #80	; 0x50
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	40023800 	.word	0x40023800
 800099c:	40007000 	.word	0x40007000

080009a0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009a6:	463b      	mov	r3, r7
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009b2:	4b21      	ldr	r3, [pc, #132]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009b4:	4a21      	ldr	r2, [pc, #132]	; (8000a3c <MX_ADC1_Init+0x9c>)
 80009b6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009b8:	4b1f      	ldr	r3, [pc, #124]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009be:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80009c0:	4b1d      	ldr	r3, [pc, #116]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80009c6:	4b1c      	ldr	r3, [pc, #112]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80009cc:	4b1a      	ldr	r3, [pc, #104]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009d2:	4b19      	ldr	r3, [pc, #100]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009da:	4b17      	ldr	r3, [pc, #92]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009dc:	2200      	movs	r2, #0
 80009de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009e0:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009e2:	4a17      	ldr	r2, [pc, #92]	; (8000a40 <MX_ADC1_Init+0xa0>)
 80009e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009e6:	4b14      	ldr	r3, [pc, #80]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009ec:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009fa:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <MX_ADC1_Init+0x98>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a00:	480d      	ldr	r0, [pc, #52]	; (8000a38 <MX_ADC1_Init+0x98>)
 8000a02:	f000 fc6f 	bl	80012e4 <HAL_ADC_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000a0c:	f000 f9ac 	bl	8000d68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a10:	2301      	movs	r3, #1
 8000a12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a14:	2301      	movs	r3, #1
 8000a16:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4805      	ldr	r0, [pc, #20]	; (8000a38 <MX_ADC1_Init+0x98>)
 8000a22:	f000 fe41 	bl	80016a8 <HAL_ADC_ConfigChannel>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000a2c:	f000 f99c 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a30:	bf00      	nop
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	200000ac 	.word	0x200000ac
 8000a3c:	40012000 	.word	0x40012000
 8000a40:	0f000001 	.word	0x0f000001

08000a44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a48:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a4a:	4a13      	ldr	r2, [pc, #76]	; (8000a98 <MX_I2C1_Init+0x54>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a4e:	4b11      	ldr	r3, [pc, #68]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a50:	4a12      	ldr	r2, [pc, #72]	; (8000a9c <MX_I2C1_Init+0x58>)
 8000a52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a54:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a5a:	4b0e      	ldr	r3, [pc, #56]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a60:	4b0c      	ldr	r3, [pc, #48]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a68:	4b0a      	ldr	r3, [pc, #40]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a6e:	4b09      	ldr	r3, [pc, #36]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a74:	4b07      	ldr	r3, [pc, #28]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a7a:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a80:	4804      	ldr	r0, [pc, #16]	; (8000a94 <MX_I2C1_Init+0x50>)
 8000a82:	f002 ff01 	bl	8003888 <HAL_I2C_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a8c:	f000 f96c 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	200000f4 	.word	0x200000f4
 8000a98:	40005400 	.word	0x40005400
 8000a9c:	000186a0 	.word	0x000186a0

08000aa0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000aa4:	4b13      	ldr	r3, [pc, #76]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000aa6:	4a14      	ldr	r2, [pc, #80]	; (8000af8 <MX_I2S3_Init+0x58>)
 8000aa8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000aaa:	4b12      	ldr	r3, [pc, #72]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ab0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000ab2:	4b10      	ldr	r3, [pc, #64]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000abe:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000ac0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac4:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000ac8:	4a0c      	ldr	r2, [pc, #48]	; (8000afc <MX_I2S3_Init+0x5c>)
 8000aca:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000acc:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000ad2:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000ad8:	4b06      	ldr	r3, [pc, #24]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000ade:	4805      	ldr	r0, [pc, #20]	; (8000af4 <MX_I2S3_Init+0x54>)
 8000ae0:	f003 f816 	bl	8003b10 <HAL_I2S_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000aea:	f000 f93d 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000148 	.word	0x20000148
 8000af8:	40003c00 	.word	0x40003c00
 8000afc:	00017700 	.word	0x00017700

08000b00 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b04:	4b17      	ldr	r3, [pc, #92]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b06:	4a18      	ldr	r2, [pc, #96]	; (8000b68 <MX_SPI1_Init+0x68>)
 8000b08:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b0a:	4b16      	ldr	r3, [pc, #88]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b10:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b12:	4b14      	ldr	r3, [pc, #80]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b18:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b1e:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b24:	4b0f      	ldr	r3, [pc, #60]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b32:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b38:	4b0a      	ldr	r3, [pc, #40]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b3e:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b44:	4b07      	ldr	r3, [pc, #28]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b4a:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b4c:	220a      	movs	r2, #10
 8000b4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b50:	4804      	ldr	r0, [pc, #16]	; (8000b64 <MX_SPI1_Init+0x64>)
 8000b52:	f004 fa41 	bl	8004fd8 <HAL_SPI_Init>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b5c:	f000 f904 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b60:	bf00      	nop
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	20000190 	.word	0x20000190
 8000b68:	40013000 	.word	0x40013000

08000b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08c      	sub	sp, #48	; 0x30
 8000b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b72:	f107 031c 	add.w	r3, r7, #28
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	609a      	str	r2, [r3, #8]
 8000b7e:	60da      	str	r2, [r3, #12]
 8000b80:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	61bb      	str	r3, [r7, #24]
 8000b86:	4b72      	ldr	r3, [pc, #456]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	4a71      	ldr	r2, [pc, #452]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000b8c:	f043 0310 	orr.w	r3, r3, #16
 8000b90:	6313      	str	r3, [r2, #48]	; 0x30
 8000b92:	4b6f      	ldr	r3, [pc, #444]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f003 0310 	and.w	r3, r3, #16
 8000b9a:	61bb      	str	r3, [r7, #24]
 8000b9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]
 8000ba2:	4b6b      	ldr	r3, [pc, #428]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a6a      	ldr	r2, [pc, #424]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000ba8:	f043 0304 	orr.w	r3, r3, #4
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b68      	ldr	r3, [pc, #416]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0304 	and.w	r3, r3, #4
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	4b64      	ldr	r3, [pc, #400]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	4a63      	ldr	r2, [pc, #396]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bca:	4b61      	ldr	r3, [pc, #388]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bd2:	613b      	str	r3, [r7, #16]
 8000bd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	4b5d      	ldr	r3, [pc, #372]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	4a5c      	ldr	r2, [pc, #368]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6313      	str	r3, [r2, #48]	; 0x30
 8000be6:	4b5a      	ldr	r3, [pc, #360]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	4b56      	ldr	r3, [pc, #344]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a55      	ldr	r2, [pc, #340]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000bfc:	f043 0302 	orr.w	r3, r3, #2
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b53      	ldr	r3, [pc, #332]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c0e:	2300      	movs	r3, #0
 8000c10:	607b      	str	r3, [r7, #4]
 8000c12:	4b4f      	ldr	r3, [pc, #316]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	4a4e      	ldr	r2, [pc, #312]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000c18:	f043 0308 	orr.w	r3, r3, #8
 8000c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c1e:	4b4c      	ldr	r3, [pc, #304]	; (8000d50 <MX_GPIO_Init+0x1e4>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	f003 0308 	and.w	r3, r3, #8
 8000c26:	607b      	str	r3, [r7, #4]
 8000c28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	4849      	ldr	r0, [pc, #292]	; (8000d54 <MX_GPIO_Init+0x1e8>)
 8000c30:	f001 fa06 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c34:	2201      	movs	r2, #1
 8000c36:	2101      	movs	r1, #1
 8000c38:	4847      	ldr	r0, [pc, #284]	; (8000d58 <MX_GPIO_Init+0x1ec>)
 8000c3a:	f001 fa01 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c3e:	2200      	movs	r2, #0
 8000c40:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000c44:	4845      	ldr	r0, [pc, #276]	; (8000d5c <MX_GPIO_Init+0x1f0>)
 8000c46:	f001 f9fb 	bl	8002040 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000c4a:	2308      	movs	r3, #8
 8000c4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000c5a:	f107 031c 	add.w	r3, r7, #28
 8000c5e:	4619      	mov	r1, r3
 8000c60:	483c      	ldr	r0, [pc, #240]	; (8000d54 <MX_GPIO_Init+0x1e8>)
 8000c62:	f001 f851 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000c66:	2301      	movs	r3, #1
 8000c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c76:	f107 031c 	add.w	r3, r7, #28
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4836      	ldr	r0, [pc, #216]	; (8000d58 <MX_GPIO_Init+0x1ec>)
 8000c7e:	f001 f843 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000c82:	2308      	movs	r3, #8
 8000c84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c86:	2302      	movs	r3, #2
 8000c88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c92:	2305      	movs	r3, #5
 8000c94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000c96:	f107 031c 	add.w	r3, r7, #28
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	482e      	ldr	r0, [pc, #184]	; (8000d58 <MX_GPIO_Init+0x1ec>)
 8000c9e:	f001 f833 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ca6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cb0:	f107 031c 	add.w	r3, r7, #28
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	482a      	ldr	r0, [pc, #168]	; (8000d60 <MX_GPIO_Init+0x1f4>)
 8000cb8:	f001 f826 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000cbc:	2304      	movs	r3, #4
 8000cbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000cc8:	f107 031c 	add.w	r3, r7, #28
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4825      	ldr	r0, [pc, #148]	; (8000d64 <MX_GPIO_Init+0x1f8>)
 8000cd0:	f001 f81a 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000cd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ce6:	2305      	movs	r3, #5
 8000ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000cea:	f107 031c 	add.w	r3, r7, #28
 8000cee:	4619      	mov	r1, r3
 8000cf0:	481c      	ldr	r0, [pc, #112]	; (8000d64 <MX_GPIO_Init+0x1f8>)
 8000cf2:	f001 f809 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000cf6:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000cfa:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d04:	2300      	movs	r3, #0
 8000d06:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d08:	f107 031c 	add.w	r3, r7, #28
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4813      	ldr	r0, [pc, #76]	; (8000d5c <MX_GPIO_Init+0x1f0>)
 8000d10:	f000 fffa 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000d14:	2320      	movs	r3, #32
 8000d16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d20:	f107 031c 	add.w	r3, r7, #28
 8000d24:	4619      	mov	r1, r3
 8000d26:	480d      	ldr	r0, [pc, #52]	; (8000d5c <MX_GPIO_Init+0x1f0>)
 8000d28:	f000 ffee 	bl	8001d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d30:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000d3a:	f107 031c 	add.w	r3, r7, #28
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4804      	ldr	r0, [pc, #16]	; (8000d54 <MX_GPIO_Init+0x1e8>)
 8000d42:	f000 ffe1 	bl	8001d08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d46:	bf00      	nop
 8000d48:	3730      	adds	r7, #48	; 0x30
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40023800 	.word	0x40023800
 8000d54:	40021000 	.word	0x40021000
 8000d58:	40020800 	.word	0x40020800
 8000d5c:	40020c00 	.word	0x40020c00
 8000d60:	40020000 	.word	0x40020000
 8000d64:	40020400 	.word	0x40020400

08000d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6c:	b672      	cpsid	i
}
 8000d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <Error_Handler+0x8>
	...

08000d74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	4b10      	ldr	r3, [pc, #64]	; (8000dc0 <HAL_MspInit+0x4c>)
 8000d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d82:	4a0f      	ldr	r2, [pc, #60]	; (8000dc0 <HAL_MspInit+0x4c>)
 8000d84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d88:	6453      	str	r3, [r2, #68]	; 0x44
 8000d8a:	4b0d      	ldr	r3, [pc, #52]	; (8000dc0 <HAL_MspInit+0x4c>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	603b      	str	r3, [r7, #0]
 8000d9a:	4b09      	ldr	r3, [pc, #36]	; (8000dc0 <HAL_MspInit+0x4c>)
 8000d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9e:	4a08      	ldr	r2, [pc, #32]	; (8000dc0 <HAL_MspInit+0x4c>)
 8000da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da4:	6413      	str	r3, [r2, #64]	; 0x40
 8000da6:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <HAL_MspInit+0x4c>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dae:	603b      	str	r3, [r7, #0]
 8000db0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000db2:	2007      	movs	r0, #7
 8000db4:	f000 ff66 	bl	8001c84 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db8:	bf00      	nop
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40023800 	.word	0x40023800

08000dc4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b08a      	sub	sp, #40	; 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 0314 	add.w	r3, r7, #20
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a17      	ldr	r2, [pc, #92]	; (8000e40 <HAL_ADC_MspInit+0x7c>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d127      	bne.n	8000e36 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	613b      	str	r3, [r7, #16]
 8000dea:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <HAL_ADC_MspInit+0x80>)
 8000dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dee:	4a15      	ldr	r2, [pc, #84]	; (8000e44 <HAL_ADC_MspInit+0x80>)
 8000df0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df4:	6453      	str	r3, [r2, #68]	; 0x44
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <HAL_ADC_MspInit+0x80>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e02:	2300      	movs	r3, #0
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <HAL_ADC_MspInit+0x80>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0a:	4a0e      	ldr	r2, [pc, #56]	; (8000e44 <HAL_ADC_MspInit+0x80>)
 8000e0c:	f043 0301 	orr.w	r3, r3, #1
 8000e10:	6313      	str	r3, [r2, #48]	; 0x30
 8000e12:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <HAL_ADC_MspInit+0x80>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e16:	f003 0301 	and.w	r3, r3, #1
 8000e1a:	60fb      	str	r3, [r7, #12]
 8000e1c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = pot1_Pin;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e22:	2303      	movs	r3, #3
 8000e24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(pot1_GPIO_Port, &GPIO_InitStruct);
 8000e2a:	f107 0314 	add.w	r3, r7, #20
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4805      	ldr	r0, [pc, #20]	; (8000e48 <HAL_ADC_MspInit+0x84>)
 8000e32:	f000 ff69 	bl	8001d08 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e36:	bf00      	nop
 8000e38:	3728      	adds	r7, #40	; 0x28
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	40012000 	.word	0x40012000
 8000e44:	40023800 	.word	0x40023800
 8000e48:	40020000 	.word	0x40020000

08000e4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08a      	sub	sp, #40	; 0x28
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e54:	f107 0314 	add.w	r3, r7, #20
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	605a      	str	r2, [r3, #4]
 8000e5e:	609a      	str	r2, [r3, #8]
 8000e60:	60da      	str	r2, [r3, #12]
 8000e62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a19      	ldr	r2, [pc, #100]	; (8000ed0 <HAL_I2C_MspInit+0x84>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d12c      	bne.n	8000ec8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	613b      	str	r3, [r7, #16]
 8000e72:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <HAL_I2C_MspInit+0x88>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	4a17      	ldr	r2, [pc, #92]	; (8000ed4 <HAL_I2C_MspInit+0x88>)
 8000e78:	f043 0302 	orr.w	r3, r3, #2
 8000e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7e:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <HAL_I2C_MspInit+0x88>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e82:	f003 0302 	and.w	r3, r3, #2
 8000e86:	613b      	str	r3, [r7, #16]
 8000e88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000e8a:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e90:	2312      	movs	r3, #18
 8000e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e94:	2301      	movs	r3, #1
 8000e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e9c:	2304      	movs	r3, #4
 8000e9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	480c      	ldr	r0, [pc, #48]	; (8000ed8 <HAL_I2C_MspInit+0x8c>)
 8000ea8:	f000 ff2e 	bl	8001d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	4b08      	ldr	r3, [pc, #32]	; (8000ed4 <HAL_I2C_MspInit+0x88>)
 8000eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb4:	4a07      	ldr	r2, [pc, #28]	; (8000ed4 <HAL_I2C_MspInit+0x88>)
 8000eb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000eba:	6413      	str	r3, [r2, #64]	; 0x40
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <HAL_I2C_MspInit+0x88>)
 8000ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ec8:	bf00      	nop
 8000eca:	3728      	adds	r7, #40	; 0x28
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40005400 	.word	0x40005400
 8000ed4:	40023800 	.word	0x40023800
 8000ed8:	40020400 	.word	0x40020400

08000edc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08e      	sub	sp, #56	; 0x38
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ef4:	f107 0314 	add.w	r3, r7, #20
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a31      	ldr	r2, [pc, #196]	; (8000fcc <HAL_I2S_MspInit+0xf0>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d15a      	bne.n	8000fc2 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000f10:	23c0      	movs	r3, #192	; 0xc0
 8000f12:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000f14:	2302      	movs	r3, #2
 8000f16:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f003 ff1b 	bl	8004d58 <HAL_RCCEx_PeriphCLKConfig>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000f28:	f7ff ff1e 	bl	8000d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	4b27      	ldr	r3, [pc, #156]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f34:	4a26      	ldr	r2, [pc, #152]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f3a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3c:	4b24      	ldr	r3, [pc, #144]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	4b20      	ldr	r3, [pc, #128]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f50:	4a1f      	ldr	r2, [pc, #124]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f52:	f043 0301 	orr.w	r3, r3, #1
 8000f56:	6313      	str	r3, [r2, #48]	; 0x30
 8000f58:	4b1d      	ldr	r3, [pc, #116]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5c:	f003 0301 	and.w	r3, r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
 8000f62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f64:	2300      	movs	r3, #0
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6c:	4a18      	ldr	r2, [pc, #96]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f6e:	f043 0304 	orr.w	r3, r3, #4
 8000f72:	6313      	str	r3, [r2, #48]	; 0x30
 8000f74:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <HAL_I2S_MspInit+0xf4>)
 8000f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000f80:	2310      	movs	r3, #16
 8000f82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f84:	2302      	movs	r3, #2
 8000f86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000f90:	2306      	movs	r3, #6
 8000f92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000f94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f98:	4619      	mov	r1, r3
 8000f9a:	480e      	ldr	r0, [pc, #56]	; (8000fd4 <HAL_I2S_MspInit+0xf8>)
 8000f9c:	f000 feb4 	bl	8001d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000fa0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000fa4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fb2:	2306      	movs	r3, #6
 8000fb4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4806      	ldr	r0, [pc, #24]	; (8000fd8 <HAL_I2S_MspInit+0xfc>)
 8000fbe:	f000 fea3 	bl	8001d08 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000fc2:	bf00      	nop
 8000fc4:	3738      	adds	r7, #56	; 0x38
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40003c00 	.word	0x40003c00
 8000fd0:	40023800 	.word	0x40023800
 8000fd4:	40020000 	.word	0x40020000
 8000fd8:	40020800 	.word	0x40020800

08000fdc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08a      	sub	sp, #40	; 0x28
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe4:	f107 0314 	add.w	r3, r7, #20
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]
 8000ff2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a19      	ldr	r2, [pc, #100]	; (8001060 <HAL_SPI_MspInit+0x84>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d12b      	bne.n	8001056 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
 8001002:	4b18      	ldr	r3, [pc, #96]	; (8001064 <HAL_SPI_MspInit+0x88>)
 8001004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001006:	4a17      	ldr	r2, [pc, #92]	; (8001064 <HAL_SPI_MspInit+0x88>)
 8001008:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800100c:	6453      	str	r3, [r2, #68]	; 0x44
 800100e:	4b15      	ldr	r3, [pc, #84]	; (8001064 <HAL_SPI_MspInit+0x88>)
 8001010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001012:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001016:	613b      	str	r3, [r7, #16]
 8001018:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	4b11      	ldr	r3, [pc, #68]	; (8001064 <HAL_SPI_MspInit+0x88>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	4a10      	ldr	r2, [pc, #64]	; (8001064 <HAL_SPI_MspInit+0x88>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6313      	str	r3, [r2, #48]	; 0x30
 800102a:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <HAL_SPI_MspInit+0x88>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001036:	23e0      	movs	r3, #224	; 0xe0
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103a:	2302      	movs	r3, #2
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	2300      	movs	r3, #0
 8001044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001046:	2305      	movs	r3, #5
 8001048:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	4805      	ldr	r0, [pc, #20]	; (8001068 <HAL_SPI_MspInit+0x8c>)
 8001052:	f000 fe59 	bl	8001d08 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001056:	bf00      	nop
 8001058:	3728      	adds	r7, #40	; 0x28
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40013000 	.word	0x40013000
 8001064:	40023800 	.word	0x40023800
 8001068:	40020000 	.word	0x40020000

0800106c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001070:	e7fe      	b.n	8001070 <NMI_Handler+0x4>

08001072 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001076:	e7fe      	b.n	8001076 <HardFault_Handler+0x4>

08001078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800107c:	e7fe      	b.n	800107c <MemManage_Handler+0x4>

0800107e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800107e:	b480      	push	{r7}
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001082:	e7fe      	b.n	8001082 <BusFault_Handler+0x4>

08001084 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001088:	e7fe      	b.n	8001088 <UsageFault_Handler+0x4>

0800108a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800108a:	b480      	push	{r7}
 800108c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr

08001098 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800109c:	bf00      	nop
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr

080010a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a6:	b480      	push	{r7}
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b8:	f000 f8d0 	bl	800125c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80010c4:	4802      	ldr	r0, [pc, #8]	; (80010d0 <OTG_FS_IRQHandler+0x10>)
 80010c6:	f001 fa3f 	bl	8002548 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200005dc 	.word	0x200005dc

080010d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010dc:	4a14      	ldr	r2, [pc, #80]	; (8001130 <_sbrk+0x5c>)
 80010de:	4b15      	ldr	r3, [pc, #84]	; (8001134 <_sbrk+0x60>)
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010e8:	4b13      	ldr	r3, [pc, #76]	; (8001138 <_sbrk+0x64>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d102      	bne.n	80010f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <_sbrk+0x64>)
 80010f2:	4a12      	ldr	r2, [pc, #72]	; (800113c <_sbrk+0x68>)
 80010f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010f6:	4b10      	ldr	r3, [pc, #64]	; (8001138 <_sbrk+0x64>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	429a      	cmp	r2, r3
 8001102:	d207      	bcs.n	8001114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001104:	f007 facc 	bl	80086a0 <__errno>
 8001108:	4603      	mov	r3, r0
 800110a:	220c      	movs	r2, #12
 800110c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	e009      	b.n	8001128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <_sbrk+0x64>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800111a:	4b07      	ldr	r3, [pc, #28]	; (8001138 <_sbrk+0x64>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4413      	add	r3, r2
 8001122:	4a05      	ldr	r2, [pc, #20]	; (8001138 <_sbrk+0x64>)
 8001124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001126:	68fb      	ldr	r3, [r7, #12]
}
 8001128:	4618      	mov	r0, r3
 800112a:	3718      	adds	r7, #24
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20020000 	.word	0x20020000
 8001134:	00000400 	.word	0x00000400
 8001138:	200001f8 	.word	0x200001f8
 800113c:	200008f0 	.word	0x200008f0

08001140 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001144:	4b06      	ldr	r3, [pc, #24]	; (8001160 <SystemInit+0x20>)
 8001146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800114a:	4a05      	ldr	r2, [pc, #20]	; (8001160 <SystemInit+0x20>)
 800114c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001150:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001154:	bf00      	nop
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001164:	f8df d034 	ldr.w	sp, [pc, #52]	; 800119c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800116a:	490e      	ldr	r1, [pc, #56]	; (80011a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800116c:	4a0e      	ldr	r2, [pc, #56]	; (80011a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001170:	e002      	b.n	8001178 <LoopCopyDataInit>

08001172 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001172:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001174:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001176:	3304      	adds	r3, #4

08001178 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001178:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800117a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800117c:	d3f9      	bcc.n	8001172 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800117e:	4a0b      	ldr	r2, [pc, #44]	; (80011ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001180:	4c0b      	ldr	r4, [pc, #44]	; (80011b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001182:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001184:	e001      	b.n	800118a <LoopFillZerobss>

08001186 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001186:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001188:	3204      	adds	r2, #4

0800118a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800118a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800118c:	d3fb      	bcc.n	8001186 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800118e:	f7ff ffd7 	bl	8001140 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001192:	f007 fa8b 	bl	80086ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001196:	f7ff fb55 	bl	8000844 <main>
  bx  lr    
 800119a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800119c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011a4:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80011a8:	08008964 	.word	0x08008964
  ldr r2, =_sbss
 80011ac:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80011b0:	200008f0 	.word	0x200008f0

080011b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011b4:	e7fe      	b.n	80011b4 <ADC_IRQHandler>
	...

080011b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <HAL_Init+0x40>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4a0d      	ldr	r2, [pc, #52]	; (80011f8 <HAL_Init+0x40>)
 80011c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011c8:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <HAL_Init+0x40>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a0a      	ldr	r2, [pc, #40]	; (80011f8 <HAL_Init+0x40>)
 80011ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011d4:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <HAL_Init+0x40>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a07      	ldr	r2, [pc, #28]	; (80011f8 <HAL_Init+0x40>)
 80011da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011e0:	2003      	movs	r0, #3
 80011e2:	f000 fd4f 	bl	8001c84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011e6:	2000      	movs	r0, #0
 80011e8:	f000 f808 	bl	80011fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011ec:	f7ff fdc2 	bl	8000d74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023c00 	.word	0x40023c00

080011fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001204:	4b12      	ldr	r3, [pc, #72]	; (8001250 <HAL_InitTick+0x54>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b12      	ldr	r3, [pc, #72]	; (8001254 <HAL_InitTick+0x58>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	4619      	mov	r1, r3
 800120e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001212:	fbb3 f3f1 	udiv	r3, r3, r1
 8001216:	fbb2 f3f3 	udiv	r3, r2, r3
 800121a:	4618      	mov	r0, r3
 800121c:	f000 fd67 	bl	8001cee <HAL_SYSTICK_Config>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e00e      	b.n	8001248 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b0f      	cmp	r3, #15
 800122e:	d80a      	bhi.n	8001246 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001230:	2200      	movs	r2, #0
 8001232:	6879      	ldr	r1, [r7, #4]
 8001234:	f04f 30ff 	mov.w	r0, #4294967295
 8001238:	f000 fd2f 	bl	8001c9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800123c:	4a06      	ldr	r2, [pc, #24]	; (8001258 <HAL_InitTick+0x5c>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001242:	2300      	movs	r3, #0
 8001244:	e000      	b.n	8001248 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001246:	2301      	movs	r3, #1
}
 8001248:	4618      	mov	r0, r3
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20000000 	.word	0x20000000
 8001254:	20000008 	.word	0x20000008
 8001258:	20000004 	.word	0x20000004

0800125c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <HAL_IncTick+0x20>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	461a      	mov	r2, r3
 8001266:	4b06      	ldr	r3, [pc, #24]	; (8001280 <HAL_IncTick+0x24>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4413      	add	r3, r2
 800126c:	4a04      	ldr	r2, [pc, #16]	; (8001280 <HAL_IncTick+0x24>)
 800126e:	6013      	str	r3, [r2, #0]
}
 8001270:	bf00      	nop
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	20000008 	.word	0x20000008
 8001280:	200001fc 	.word	0x200001fc

08001284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return uwTick;
 8001288:	4b03      	ldr	r3, [pc, #12]	; (8001298 <HAL_GetTick+0x14>)
 800128a:	681b      	ldr	r3, [r3, #0]
}
 800128c:	4618      	mov	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	200001fc 	.word	0x200001fc

0800129c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012a4:	f7ff ffee 	bl	8001284 <HAL_GetTick>
 80012a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012b4:	d005      	beq.n	80012c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012b6:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <HAL_Delay+0x44>)
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	461a      	mov	r2, r3
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	4413      	add	r3, r2
 80012c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012c2:	bf00      	nop
 80012c4:	f7ff ffde 	bl	8001284 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d8f7      	bhi.n	80012c4 <HAL_Delay+0x28>
  {
  }
}
 80012d4:	bf00      	nop
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000008 	.word	0x20000008

080012e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d101      	bne.n	80012fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e033      	b.n	8001362 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d109      	bne.n	8001316 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff fd5e 	bl	8000dc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2200      	movs	r2, #0
 800130c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2200      	movs	r2, #0
 8001312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	f003 0310 	and.w	r3, r3, #16
 800131e:	2b00      	cmp	r3, #0
 8001320:	d118      	bne.n	8001354 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001326:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800132a:	f023 0302 	bic.w	r3, r3, #2
 800132e:	f043 0202 	orr.w	r2, r3, #2
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f000 fad8 	bl	80018ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2200      	movs	r2, #0
 8001340:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001346:	f023 0303 	bic.w	r3, r3, #3
 800134a:	f043 0201 	orr.w	r2, r3, #1
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	641a      	str	r2, [r3, #64]	; 0x40
 8001352:	e001      	b.n	8001358 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001360:	7bfb      	ldrb	r3, [r7, #15]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001374:	2300      	movs	r3, #0
 8001376:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800137e:	2b01      	cmp	r3, #1
 8001380:	d101      	bne.n	8001386 <HAL_ADC_Start+0x1a>
 8001382:	2302      	movs	r3, #2
 8001384:	e0b2      	b.n	80014ec <HAL_ADC_Start+0x180>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2201      	movs	r2, #1
 800138a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f003 0301 	and.w	r3, r3, #1
 8001398:	2b01      	cmp	r3, #1
 800139a:	d018      	beq.n	80013ce <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	689a      	ldr	r2, [r3, #8]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f042 0201 	orr.w	r2, r2, #1
 80013aa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80013ac:	4b52      	ldr	r3, [pc, #328]	; (80014f8 <HAL_ADC_Start+0x18c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a52      	ldr	r2, [pc, #328]	; (80014fc <HAL_ADC_Start+0x190>)
 80013b2:	fba2 2303 	umull	r2, r3, r2, r3
 80013b6:	0c9a      	lsrs	r2, r3, #18
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	4413      	add	r3, r2
 80013be:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80013c0:	e002      	b.n	80013c8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	3b01      	subs	r3, #1
 80013c6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d1f9      	bne.n	80013c2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 0301 	and.w	r3, r3, #1
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d17a      	bne.n	80014d2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013e4:	f023 0301 	bic.w	r3, r3, #1
 80013e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d007      	beq.n	800140e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001402:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001406:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001412:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001416:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800141a:	d106      	bne.n	800142a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001420:	f023 0206 	bic.w	r2, r3, #6
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	645a      	str	r2, [r3, #68]	; 0x44
 8001428:	e002      	b.n	8001430 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2200      	movs	r2, #0
 8001434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001438:	4b31      	ldr	r3, [pc, #196]	; (8001500 <HAL_ADC_Start+0x194>)
 800143a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001444:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f003 031f 	and.w	r3, r3, #31
 800144e:	2b00      	cmp	r3, #0
 8001450:	d12a      	bne.n	80014a8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a2b      	ldr	r2, [pc, #172]	; (8001504 <HAL_ADC_Start+0x198>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d015      	beq.n	8001488 <HAL_ADC_Start+0x11c>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a29      	ldr	r2, [pc, #164]	; (8001508 <HAL_ADC_Start+0x19c>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d105      	bne.n	8001472 <HAL_ADC_Start+0x106>
 8001466:	4b26      	ldr	r3, [pc, #152]	; (8001500 <HAL_ADC_Start+0x194>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f003 031f 	and.w	r3, r3, #31
 800146e:	2b00      	cmp	r3, #0
 8001470:	d00a      	beq.n	8001488 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a25      	ldr	r2, [pc, #148]	; (800150c <HAL_ADC_Start+0x1a0>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d136      	bne.n	80014ea <HAL_ADC_Start+0x17e>
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <HAL_ADC_Start+0x194>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f003 0310 	and.w	r3, r3, #16
 8001484:	2b00      	cmp	r3, #0
 8001486:	d130      	bne.n	80014ea <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d129      	bne.n	80014ea <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	689a      	ldr	r2, [r3, #8]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	e020      	b.n	80014ea <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a15      	ldr	r2, [pc, #84]	; (8001504 <HAL_ADC_Start+0x198>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d11b      	bne.n	80014ea <HAL_ADC_Start+0x17e>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d114      	bne.n	80014ea <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	689a      	ldr	r2, [r3, #8]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	e00b      	b.n	80014ea <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	f043 0210 	orr.w	r2, r3, #16
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014e2:	f043 0201 	orr.w	r2, r3, #1
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	20000000 	.word	0x20000000
 80014fc:	431bde83 	.word	0x431bde83
 8001500:	40012300 	.word	0x40012300
 8001504:	40012000 	.word	0x40012000
 8001508:	40012100 	.word	0x40012100
 800150c:	40012200 	.word	0x40012200

08001510 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800151e:	2b01      	cmp	r3, #1
 8001520:	d101      	bne.n	8001526 <HAL_ADC_Stop+0x16>
 8001522:	2302      	movs	r3, #2
 8001524:	e021      	b.n	800156a <HAL_ADC_Stop+0x5a>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2201      	movs	r2, #1
 800152a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	689a      	ldr	r2, [r3, #8]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f022 0201 	bic.w	r2, r2, #1
 800153c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f003 0301 	and.w	r3, r3, #1
 8001548:	2b00      	cmp	r3, #0
 800154a:	d109      	bne.n	8001560 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001554:	f023 0301 	bic.w	r3, r3, #1
 8001558:	f043 0201 	orr.w	r2, r3, #1
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b084      	sub	sp, #16
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
 800157e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800158e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001592:	d113      	bne.n	80015bc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800159e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015a2:	d10b      	bne.n	80015bc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a8:	f043 0220 	orr.w	r2, r3, #32
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e063      	b.n	8001684 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80015bc:	f7ff fe62 	bl	8001284 <HAL_GetTick>
 80015c0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80015c2:	e021      	b.n	8001608 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015ca:	d01d      	beq.n	8001608 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d007      	beq.n	80015e2 <HAL_ADC_PollForConversion+0x6c>
 80015d2:	f7ff fe57 	bl	8001284 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d212      	bcs.n	8001608 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d00b      	beq.n	8001608 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f4:	f043 0204 	orr.w	r2, r3, #4
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e03d      	b.n	8001684 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0302 	and.w	r3, r3, #2
 8001612:	2b02      	cmp	r3, #2
 8001614:	d1d6      	bne.n	80015c4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f06f 0212 	mvn.w	r2, #18
 800161e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001636:	2b00      	cmp	r3, #0
 8001638:	d123      	bne.n	8001682 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800163e:	2b00      	cmp	r3, #0
 8001640:	d11f      	bne.n	8001682 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001648:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800164c:	2b00      	cmp	r3, #0
 800164e:	d006      	beq.n	800165e <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800165a:	2b00      	cmp	r3, #0
 800165c:	d111      	bne.n	8001682 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001662:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d105      	bne.n	8001682 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167a:	f043 0201 	orr.w	r2, r3, #1
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800169a:	4618      	mov	r0, r3
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80016b2:	2300      	movs	r3, #0
 80016b4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d101      	bne.n	80016c4 <HAL_ADC_ConfigChannel+0x1c>
 80016c0:	2302      	movs	r3, #2
 80016c2:	e105      	b.n	80018d0 <HAL_ADC_ConfigChannel+0x228>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2201      	movs	r2, #1
 80016c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b09      	cmp	r3, #9
 80016d2:	d925      	bls.n	8001720 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68d9      	ldr	r1, [r3, #12]
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	461a      	mov	r2, r3
 80016e2:	4613      	mov	r3, r2
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	4413      	add	r3, r2
 80016e8:	3b1e      	subs	r3, #30
 80016ea:	2207      	movs	r2, #7
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	43da      	mvns	r2, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	400a      	ands	r2, r1
 80016f8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	68d9      	ldr	r1, [r3, #12]
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	4603      	mov	r3, r0
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	4403      	add	r3, r0
 8001712:	3b1e      	subs	r3, #30
 8001714:	409a      	lsls	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	430a      	orrs	r2, r1
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	e022      	b.n	8001766 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6919      	ldr	r1, [r3, #16]
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	b29b      	uxth	r3, r3
 800172c:	461a      	mov	r2, r3
 800172e:	4613      	mov	r3, r2
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	4413      	add	r3, r2
 8001734:	2207      	movs	r2, #7
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	43da      	mvns	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	400a      	ands	r2, r1
 8001742:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	6919      	ldr	r1, [r3, #16]
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	b29b      	uxth	r3, r3
 8001754:	4618      	mov	r0, r3
 8001756:	4603      	mov	r3, r0
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	4403      	add	r3, r0
 800175c:	409a      	lsls	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	430a      	orrs	r2, r1
 8001764:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b06      	cmp	r3, #6
 800176c:	d824      	bhi.n	80017b8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685a      	ldr	r2, [r3, #4]
 8001778:	4613      	mov	r3, r2
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	3b05      	subs	r3, #5
 8001780:	221f      	movs	r2, #31
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	400a      	ands	r2, r1
 800178e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	b29b      	uxth	r3, r3
 800179c:	4618      	mov	r0, r3
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	3b05      	subs	r3, #5
 80017aa:	fa00 f203 	lsl.w	r2, r0, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	430a      	orrs	r2, r1
 80017b4:	635a      	str	r2, [r3, #52]	; 0x34
 80017b6:	e04c      	b.n	8001852 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b0c      	cmp	r3, #12
 80017be:	d824      	bhi.n	800180a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685a      	ldr	r2, [r3, #4]
 80017ca:	4613      	mov	r3, r2
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	3b23      	subs	r3, #35	; 0x23
 80017d2:	221f      	movs	r2, #31
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43da      	mvns	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	400a      	ands	r2, r1
 80017e0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	4618      	mov	r0, r3
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685a      	ldr	r2, [r3, #4]
 80017f4:	4613      	mov	r3, r2
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	4413      	add	r3, r2
 80017fa:	3b23      	subs	r3, #35	; 0x23
 80017fc:	fa00 f203 	lsl.w	r2, r0, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	430a      	orrs	r2, r1
 8001806:	631a      	str	r2, [r3, #48]	; 0x30
 8001808:	e023      	b.n	8001852 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685a      	ldr	r2, [r3, #4]
 8001814:	4613      	mov	r3, r2
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	4413      	add	r3, r2
 800181a:	3b41      	subs	r3, #65	; 0x41
 800181c:	221f      	movs	r2, #31
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43da      	mvns	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	400a      	ands	r2, r1
 800182a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	b29b      	uxth	r3, r3
 8001838:	4618      	mov	r0, r3
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685a      	ldr	r2, [r3, #4]
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	3b41      	subs	r3, #65	; 0x41
 8001846:	fa00 f203 	lsl.w	r2, r0, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	430a      	orrs	r2, r1
 8001850:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001852:	4b22      	ldr	r3, [pc, #136]	; (80018dc <HAL_ADC_ConfigChannel+0x234>)
 8001854:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a21      	ldr	r2, [pc, #132]	; (80018e0 <HAL_ADC_ConfigChannel+0x238>)
 800185c:	4293      	cmp	r3, r2
 800185e:	d109      	bne.n	8001874 <HAL_ADC_ConfigChannel+0x1cc>
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b12      	cmp	r3, #18
 8001866:	d105      	bne.n	8001874 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a19      	ldr	r2, [pc, #100]	; (80018e0 <HAL_ADC_ConfigChannel+0x238>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d123      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x21e>
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2b10      	cmp	r3, #16
 8001884:	d003      	beq.n	800188e <HAL_ADC_ConfigChannel+0x1e6>
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2b11      	cmp	r3, #17
 800188c:	d11b      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b10      	cmp	r3, #16
 80018a0:	d111      	bne.n	80018c6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018a2:	4b10      	ldr	r3, [pc, #64]	; (80018e4 <HAL_ADC_ConfigChannel+0x23c>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a10      	ldr	r2, [pc, #64]	; (80018e8 <HAL_ADC_ConfigChannel+0x240>)
 80018a8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ac:	0c9a      	lsrs	r2, r3, #18
 80018ae:	4613      	mov	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80018b8:	e002      	b.n	80018c0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	3b01      	subs	r3, #1
 80018be:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1f9      	bne.n	80018ba <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	40012300 	.word	0x40012300
 80018e0:	40012000 	.word	0x40012000
 80018e4:	20000000 	.word	0x20000000
 80018e8:	431bde83 	.word	0x431bde83

080018ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018f4:	4b79      	ldr	r3, [pc, #484]	; (8001adc <ADC_Init+0x1f0>)
 80018f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	431a      	orrs	r2, r3
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	685a      	ldr	r2, [r3, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001920:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	6859      	ldr	r1, [r3, #4]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	691b      	ldr	r3, [r3, #16]
 800192c:	021a      	lsls	r2, r3, #8
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	430a      	orrs	r2, r1
 8001934:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001944:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	6859      	ldr	r1, [r3, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	430a      	orrs	r2, r1
 8001956:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	689a      	ldr	r2, [r3, #8]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001966:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	6899      	ldr	r1, [r3, #8]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	68da      	ldr	r2, [r3, #12]
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	430a      	orrs	r2, r1
 8001978:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197e:	4a58      	ldr	r2, [pc, #352]	; (8001ae0 <ADC_Init+0x1f4>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d022      	beq.n	80019ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	689a      	ldr	r2, [r3, #8]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001992:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6899      	ldr	r1, [r3, #8]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	430a      	orrs	r2, r1
 80019a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6899      	ldr	r1, [r3, #8]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	e00f      	b.n	80019ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80019d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	689a      	ldr	r2, [r3, #8]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0202 	bic.w	r2, r2, #2
 80019f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6899      	ldr	r1, [r3, #8]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	7e1b      	ldrb	r3, [r3, #24]
 8001a04:	005a      	lsls	r2, r3, #1
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d01b      	beq.n	8001a50 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	685a      	ldr	r2, [r3, #4]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a26:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685a      	ldr	r2, [r3, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001a36:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6859      	ldr	r1, [r3, #4]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a42:	3b01      	subs	r3, #1
 8001a44:	035a      	lsls	r2, r3, #13
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	e007      	b.n	8001a60 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001a6e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	051a      	lsls	r2, r3, #20
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	430a      	orrs	r2, r1
 8001a84:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001a94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	6899      	ldr	r1, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001aa2:	025a      	lsls	r2, r3, #9
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689a      	ldr	r2, [r3, #8]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	6899      	ldr	r1, [r3, #8]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	029a      	lsls	r2, r3, #10
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	430a      	orrs	r2, r1
 8001ace:	609a      	str	r2, [r3, #8]
}
 8001ad0:	bf00      	nop
 8001ad2:	3714      	adds	r7, #20
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	40012300 	.word	0x40012300
 8001ae0:	0f000001 	.word	0x0f000001

08001ae4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b00:	4013      	ands	r3, r2
 8001b02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b16:	4a04      	ldr	r2, [pc, #16]	; (8001b28 <__NVIC_SetPriorityGrouping+0x44>)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	60d3      	str	r3, [r2, #12]
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b30:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <__NVIC_GetPriorityGrouping+0x18>)
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	0a1b      	lsrs	r3, r3, #8
 8001b36:	f003 0307 	and.w	r3, r3, #7
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	db0b      	blt.n	8001b72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	f003 021f 	and.w	r2, r3, #31
 8001b60:	4907      	ldr	r1, [pc, #28]	; (8001b80 <__NVIC_EnableIRQ+0x38>)
 8001b62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b66:	095b      	lsrs	r3, r3, #5
 8001b68:	2001      	movs	r0, #1
 8001b6a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b72:	bf00      	nop
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	e000e100 	.word	0xe000e100

08001b84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	6039      	str	r1, [r7, #0]
 8001b8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	db0a      	blt.n	8001bae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	b2da      	uxtb	r2, r3
 8001b9c:	490c      	ldr	r1, [pc, #48]	; (8001bd0 <__NVIC_SetPriority+0x4c>)
 8001b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba2:	0112      	lsls	r2, r2, #4
 8001ba4:	b2d2      	uxtb	r2, r2
 8001ba6:	440b      	add	r3, r1
 8001ba8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bac:	e00a      	b.n	8001bc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	b2da      	uxtb	r2, r3
 8001bb2:	4908      	ldr	r1, [pc, #32]	; (8001bd4 <__NVIC_SetPriority+0x50>)
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	f003 030f 	and.w	r3, r3, #15
 8001bba:	3b04      	subs	r3, #4
 8001bbc:	0112      	lsls	r2, r2, #4
 8001bbe:	b2d2      	uxtb	r2, r2
 8001bc0:	440b      	add	r3, r1
 8001bc2:	761a      	strb	r2, [r3, #24]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	e000e100 	.word	0xe000e100
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b089      	sub	sp, #36	; 0x24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bec:	69fb      	ldr	r3, [r7, #28]
 8001bee:	f1c3 0307 	rsb	r3, r3, #7
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	bf28      	it	cs
 8001bf6:	2304      	movcs	r3, #4
 8001bf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	2b06      	cmp	r3, #6
 8001c00:	d902      	bls.n	8001c08 <NVIC_EncodePriority+0x30>
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3b03      	subs	r3, #3
 8001c06:	e000      	b.n	8001c0a <NVIC_EncodePriority+0x32>
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43da      	mvns	r2, r3
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	401a      	ands	r2, r3
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c20:	f04f 31ff 	mov.w	r1, #4294967295
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	fa01 f303 	lsl.w	r3, r1, r3
 8001c2a:	43d9      	mvns	r1, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c30:	4313      	orrs	r3, r2
         );
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3724      	adds	r7, #36	; 0x24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	3b01      	subs	r3, #1
 8001c4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c50:	d301      	bcc.n	8001c56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c52:	2301      	movs	r3, #1
 8001c54:	e00f      	b.n	8001c76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c56:	4a0a      	ldr	r2, [pc, #40]	; (8001c80 <SysTick_Config+0x40>)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c5e:	210f      	movs	r1, #15
 8001c60:	f04f 30ff 	mov.w	r0, #4294967295
 8001c64:	f7ff ff8e 	bl	8001b84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c68:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <SysTick_Config+0x40>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c6e:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <SysTick_Config+0x40>)
 8001c70:	2207      	movs	r2, #7
 8001c72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	e000e010 	.word	0xe000e010

08001c84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff ff29 	bl	8001ae4 <__NVIC_SetPriorityGrouping>
}
 8001c92:	bf00      	nop
 8001c94:	3708      	adds	r7, #8
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b086      	sub	sp, #24
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	60b9      	str	r1, [r7, #8]
 8001ca4:	607a      	str	r2, [r7, #4]
 8001ca6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cac:	f7ff ff3e 	bl	8001b2c <__NVIC_GetPriorityGrouping>
 8001cb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb2:	687a      	ldr	r2, [r7, #4]
 8001cb4:	68b9      	ldr	r1, [r7, #8]
 8001cb6:	6978      	ldr	r0, [r7, #20]
 8001cb8:	f7ff ff8e 	bl	8001bd8 <NVIC_EncodePriority>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc2:	4611      	mov	r1, r2
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f7ff ff5d 	bl	8001b84 <__NVIC_SetPriority>
}
 8001cca:	bf00      	nop
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b082      	sub	sp, #8
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	4603      	mov	r3, r0
 8001cda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff ff31 	bl	8001b48 <__NVIC_EnableIRQ>
}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f7ff ffa2 	bl	8001c40 <SysTick_Config>
 8001cfc:	4603      	mov	r3, r0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b089      	sub	sp, #36	; 0x24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	61fb      	str	r3, [r7, #28]
 8001d22:	e16b      	b.n	8001ffc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d24:	2201      	movs	r2, #1
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	697a      	ldr	r2, [r7, #20]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	f040 815a 	bne.w	8001ff6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d005      	beq.n	8001d5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d130      	bne.n	8001dbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	2203      	movs	r2, #3
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	69ba      	ldr	r2, [r7, #24]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	68da      	ldr	r2, [r3, #12]
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	69ba      	ldr	r2, [r7, #24]
 8001d88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d90:	2201      	movs	r2, #1
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	091b      	lsrs	r3, r3, #4
 8001da6:	f003 0201 	and.w	r2, r3, #1
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f003 0303 	and.w	r3, r3, #3
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d017      	beq.n	8001df8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68db      	ldr	r3, [r3, #12]
 8001dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	689a      	ldr	r2, [r3, #8]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4313      	orrs	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f003 0303 	and.w	r3, r3, #3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d123      	bne.n	8001e4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	08da      	lsrs	r2, r3, #3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3208      	adds	r2, #8
 8001e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	f003 0307 	and.w	r3, r3, #7
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	220f      	movs	r2, #15
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	691a      	ldr	r2, [r3, #16]
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	08da      	lsrs	r2, r3, #3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3208      	adds	r2, #8
 8001e46:	69b9      	ldr	r1, [r7, #24]
 8001e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 0203 	and.w	r2, r3, #3
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	f000 80b4 	beq.w	8001ff6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	4b60      	ldr	r3, [pc, #384]	; (8002014 <HAL_GPIO_Init+0x30c>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	4a5f      	ldr	r2, [pc, #380]	; (8002014 <HAL_GPIO_Init+0x30c>)
 8001e98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e9c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9e:	4b5d      	ldr	r3, [pc, #372]	; (8002014 <HAL_GPIO_Init+0x30c>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eaa:	4a5b      	ldr	r2, [pc, #364]	; (8002018 <HAL_GPIO_Init+0x310>)
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	089b      	lsrs	r3, r3, #2
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	f003 0303 	and.w	r3, r3, #3
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4a52      	ldr	r2, [pc, #328]	; (800201c <HAL_GPIO_Init+0x314>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d02b      	beq.n	8001f2e <HAL_GPIO_Init+0x226>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4a51      	ldr	r2, [pc, #324]	; (8002020 <HAL_GPIO_Init+0x318>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d025      	beq.n	8001f2a <HAL_GPIO_Init+0x222>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4a50      	ldr	r2, [pc, #320]	; (8002024 <HAL_GPIO_Init+0x31c>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d01f      	beq.n	8001f26 <HAL_GPIO_Init+0x21e>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4a4f      	ldr	r2, [pc, #316]	; (8002028 <HAL_GPIO_Init+0x320>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d019      	beq.n	8001f22 <HAL_GPIO_Init+0x21a>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4e      	ldr	r2, [pc, #312]	; (800202c <HAL_GPIO_Init+0x324>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d013      	beq.n	8001f1e <HAL_GPIO_Init+0x216>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4d      	ldr	r2, [pc, #308]	; (8002030 <HAL_GPIO_Init+0x328>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d00d      	beq.n	8001f1a <HAL_GPIO_Init+0x212>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a4c      	ldr	r2, [pc, #304]	; (8002034 <HAL_GPIO_Init+0x32c>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d007      	beq.n	8001f16 <HAL_GPIO_Init+0x20e>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a4b      	ldr	r2, [pc, #300]	; (8002038 <HAL_GPIO_Init+0x330>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d101      	bne.n	8001f12 <HAL_GPIO_Init+0x20a>
 8001f0e:	2307      	movs	r3, #7
 8001f10:	e00e      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f12:	2308      	movs	r3, #8
 8001f14:	e00c      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f16:	2306      	movs	r3, #6
 8001f18:	e00a      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1a:	2305      	movs	r3, #5
 8001f1c:	e008      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f1e:	2304      	movs	r3, #4
 8001f20:	e006      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f22:	2303      	movs	r3, #3
 8001f24:	e004      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e002      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e000      	b.n	8001f30 <HAL_GPIO_Init+0x228>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	69fa      	ldr	r2, [r7, #28]
 8001f32:	f002 0203 	and.w	r2, r2, #3
 8001f36:	0092      	lsls	r2, r2, #2
 8001f38:	4093      	lsls	r3, r2
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f40:	4935      	ldr	r1, [pc, #212]	; (8002018 <HAL_GPIO_Init+0x310>)
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	089b      	lsrs	r3, r3, #2
 8001f46:	3302      	adds	r3, #2
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f4e:	4b3b      	ldr	r3, [pc, #236]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	43db      	mvns	r3, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001f6a:	69ba      	ldr	r2, [r7, #24]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f72:	4a32      	ldr	r2, [pc, #200]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f74:	69bb      	ldr	r3, [r7, #24]
 8001f76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f78:	4b30      	ldr	r3, [pc, #192]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	69ba      	ldr	r2, [r7, #24]
 8001f84:	4013      	ands	r3, r2
 8001f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f9c:	4a27      	ldr	r2, [pc, #156]	; (800203c <HAL_GPIO_Init+0x334>)
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fa2:	4b26      	ldr	r3, [pc, #152]	; (800203c <HAL_GPIO_Init+0x334>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	; (800203c <HAL_GPIO_Init+0x334>)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001fcc:	4b1b      	ldr	r3, [pc, #108]	; (800203c <HAL_GPIO_Init+0x334>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	4013      	ands	r3, r2
 8001fda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d003      	beq.n	8001ff0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ff0:	4a12      	ldr	r2, [pc, #72]	; (800203c <HAL_GPIO_Init+0x334>)
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	61fb      	str	r3, [r7, #28]
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	2b0f      	cmp	r3, #15
 8002000:	f67f ae90 	bls.w	8001d24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002004:	bf00      	nop
 8002006:	bf00      	nop
 8002008:	3724      	adds	r7, #36	; 0x24
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	40023800 	.word	0x40023800
 8002018:	40013800 	.word	0x40013800
 800201c:	40020000 	.word	0x40020000
 8002020:	40020400 	.word	0x40020400
 8002024:	40020800 	.word	0x40020800
 8002028:	40020c00 	.word	0x40020c00
 800202c:	40021000 	.word	0x40021000
 8002030:	40021400 	.word	0x40021400
 8002034:	40021800 	.word	0x40021800
 8002038:	40021c00 	.word	0x40021c00
 800203c:	40013c00 	.word	0x40013c00

08002040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
 800204c:	4613      	mov	r3, r2
 800204e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002050:	787b      	ldrb	r3, [r7, #1]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002056:	887a      	ldrh	r2, [r7, #2]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800205c:	e003      	b.n	8002066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	041a      	lsls	r2, r3, #16
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	619a      	str	r2, [r3, #24]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr

08002072 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002072:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002074:	b08f      	sub	sp, #60	; 0x3c
 8002076:	af0a      	add	r7, sp, #40	; 0x28
 8002078:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d101      	bne.n	8002084 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002080:	2301      	movs	r3, #1
 8002082:	e054      	b.n	800212e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8002090:	b2db      	uxtb	r3, r3
 8002092:	2b00      	cmp	r3, #0
 8002094:	d106      	bne.n	80020a4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f006 f854 	bl	800814c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2203      	movs	r2, #3
 80020a8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d102      	bne.n	80020be <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f003 f883 	bl	80051ce <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	603b      	str	r3, [r7, #0]
 80020ce:	687e      	ldr	r6, [r7, #4]
 80020d0:	466d      	mov	r5, sp
 80020d2:	f106 0410 	add.w	r4, r6, #16
 80020d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020de:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020e2:	e885 0003 	stmia.w	r5, {r0, r1}
 80020e6:	1d33      	adds	r3, r6, #4
 80020e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ea:	6838      	ldr	r0, [r7, #0]
 80020ec:	f002 fffd 	bl	80050ea <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2101      	movs	r1, #1
 80020f6:	4618      	mov	r0, r3
 80020f8:	f003 f87a 	bl	80051f0 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	603b      	str	r3, [r7, #0]
 8002102:	687e      	ldr	r6, [r7, #4]
 8002104:	466d      	mov	r5, sp
 8002106:	f106 0410 	add.w	r4, r6, #16
 800210a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800210c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800210e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002112:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002116:	e885 0003 	stmia.w	r5, {r0, r1}
 800211a:	1d33      	adds	r3, r6, #4
 800211c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800211e:	6838      	ldr	r0, [r7, #0]
 8002120:	f003 fa02 	bl	8005528 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002136 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8002136:	b590      	push	{r4, r7, lr}
 8002138:	b089      	sub	sp, #36	; 0x24
 800213a:	af04      	add	r7, sp, #16
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	4608      	mov	r0, r1
 8002140:	4611      	mov	r1, r2
 8002142:	461a      	mov	r2, r3
 8002144:	4603      	mov	r3, r0
 8002146:	70fb      	strb	r3, [r7, #3]
 8002148:	460b      	mov	r3, r1
 800214a:	70bb      	strb	r3, [r7, #2]
 800214c:	4613      	mov	r3, r2
 800214e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_HCD_HC_Init+0x28>
 800215a:	2302      	movs	r3, #2
 800215c:	e076      	b.n	800224c <HAL_HCD_HC_Init+0x116>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8002166:	78fb      	ldrb	r3, [r7, #3]
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	212c      	movs	r1, #44	; 0x2c
 800216c:	fb01 f303 	mul.w	r3, r1, r3
 8002170:	4413      	add	r3, r2
 8002172:	333d      	adds	r3, #61	; 0x3d
 8002174:	2200      	movs	r2, #0
 8002176:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002178:	78fb      	ldrb	r3, [r7, #3]
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	212c      	movs	r1, #44	; 0x2c
 800217e:	fb01 f303 	mul.w	r3, r1, r3
 8002182:	4413      	add	r3, r2
 8002184:	3338      	adds	r3, #56	; 0x38
 8002186:	787a      	ldrb	r2, [r7, #1]
 8002188:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800218a:	78fb      	ldrb	r3, [r7, #3]
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	212c      	movs	r1, #44	; 0x2c
 8002190:	fb01 f303 	mul.w	r3, r1, r3
 8002194:	4413      	add	r3, r2
 8002196:	3340      	adds	r3, #64	; 0x40
 8002198:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800219a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800219c:	78fb      	ldrb	r3, [r7, #3]
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	212c      	movs	r1, #44	; 0x2c
 80021a2:	fb01 f303 	mul.w	r3, r1, r3
 80021a6:	4413      	add	r3, r2
 80021a8:	3339      	adds	r3, #57	; 0x39
 80021aa:	78fa      	ldrb	r2, [r7, #3]
 80021ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80021ae:	78fb      	ldrb	r3, [r7, #3]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	212c      	movs	r1, #44	; 0x2c
 80021b4:	fb01 f303 	mul.w	r3, r1, r3
 80021b8:	4413      	add	r3, r2
 80021ba:	333f      	adds	r3, #63	; 0x3f
 80021bc:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80021c0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80021c2:	78fb      	ldrb	r3, [r7, #3]
 80021c4:	78ba      	ldrb	r2, [r7, #2]
 80021c6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80021ca:	b2d0      	uxtb	r0, r2
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	212c      	movs	r1, #44	; 0x2c
 80021d0:	fb01 f303 	mul.w	r3, r1, r3
 80021d4:	4413      	add	r3, r2
 80021d6:	333a      	adds	r3, #58	; 0x3a
 80021d8:	4602      	mov	r2, r0
 80021da:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80021dc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	da09      	bge.n	80021f8 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80021e4:	78fb      	ldrb	r3, [r7, #3]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	212c      	movs	r1, #44	; 0x2c
 80021ea:	fb01 f303 	mul.w	r3, r1, r3
 80021ee:	4413      	add	r3, r2
 80021f0:	333b      	adds	r3, #59	; 0x3b
 80021f2:	2201      	movs	r2, #1
 80021f4:	701a      	strb	r2, [r3, #0]
 80021f6:	e008      	b.n	800220a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80021f8:	78fb      	ldrb	r3, [r7, #3]
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	212c      	movs	r1, #44	; 0x2c
 80021fe:	fb01 f303 	mul.w	r3, r1, r3
 8002202:	4413      	add	r3, r2
 8002204:	333b      	adds	r3, #59	; 0x3b
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800220a:	78fb      	ldrb	r3, [r7, #3]
 800220c:	687a      	ldr	r2, [r7, #4]
 800220e:	212c      	movs	r1, #44	; 0x2c
 8002210:	fb01 f303 	mul.w	r3, r1, r3
 8002214:	4413      	add	r3, r2
 8002216:	333c      	adds	r3, #60	; 0x3c
 8002218:	f897 2020 	ldrb.w	r2, [r7, #32]
 800221c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6818      	ldr	r0, [r3, #0]
 8002222:	787c      	ldrb	r4, [r7, #1]
 8002224:	78ba      	ldrb	r2, [r7, #2]
 8002226:	78f9      	ldrb	r1, [r7, #3]
 8002228:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800222a:	9302      	str	r3, [sp, #8]
 800222c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	4623      	mov	r3, r4
 800223a:	f003 fafb 	bl	8005834 <USB_HC_Init>
 800223e:	4603      	mov	r3, r0
 8002240:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800224a:	7bfb      	ldrb	r3, [r7, #15]
}
 800224c:	4618      	mov	r0, r3
 800224e:	3714      	adds	r7, #20
 8002250:	46bd      	mov	sp, r7
 8002252:	bd90      	pop	{r4, r7, pc}

08002254 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8002260:	2300      	movs	r3, #0
 8002262:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800226a:	2b01      	cmp	r3, #1
 800226c:	d101      	bne.n	8002272 <HAL_HCD_HC_Halt+0x1e>
 800226e:	2302      	movs	r3, #2
 8002270:	e00f      	b.n	8002292 <HAL_HCD_HC_Halt+0x3e>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2201      	movs	r2, #1
 8002276:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	78fa      	ldrb	r2, [r7, #3]
 8002280:	4611      	mov	r1, r2
 8002282:	4618      	mov	r0, r3
 8002284:	f003 fd4b 	bl	8005d1e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	4608      	mov	r0, r1
 80022a6:	4611      	mov	r1, r2
 80022a8:	461a      	mov	r2, r3
 80022aa:	4603      	mov	r3, r0
 80022ac:	70fb      	strb	r3, [r7, #3]
 80022ae:	460b      	mov	r3, r1
 80022b0:	70bb      	strb	r3, [r7, #2]
 80022b2:	4613      	mov	r3, r2
 80022b4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80022b6:	78fb      	ldrb	r3, [r7, #3]
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	212c      	movs	r1, #44	; 0x2c
 80022bc:	fb01 f303 	mul.w	r3, r1, r3
 80022c0:	4413      	add	r3, r2
 80022c2:	333b      	adds	r3, #59	; 0x3b
 80022c4:	78ba      	ldrb	r2, [r7, #2]
 80022c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80022c8:	78fb      	ldrb	r3, [r7, #3]
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	212c      	movs	r1, #44	; 0x2c
 80022ce:	fb01 f303 	mul.w	r3, r1, r3
 80022d2:	4413      	add	r3, r2
 80022d4:	333f      	adds	r3, #63	; 0x3f
 80022d6:	787a      	ldrb	r2, [r7, #1]
 80022d8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80022da:	7c3b      	ldrb	r3, [r7, #16]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d112      	bne.n	8002306 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80022e0:	78fb      	ldrb	r3, [r7, #3]
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	212c      	movs	r1, #44	; 0x2c
 80022e6:	fb01 f303 	mul.w	r3, r1, r3
 80022ea:	4413      	add	r3, r2
 80022ec:	3342      	adds	r3, #66	; 0x42
 80022ee:	2203      	movs	r2, #3
 80022f0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80022f2:	78fb      	ldrb	r3, [r7, #3]
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	212c      	movs	r1, #44	; 0x2c
 80022f8:	fb01 f303 	mul.w	r3, r1, r3
 80022fc:	4413      	add	r3, r2
 80022fe:	333d      	adds	r3, #61	; 0x3d
 8002300:	7f3a      	ldrb	r2, [r7, #28]
 8002302:	701a      	strb	r2, [r3, #0]
 8002304:	e008      	b.n	8002318 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	212c      	movs	r1, #44	; 0x2c
 800230c:	fb01 f303 	mul.w	r3, r1, r3
 8002310:	4413      	add	r3, r2
 8002312:	3342      	adds	r3, #66	; 0x42
 8002314:	2202      	movs	r2, #2
 8002316:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002318:	787b      	ldrb	r3, [r7, #1]
 800231a:	2b03      	cmp	r3, #3
 800231c:	f200 80c6 	bhi.w	80024ac <HAL_HCD_HC_SubmitRequest+0x210>
 8002320:	a201      	add	r2, pc, #4	; (adr r2, 8002328 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8002322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002326:	bf00      	nop
 8002328:	08002339 	.word	0x08002339
 800232c:	08002499 	.word	0x08002499
 8002330:	0800239d 	.word	0x0800239d
 8002334:	0800241b 	.word	0x0800241b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8002338:	7c3b      	ldrb	r3, [r7, #16]
 800233a:	2b01      	cmp	r3, #1
 800233c:	f040 80b8 	bne.w	80024b0 <HAL_HCD_HC_SubmitRequest+0x214>
 8002340:	78bb      	ldrb	r3, [r7, #2]
 8002342:	2b00      	cmp	r3, #0
 8002344:	f040 80b4 	bne.w	80024b0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8002348:	8b3b      	ldrh	r3, [r7, #24]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d108      	bne.n	8002360 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800234e:	78fb      	ldrb	r3, [r7, #3]
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	212c      	movs	r1, #44	; 0x2c
 8002354:	fb01 f303 	mul.w	r3, r1, r3
 8002358:	4413      	add	r3, r2
 800235a:	3355      	adds	r3, #85	; 0x55
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002360:	78fb      	ldrb	r3, [r7, #3]
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	212c      	movs	r1, #44	; 0x2c
 8002366:	fb01 f303 	mul.w	r3, r1, r3
 800236a:	4413      	add	r3, r2
 800236c:	3355      	adds	r3, #85	; 0x55
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d109      	bne.n	8002388 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002374:	78fb      	ldrb	r3, [r7, #3]
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	212c      	movs	r1, #44	; 0x2c
 800237a:	fb01 f303 	mul.w	r3, r1, r3
 800237e:	4413      	add	r3, r2
 8002380:	3342      	adds	r3, #66	; 0x42
 8002382:	2200      	movs	r2, #0
 8002384:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002386:	e093      	b.n	80024b0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002388:	78fb      	ldrb	r3, [r7, #3]
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	212c      	movs	r1, #44	; 0x2c
 800238e:	fb01 f303 	mul.w	r3, r1, r3
 8002392:	4413      	add	r3, r2
 8002394:	3342      	adds	r3, #66	; 0x42
 8002396:	2202      	movs	r2, #2
 8002398:	701a      	strb	r2, [r3, #0]
      break;
 800239a:	e089      	b.n	80024b0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800239c:	78bb      	ldrb	r3, [r7, #2]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d11d      	bne.n	80023de <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80023a2:	78fb      	ldrb	r3, [r7, #3]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	212c      	movs	r1, #44	; 0x2c
 80023a8:	fb01 f303 	mul.w	r3, r1, r3
 80023ac:	4413      	add	r3, r2
 80023ae:	3355      	adds	r3, #85	; 0x55
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d109      	bne.n	80023ca <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	212c      	movs	r1, #44	; 0x2c
 80023bc:	fb01 f303 	mul.w	r3, r1, r3
 80023c0:	4413      	add	r3, r2
 80023c2:	3342      	adds	r3, #66	; 0x42
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80023c8:	e073      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80023ca:	78fb      	ldrb	r3, [r7, #3]
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	212c      	movs	r1, #44	; 0x2c
 80023d0:	fb01 f303 	mul.w	r3, r1, r3
 80023d4:	4413      	add	r3, r2
 80023d6:	3342      	adds	r3, #66	; 0x42
 80023d8:	2202      	movs	r2, #2
 80023da:	701a      	strb	r2, [r3, #0]
      break;
 80023dc:	e069      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80023de:	78fb      	ldrb	r3, [r7, #3]
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	212c      	movs	r1, #44	; 0x2c
 80023e4:	fb01 f303 	mul.w	r3, r1, r3
 80023e8:	4413      	add	r3, r2
 80023ea:	3354      	adds	r3, #84	; 0x54
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d109      	bne.n	8002406 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80023f2:	78fb      	ldrb	r3, [r7, #3]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	212c      	movs	r1, #44	; 0x2c
 80023f8:	fb01 f303 	mul.w	r3, r1, r3
 80023fc:	4413      	add	r3, r2
 80023fe:	3342      	adds	r3, #66	; 0x42
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
      break;
 8002404:	e055      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002406:	78fb      	ldrb	r3, [r7, #3]
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	212c      	movs	r1, #44	; 0x2c
 800240c:	fb01 f303 	mul.w	r3, r1, r3
 8002410:	4413      	add	r3, r2
 8002412:	3342      	adds	r3, #66	; 0x42
 8002414:	2202      	movs	r2, #2
 8002416:	701a      	strb	r2, [r3, #0]
      break;
 8002418:	e04b      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800241a:	78bb      	ldrb	r3, [r7, #2]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d11d      	bne.n	800245c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	212c      	movs	r1, #44	; 0x2c
 8002426:	fb01 f303 	mul.w	r3, r1, r3
 800242a:	4413      	add	r3, r2
 800242c:	3355      	adds	r3, #85	; 0x55
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d109      	bne.n	8002448 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002434:	78fb      	ldrb	r3, [r7, #3]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	212c      	movs	r1, #44	; 0x2c
 800243a:	fb01 f303 	mul.w	r3, r1, r3
 800243e:	4413      	add	r3, r2
 8002440:	3342      	adds	r3, #66	; 0x42
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002446:	e034      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002448:	78fb      	ldrb	r3, [r7, #3]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	212c      	movs	r1, #44	; 0x2c
 800244e:	fb01 f303 	mul.w	r3, r1, r3
 8002452:	4413      	add	r3, r2
 8002454:	3342      	adds	r3, #66	; 0x42
 8002456:	2202      	movs	r2, #2
 8002458:	701a      	strb	r2, [r3, #0]
      break;
 800245a:	e02a      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	212c      	movs	r1, #44	; 0x2c
 8002462:	fb01 f303 	mul.w	r3, r1, r3
 8002466:	4413      	add	r3, r2
 8002468:	3354      	adds	r3, #84	; 0x54
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d109      	bne.n	8002484 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	212c      	movs	r1, #44	; 0x2c
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	4413      	add	r3, r2
 800247c:	3342      	adds	r3, #66	; 0x42
 800247e:	2200      	movs	r2, #0
 8002480:	701a      	strb	r2, [r3, #0]
      break;
 8002482:	e016      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002484:	78fb      	ldrb	r3, [r7, #3]
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	212c      	movs	r1, #44	; 0x2c
 800248a:	fb01 f303 	mul.w	r3, r1, r3
 800248e:	4413      	add	r3, r2
 8002490:	3342      	adds	r3, #66	; 0x42
 8002492:	2202      	movs	r2, #2
 8002494:	701a      	strb	r2, [r3, #0]
      break;
 8002496:	e00c      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002498:	78fb      	ldrb	r3, [r7, #3]
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	212c      	movs	r1, #44	; 0x2c
 800249e:	fb01 f303 	mul.w	r3, r1, r3
 80024a2:	4413      	add	r3, r2
 80024a4:	3342      	adds	r3, #66	; 0x42
 80024a6:	2200      	movs	r2, #0
 80024a8:	701a      	strb	r2, [r3, #0]
      break;
 80024aa:	e002      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80024ac:	bf00      	nop
 80024ae:	e000      	b.n	80024b2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80024b0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80024b2:	78fb      	ldrb	r3, [r7, #3]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	212c      	movs	r1, #44	; 0x2c
 80024b8:	fb01 f303 	mul.w	r3, r1, r3
 80024bc:	4413      	add	r3, r2
 80024be:	3344      	adds	r3, #68	; 0x44
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80024c4:	78fb      	ldrb	r3, [r7, #3]
 80024c6:	8b3a      	ldrh	r2, [r7, #24]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	202c      	movs	r0, #44	; 0x2c
 80024cc:	fb00 f303 	mul.w	r3, r0, r3
 80024d0:	440b      	add	r3, r1
 80024d2:	334c      	adds	r3, #76	; 0x4c
 80024d4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80024d6:	78fb      	ldrb	r3, [r7, #3]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	212c      	movs	r1, #44	; 0x2c
 80024dc:	fb01 f303 	mul.w	r3, r1, r3
 80024e0:	4413      	add	r3, r2
 80024e2:	3360      	adds	r3, #96	; 0x60
 80024e4:	2200      	movs	r2, #0
 80024e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80024e8:	78fb      	ldrb	r3, [r7, #3]
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	212c      	movs	r1, #44	; 0x2c
 80024ee:	fb01 f303 	mul.w	r3, r1, r3
 80024f2:	4413      	add	r3, r2
 80024f4:	3350      	adds	r3, #80	; 0x50
 80024f6:	2200      	movs	r2, #0
 80024f8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80024fa:	78fb      	ldrb	r3, [r7, #3]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	212c      	movs	r1, #44	; 0x2c
 8002500:	fb01 f303 	mul.w	r3, r1, r3
 8002504:	4413      	add	r3, r2
 8002506:	3339      	adds	r3, #57	; 0x39
 8002508:	78fa      	ldrb	r2, [r7, #3]
 800250a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800250c:	78fb      	ldrb	r3, [r7, #3]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	212c      	movs	r1, #44	; 0x2c
 8002512:	fb01 f303 	mul.w	r3, r1, r3
 8002516:	4413      	add	r3, r2
 8002518:	3361      	adds	r3, #97	; 0x61
 800251a:	2200      	movs	r2, #0
 800251c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	78fb      	ldrb	r3, [r7, #3]
 8002524:	222c      	movs	r2, #44	; 0x2c
 8002526:	fb02 f303 	mul.w	r3, r2, r3
 800252a:	3338      	adds	r3, #56	; 0x38
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	18d1      	adds	r1, r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	b2db      	uxtb	r3, r3
 8002536:	461a      	mov	r2, r3
 8002538:	f003 fa9e 	bl	8005a78 <USB_HC_StartXfer>
 800253c:	4603      	mov	r3, r0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop

08002548 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f002 ff9f 	bl	80054a2 <USB_GetMode>
 8002564:	4603      	mov	r3, r0
 8002566:	2b01      	cmp	r3, #1
 8002568:	f040 80f6 	bne.w	8002758 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f002 ff83 	bl	800547c <USB_ReadInterrupts>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 80ec 	beq.w	8002756 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f002 ff7a 	bl	800547c <USB_ReadInterrupts>
 8002588:	4603      	mov	r3, r0
 800258a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800258e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002592:	d104      	bne.n	800259e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800259c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4618      	mov	r0, r3
 80025a4:	f002 ff6a 	bl	800547c <USB_ReadInterrupts>
 80025a8:	4603      	mov	r3, r0
 80025aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025b2:	d104      	bne.n	80025be <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80025bc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f002 ff5a 	bl	800547c <USB_ReadInterrupts>
 80025c8:	4603      	mov	r3, r0
 80025ca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80025ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025d2:	d104      	bne.n	80025de <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80025dc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f002 ff4a 	bl	800547c <USB_ReadInterrupts>
 80025e8:	4603      	mov	r3, r0
 80025ea:	f003 0302 	and.w	r3, r3, #2
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d103      	bne.n	80025fa <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2202      	movs	r2, #2
 80025f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f002 ff3c 	bl	800547c <USB_ReadInterrupts>
 8002604:	4603      	mov	r3, r0
 8002606:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800260a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800260e:	d11c      	bne.n	800264a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002618:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10f      	bne.n	800264a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800262a:	2110      	movs	r1, #16
 800262c:	6938      	ldr	r0, [r7, #16]
 800262e:	f002 fe2b 	bl	8005288 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8002632:	6938      	ldr	r0, [r7, #16]
 8002634:	f002 fe5c 	bl	80052f0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2101      	movs	r1, #1
 800263e:	4618      	mov	r0, r3
 8002640:	f003 f832 	bl	80056a8 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f005 fdff 	bl	8008248 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f002 ff14 	bl	800547c <USB_ReadInterrupts>
 8002654:	4603      	mov	r3, r0
 8002656:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800265a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800265e:	d102      	bne.n	8002666 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f001 f89e 	bl	80037a2 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f002 ff06 	bl	800547c <USB_ReadInterrupts>
 8002670:	4603      	mov	r3, r0
 8002672:	f003 0308 	and.w	r3, r3, #8
 8002676:	2b08      	cmp	r3, #8
 8002678:	d106      	bne.n	8002688 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f005 fdc8 	bl	8008210 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	2208      	movs	r2, #8
 8002686:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4618      	mov	r0, r3
 800268e:	f002 fef5 	bl	800547c <USB_ReadInterrupts>
 8002692:	4603      	mov	r3, r0
 8002694:	f003 0310 	and.w	r3, r3, #16
 8002698:	2b10      	cmp	r3, #16
 800269a:	d101      	bne.n	80026a0 <HAL_HCD_IRQHandler+0x158>
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <HAL_HCD_IRQHandler+0x15a>
 80026a0:	2300      	movs	r3, #0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d012      	beq.n	80026cc <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	699a      	ldr	r2, [r3, #24]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f022 0210 	bic.w	r2, r2, #16
 80026b4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f000 ffa1 	bl	80035fe <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	699a      	ldr	r2, [r3, #24]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f042 0210 	orr.w	r2, r2, #16
 80026ca:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4618      	mov	r0, r3
 80026d2:	f002 fed3 	bl	800547c <USB_ReadInterrupts>
 80026d6:	4603      	mov	r3, r0
 80026d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80026e0:	d13a      	bne.n	8002758 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f003 fb08 	bl	8005cfc <USB_HC_ReadInterrupt>
 80026ec:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80026ee:	2300      	movs	r3, #0
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	e025      	b.n	8002740 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	f003 030f 	and.w	r3, r3, #15
 80026fa:	68ba      	ldr	r2, [r7, #8]
 80026fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b00      	cmp	r3, #0
 8002706:	d018      	beq.n	800273a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	015a      	lsls	r2, r3, #5
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	4413      	add	r3, r2
 8002710:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800271a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800271e:	d106      	bne.n	800272e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	b2db      	uxtb	r3, r3
 8002724:	4619      	mov	r1, r3
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f8ab 	bl	8002882 <HCD_HC_IN_IRQHandler>
 800272c:	e005      	b.n	800273a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	b2db      	uxtb	r3, r3
 8002732:	4619      	mov	r1, r3
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	f000 fbf9 	bl	8002f2c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	3301      	adds	r3, #1
 800273e:	617b      	str	r3, [r7, #20]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	429a      	cmp	r2, r3
 8002748:	d3d4      	bcc.n	80026f4 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002752:	615a      	str	r2, [r3, #20]
 8002754:	e000      	b.n	8002758 <HAL_HCD_IRQHandler+0x210>
      return;
 8002756:	bf00      	nop
    }
  }
}
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800276c:	2b01      	cmp	r3, #1
 800276e:	d101      	bne.n	8002774 <HAL_HCD_Start+0x16>
 8002770:	2302      	movs	r3, #2
 8002772:	e013      	b.n	800279c <HAL_HCD_Start+0x3e>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2101      	movs	r1, #1
 8002782:	4618      	mov	r0, r3
 8002784:	f002 fff4 	bl	8005770 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4618      	mov	r0, r3
 800278e:	f002 fd0d 	bl	80051ac <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800279a:	2300      	movs	r3, #0
}
 800279c:	4618      	mov	r0, r3
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d101      	bne.n	80027ba <HAL_HCD_Stop+0x16>
 80027b6:	2302      	movs	r3, #2
 80027b8:	e00d      	b.n	80027d6 <HAL_HCD_Stop+0x32>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2201      	movs	r2, #1
 80027be:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f003 fbe2 	bl	8005f90 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80027d4:	2300      	movs	r3, #0
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}

080027de <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b082      	sub	sp, #8
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f002 ff96 	bl	800571c <USB_ResetPort>
 80027f0:	4603      	mov	r3, r0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	460b      	mov	r3, r1
 8002804:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002806:	78fb      	ldrb	r3, [r7, #3]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	212c      	movs	r1, #44	; 0x2c
 800280c:	fb01 f303 	mul.w	r3, r1, r3
 8002810:	4413      	add	r3, r2
 8002812:	3360      	adds	r3, #96	; 0x60
 8002814:	781b      	ldrb	r3, [r3, #0]
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr

08002822 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002822:	b480      	push	{r7}
 8002824:	b083      	sub	sp, #12
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
 800282a:	460b      	mov	r3, r1
 800282c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800282e:	78fb      	ldrb	r3, [r7, #3]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	212c      	movs	r1, #44	; 0x2c
 8002834:	fb01 f303 	mul.w	r3, r1, r3
 8002838:	4413      	add	r3, r2
 800283a:	3350      	adds	r3, #80	; 0x50
 800283c:	681b      	ldr	r3, [r3, #0]
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f002 ffda 	bl	8005810 <USB_GetCurrentFrame>
 800285c:	4603      	mov	r3, r0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b082      	sub	sp, #8
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f002 ffb5 	bl	80057e2 <USB_GetHostSpeed>
 8002878:	4603      	mov	r3, r0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b086      	sub	sp, #24
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
 800288a:	460b      	mov	r3, r1
 800288c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002898:	78fb      	ldrb	r3, [r7, #3]
 800289a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	015a      	lsls	r2, r3, #5
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	4413      	add	r3, r2
 80028a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	d11a      	bne.n	80028e8 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	015a      	lsls	r2, r3, #5
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	4413      	add	r3, r2
 80028ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028be:	461a      	mov	r2, r3
 80028c0:	2304      	movs	r3, #4
 80028c2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	212c      	movs	r1, #44	; 0x2c
 80028ca:	fb01 f303 	mul.w	r3, r1, r3
 80028ce:	4413      	add	r3, r2
 80028d0:	3361      	adds	r3, #97	; 0x61
 80028d2:	2206      	movs	r2, #6
 80028d4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	b2d2      	uxtb	r2, r2
 80028de:	4611      	mov	r1, r2
 80028e0:	4618      	mov	r0, r3
 80028e2:	f003 fa1c 	bl	8005d1e <USB_HC_Halt>
 80028e6:	e0af      	b.n	8002a48 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	015a      	lsls	r2, r3, #5
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	4413      	add	r3, r2
 80028f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028fe:	d11b      	bne.n	8002938 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	015a      	lsls	r2, r3, #5
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4413      	add	r3, r2
 8002908:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800290c:	461a      	mov	r2, r3
 800290e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002912:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	212c      	movs	r1, #44	; 0x2c
 800291a:	fb01 f303 	mul.w	r3, r1, r3
 800291e:	4413      	add	r3, r2
 8002920:	3361      	adds	r3, #97	; 0x61
 8002922:	2207      	movs	r2, #7
 8002924:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	68fa      	ldr	r2, [r7, #12]
 800292c:	b2d2      	uxtb	r2, r2
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f003 f9f4 	bl	8005d1e <USB_HC_Halt>
 8002936:	e087      	b.n	8002a48 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	015a      	lsls	r2, r3, #5
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	4413      	add	r3, r2
 8002940:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0320 	and.w	r3, r3, #32
 800294a:	2b20      	cmp	r3, #32
 800294c:	d109      	bne.n	8002962 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	015a      	lsls	r2, r3, #5
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	4413      	add	r3, r2
 8002956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800295a:	461a      	mov	r2, r3
 800295c:	2320      	movs	r3, #32
 800295e:	6093      	str	r3, [r2, #8]
 8002960:	e072      	b.n	8002a48 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	015a      	lsls	r2, r3, #5
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	4413      	add	r3, r2
 800296a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f003 0308 	and.w	r3, r3, #8
 8002974:	2b08      	cmp	r3, #8
 8002976:	d11a      	bne.n	80029ae <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	015a      	lsls	r2, r3, #5
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4413      	add	r3, r2
 8002980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002984:	461a      	mov	r2, r3
 8002986:	2308      	movs	r3, #8
 8002988:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	212c      	movs	r1, #44	; 0x2c
 8002990:	fb01 f303 	mul.w	r3, r1, r3
 8002994:	4413      	add	r3, r2
 8002996:	3361      	adds	r3, #97	; 0x61
 8002998:	2205      	movs	r2, #5
 800299a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68fa      	ldr	r2, [r7, #12]
 80029a2:	b2d2      	uxtb	r2, r2
 80029a4:	4611      	mov	r1, r2
 80029a6:	4618      	mov	r0, r3
 80029a8:	f003 f9b9 	bl	8005d1e <USB_HC_Halt>
 80029ac:	e04c      	b.n	8002a48 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	015a      	lsls	r2, r3, #5
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	4413      	add	r3, r2
 80029b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c4:	d11b      	bne.n	80029fe <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	015a      	lsls	r2, r3, #5
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	4413      	add	r3, r2
 80029ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029d2:	461a      	mov	r2, r3
 80029d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	212c      	movs	r1, #44	; 0x2c
 80029e0:	fb01 f303 	mul.w	r3, r1, r3
 80029e4:	4413      	add	r3, r2
 80029e6:	3361      	adds	r3, #97	; 0x61
 80029e8:	2208      	movs	r2, #8
 80029ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68fa      	ldr	r2, [r7, #12]
 80029f2:	b2d2      	uxtb	r2, r2
 80029f4:	4611      	mov	r1, r2
 80029f6:	4618      	mov	r0, r3
 80029f8:	f003 f991 	bl	8005d1e <USB_HC_Halt>
 80029fc:	e024      	b.n	8002a48 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	015a      	lsls	r2, r3, #5
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	4413      	add	r3, r2
 8002a06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a10:	2b80      	cmp	r3, #128	; 0x80
 8002a12:	d119      	bne.n	8002a48 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	015a      	lsls	r2, r3, #5
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	4413      	add	r3, r2
 8002a1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a20:	461a      	mov	r2, r3
 8002a22:	2380      	movs	r3, #128	; 0x80
 8002a24:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	212c      	movs	r1, #44	; 0x2c
 8002a2c:	fb01 f303 	mul.w	r3, r1, r3
 8002a30:	4413      	add	r3, r2
 8002a32:	3361      	adds	r3, #97	; 0x61
 8002a34:	2206      	movs	r2, #6
 8002a36:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	b2d2      	uxtb	r2, r2
 8002a40:	4611      	mov	r1, r2
 8002a42:	4618      	mov	r0, r3
 8002a44:	f003 f96b 	bl	8005d1e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	015a      	lsls	r2, r3, #5
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	4413      	add	r3, r2
 8002a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a5e:	d112      	bne.n	8002a86 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68fa      	ldr	r2, [r7, #12]
 8002a66:	b2d2      	uxtb	r2, r2
 8002a68:	4611      	mov	r1, r2
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f003 f957 	bl	8005d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	015a      	lsls	r2, r3, #5
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	4413      	add	r3, r2
 8002a78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a82:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8002a84:	e24e      	b.n	8002f24 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	015a      	lsls	r2, r3, #5
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 0301 	and.w	r3, r3, #1
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	f040 80df 	bne.w	8002c5c <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d019      	beq.n	8002ada <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	212c      	movs	r1, #44	; 0x2c
 8002aac:	fb01 f303 	mul.w	r3, r1, r3
 8002ab0:	4413      	add	r3, r2
 8002ab2:	3348      	adds	r3, #72	; 0x48
 8002ab4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	0159      	lsls	r1, r3, #5
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	440b      	add	r3, r1
 8002abe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ac2:	691b      	ldr	r3, [r3, #16]
 8002ac4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002ac8:	1ad2      	subs	r2, r2, r3
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	202c      	movs	r0, #44	; 0x2c
 8002ad0:	fb00 f303 	mul.w	r3, r0, r3
 8002ad4:	440b      	add	r3, r1
 8002ad6:	3350      	adds	r3, #80	; 0x50
 8002ad8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	212c      	movs	r1, #44	; 0x2c
 8002ae0:	fb01 f303 	mul.w	r3, r1, r3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	3361      	adds	r3, #97	; 0x61
 8002ae8:	2201      	movs	r2, #1
 8002aea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	212c      	movs	r1, #44	; 0x2c
 8002af2:	fb01 f303 	mul.w	r3, r1, r3
 8002af6:	4413      	add	r3, r2
 8002af8:	335c      	adds	r3, #92	; 0x5c
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	015a      	lsls	r2, r3, #5
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	4413      	add	r3, r2
 8002b06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	212c      	movs	r1, #44	; 0x2c
 8002b16:	fb01 f303 	mul.w	r3, r1, r3
 8002b1a:	4413      	add	r3, r2
 8002b1c:	333f      	adds	r3, #63	; 0x3f
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d009      	beq.n	8002b38 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	212c      	movs	r1, #44	; 0x2c
 8002b2a:	fb01 f303 	mul.w	r3, r1, r3
 8002b2e:	4413      	add	r3, r2
 8002b30:	333f      	adds	r3, #63	; 0x3f
 8002b32:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002b34:	2b02      	cmp	r3, #2
 8002b36:	d111      	bne.n	8002b5c <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	b2d2      	uxtb	r2, r2
 8002b40:	4611      	mov	r1, r2
 8002b42:	4618      	mov	r0, r3
 8002b44:	f003 f8eb 	bl	8005d1e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	015a      	lsls	r2, r3, #5
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	4413      	add	r3, r2
 8002b50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b54:	461a      	mov	r2, r3
 8002b56:	2310      	movs	r3, #16
 8002b58:	6093      	str	r3, [r2, #8]
 8002b5a:	e03a      	b.n	8002bd2 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	212c      	movs	r1, #44	; 0x2c
 8002b62:	fb01 f303 	mul.w	r3, r1, r3
 8002b66:	4413      	add	r3, r2
 8002b68:	333f      	adds	r3, #63	; 0x3f
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b03      	cmp	r3, #3
 8002b6e:	d009      	beq.n	8002b84 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	212c      	movs	r1, #44	; 0x2c
 8002b76:	fb01 f303 	mul.w	r3, r1, r3
 8002b7a:	4413      	add	r3, r2
 8002b7c:	333f      	adds	r3, #63	; 0x3f
 8002b7e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d126      	bne.n	8002bd2 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	015a      	lsls	r2, r3, #5
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	4413      	add	r3, r2
 8002b8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68fa      	ldr	r2, [r7, #12]
 8002b94:	0151      	lsls	r1, r2, #5
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	440a      	add	r2, r1
 8002b9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b9e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002ba2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	212c      	movs	r1, #44	; 0x2c
 8002baa:	fb01 f303 	mul.w	r3, r1, r3
 8002bae:	4413      	add	r3, r2
 8002bb0:	3360      	adds	r3, #96	; 0x60
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	b2d9      	uxtb	r1, r3
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	202c      	movs	r0, #44	; 0x2c
 8002bc0:	fb00 f303 	mul.w	r3, r0, r3
 8002bc4:	4413      	add	r3, r2
 8002bc6:	3360      	adds	r3, #96	; 0x60
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f005 fb49 	bl	8008264 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d12b      	bne.n	8002c32 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	212c      	movs	r1, #44	; 0x2c
 8002be0:	fb01 f303 	mul.w	r3, r1, r3
 8002be4:	4413      	add	r3, r2
 8002be6:	3348      	adds	r3, #72	; 0x48
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	202c      	movs	r0, #44	; 0x2c
 8002bf0:	fb00 f202 	mul.w	r2, r0, r2
 8002bf4:	440a      	add	r2, r1
 8002bf6:	3240      	adds	r2, #64	; 0x40
 8002bf8:	8812      	ldrh	r2, [r2, #0]
 8002bfa:	fbb3 f3f2 	udiv	r3, r3, r2
 8002bfe:	f003 0301 	and.w	r3, r3, #1
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f000 818e 	beq.w	8002f24 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	212c      	movs	r1, #44	; 0x2c
 8002c0e:	fb01 f303 	mul.w	r3, r1, r3
 8002c12:	4413      	add	r3, r2
 8002c14:	3354      	adds	r3, #84	; 0x54
 8002c16:	781b      	ldrb	r3, [r3, #0]
 8002c18:	f083 0301 	eor.w	r3, r3, #1
 8002c1c:	b2d8      	uxtb	r0, r3
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	212c      	movs	r1, #44	; 0x2c
 8002c24:	fb01 f303 	mul.w	r3, r1, r3
 8002c28:	4413      	add	r3, r2
 8002c2a:	3354      	adds	r3, #84	; 0x54
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	701a      	strb	r2, [r3, #0]
}
 8002c30:	e178      	b.n	8002f24 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	212c      	movs	r1, #44	; 0x2c
 8002c38:	fb01 f303 	mul.w	r3, r1, r3
 8002c3c:	4413      	add	r3, r2
 8002c3e:	3354      	adds	r3, #84	; 0x54
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	f083 0301 	eor.w	r3, r3, #1
 8002c46:	b2d8      	uxtb	r0, r3
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	212c      	movs	r1, #44	; 0x2c
 8002c4e:	fb01 f303 	mul.w	r3, r1, r3
 8002c52:	4413      	add	r3, r2
 8002c54:	3354      	adds	r3, #84	; 0x54
 8002c56:	4602      	mov	r2, r0
 8002c58:	701a      	strb	r2, [r3, #0]
}
 8002c5a:	e163      	b.n	8002f24 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	015a      	lsls	r2, r3, #5
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	4413      	add	r3, r2
 8002c64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	f040 80f6 	bne.w	8002e60 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	212c      	movs	r1, #44	; 0x2c
 8002c7a:	fb01 f303 	mul.w	r3, r1, r3
 8002c7e:	4413      	add	r3, r2
 8002c80:	3361      	adds	r3, #97	; 0x61
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d109      	bne.n	8002c9c <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	212c      	movs	r1, #44	; 0x2c
 8002c8e:	fb01 f303 	mul.w	r3, r1, r3
 8002c92:	4413      	add	r3, r2
 8002c94:	3360      	adds	r3, #96	; 0x60
 8002c96:	2201      	movs	r2, #1
 8002c98:	701a      	strb	r2, [r3, #0]
 8002c9a:	e0c9      	b.n	8002e30 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	212c      	movs	r1, #44	; 0x2c
 8002ca2:	fb01 f303 	mul.w	r3, r1, r3
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3361      	adds	r3, #97	; 0x61
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b05      	cmp	r3, #5
 8002cae:	d109      	bne.n	8002cc4 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	212c      	movs	r1, #44	; 0x2c
 8002cb6:	fb01 f303 	mul.w	r3, r1, r3
 8002cba:	4413      	add	r3, r2
 8002cbc:	3360      	adds	r3, #96	; 0x60
 8002cbe:	2205      	movs	r2, #5
 8002cc0:	701a      	strb	r2, [r3, #0]
 8002cc2:	e0b5      	b.n	8002e30 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	212c      	movs	r1, #44	; 0x2c
 8002cca:	fb01 f303 	mul.w	r3, r1, r3
 8002cce:	4413      	add	r3, r2
 8002cd0:	3361      	adds	r3, #97	; 0x61
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b06      	cmp	r3, #6
 8002cd6:	d009      	beq.n	8002cec <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	212c      	movs	r1, #44	; 0x2c
 8002cde:	fb01 f303 	mul.w	r3, r1, r3
 8002ce2:	4413      	add	r3, r2
 8002ce4:	3361      	adds	r3, #97	; 0x61
 8002ce6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002ce8:	2b08      	cmp	r3, #8
 8002cea:	d150      	bne.n	8002d8e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	212c      	movs	r1, #44	; 0x2c
 8002cf2:	fb01 f303 	mul.w	r3, r1, r3
 8002cf6:	4413      	add	r3, r2
 8002cf8:	335c      	adds	r3, #92	; 0x5c
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	1c5a      	adds	r2, r3, #1
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	202c      	movs	r0, #44	; 0x2c
 8002d04:	fb00 f303 	mul.w	r3, r0, r3
 8002d08:	440b      	add	r3, r1
 8002d0a:	335c      	adds	r3, #92	; 0x5c
 8002d0c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	212c      	movs	r1, #44	; 0x2c
 8002d14:	fb01 f303 	mul.w	r3, r1, r3
 8002d18:	4413      	add	r3, r2
 8002d1a:	335c      	adds	r3, #92	; 0x5c
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d912      	bls.n	8002d48 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	212c      	movs	r1, #44	; 0x2c
 8002d28:	fb01 f303 	mul.w	r3, r1, r3
 8002d2c:	4413      	add	r3, r2
 8002d2e:	335c      	adds	r3, #92	; 0x5c
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	212c      	movs	r1, #44	; 0x2c
 8002d3a:	fb01 f303 	mul.w	r3, r1, r3
 8002d3e:	4413      	add	r3, r2
 8002d40:	3360      	adds	r3, #96	; 0x60
 8002d42:	2204      	movs	r2, #4
 8002d44:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002d46:	e073      	b.n	8002e30 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	212c      	movs	r1, #44	; 0x2c
 8002d4e:	fb01 f303 	mul.w	r3, r1, r3
 8002d52:	4413      	add	r3, r2
 8002d54:	3360      	adds	r3, #96	; 0x60
 8002d56:	2202      	movs	r2, #2
 8002d58:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	015a      	lsls	r2, r3, #5
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	4413      	add	r3, r2
 8002d62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002d70:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d78:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	015a      	lsls	r2, r3, #5
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	4413      	add	r3, r2
 8002d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d86:	461a      	mov	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002d8c:	e050      	b.n	8002e30 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	212c      	movs	r1, #44	; 0x2c
 8002d94:	fb01 f303 	mul.w	r3, r1, r3
 8002d98:	4413      	add	r3, r2
 8002d9a:	3361      	adds	r3, #97	; 0x61
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	2b03      	cmp	r3, #3
 8002da0:	d122      	bne.n	8002de8 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	212c      	movs	r1, #44	; 0x2c
 8002da8:	fb01 f303 	mul.w	r3, r1, r3
 8002dac:	4413      	add	r3, r2
 8002dae:	3360      	adds	r3, #96	; 0x60
 8002db0:	2202      	movs	r2, #2
 8002db2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	015a      	lsls	r2, r3, #5
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4413      	add	r3, r2
 8002dbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002dca:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002dd2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	015a      	lsls	r2, r3, #5
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	4413      	add	r3, r2
 8002ddc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002de0:	461a      	mov	r2, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	6013      	str	r3, [r2, #0]
 8002de6:	e023      	b.n	8002e30 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	212c      	movs	r1, #44	; 0x2c
 8002dee:	fb01 f303 	mul.w	r3, r1, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	3361      	adds	r3, #97	; 0x61
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b07      	cmp	r3, #7
 8002dfa:	d119      	bne.n	8002e30 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	212c      	movs	r1, #44	; 0x2c
 8002e02:	fb01 f303 	mul.w	r3, r1, r3
 8002e06:	4413      	add	r3, r2
 8002e08:	335c      	adds	r3, #92	; 0x5c
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	1c5a      	adds	r2, r3, #1
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	202c      	movs	r0, #44	; 0x2c
 8002e14:	fb00 f303 	mul.w	r3, r0, r3
 8002e18:	440b      	add	r3, r1
 8002e1a:	335c      	adds	r3, #92	; 0x5c
 8002e1c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	212c      	movs	r1, #44	; 0x2c
 8002e24:	fb01 f303 	mul.w	r3, r1, r3
 8002e28:	4413      	add	r3, r2
 8002e2a:	3360      	adds	r3, #96	; 0x60
 8002e2c:	2204      	movs	r2, #4
 8002e2e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	015a      	lsls	r2, r3, #5
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	4413      	add	r3, r2
 8002e38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	2302      	movs	r3, #2
 8002e40:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	b2d9      	uxtb	r1, r3
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	202c      	movs	r0, #44	; 0x2c
 8002e4c:	fb00 f303 	mul.w	r3, r0, r3
 8002e50:	4413      	add	r3, r2
 8002e52:	3360      	adds	r3, #96	; 0x60
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	461a      	mov	r2, r3
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f005 fa03 	bl	8008264 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002e5e:	e061      	b.n	8002f24 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	015a      	lsls	r2, r3, #5
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	4413      	add	r3, r2
 8002e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 0310 	and.w	r3, r3, #16
 8002e72:	2b10      	cmp	r3, #16
 8002e74:	d156      	bne.n	8002f24 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	212c      	movs	r1, #44	; 0x2c
 8002e7c:	fb01 f303 	mul.w	r3, r1, r3
 8002e80:	4413      	add	r3, r2
 8002e82:	333f      	adds	r3, #63	; 0x3f
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d111      	bne.n	8002eae <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	212c      	movs	r1, #44	; 0x2c
 8002e90:	fb01 f303 	mul.w	r3, r1, r3
 8002e94:	4413      	add	r3, r2
 8002e96:	335c      	adds	r3, #92	; 0x5c
 8002e98:	2200      	movs	r2, #0
 8002e9a:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	4611      	mov	r1, r2
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f002 ff39 	bl	8005d1e <USB_HC_Halt>
 8002eac:	e031      	b.n	8002f12 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	212c      	movs	r1, #44	; 0x2c
 8002eb4:	fb01 f303 	mul.w	r3, r1, r3
 8002eb8:	4413      	add	r3, r2
 8002eba:	333f      	adds	r3, #63	; 0x3f
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d009      	beq.n	8002ed6 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	212c      	movs	r1, #44	; 0x2c
 8002ec8:	fb01 f303 	mul.w	r3, r1, r3
 8002ecc:	4413      	add	r3, r2
 8002ece:	333f      	adds	r3, #63	; 0x3f
 8002ed0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d11d      	bne.n	8002f12 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	212c      	movs	r1, #44	; 0x2c
 8002edc:	fb01 f303 	mul.w	r3, r1, r3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	335c      	adds	r3, #92	; 0x5c
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691b      	ldr	r3, [r3, #16]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d110      	bne.n	8002f12 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	212c      	movs	r1, #44	; 0x2c
 8002ef6:	fb01 f303 	mul.w	r3, r1, r3
 8002efa:	4413      	add	r3, r2
 8002efc:	3361      	adds	r3, #97	; 0x61
 8002efe:	2203      	movs	r2, #3
 8002f00:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	68fa      	ldr	r2, [r7, #12]
 8002f08:	b2d2      	uxtb	r2, r2
 8002f0a:	4611      	mov	r1, r2
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f002 ff06 	bl	8005d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	015a      	lsls	r2, r3, #5
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	4413      	add	r3, r2
 8002f1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f1e:	461a      	mov	r2, r3
 8002f20:	2310      	movs	r3, #16
 8002f22:	6093      	str	r3, [r2, #8]
}
 8002f24:	bf00      	nop
 8002f26:	3718      	adds	r7, #24
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b088      	sub	sp, #32
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002f42:	78fb      	ldrb	r3, [r7, #3]
 8002f44:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	015a      	lsls	r2, r3, #5
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b04      	cmp	r3, #4
 8002f5a:	d11a      	bne.n	8002f92 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	015a      	lsls	r2, r3, #5
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	4413      	add	r3, r2
 8002f64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f68:	461a      	mov	r2, r3
 8002f6a:	2304      	movs	r3, #4
 8002f6c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	212c      	movs	r1, #44	; 0x2c
 8002f74:	fb01 f303 	mul.w	r3, r1, r3
 8002f78:	4413      	add	r3, r2
 8002f7a:	3361      	adds	r3, #97	; 0x61
 8002f7c:	2206      	movs	r2, #6
 8002f7e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	4611      	mov	r1, r2
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f002 fec7 	bl	8005d1e <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002f90:	e331      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	015a      	lsls	r2, r3, #5
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	4413      	add	r3, r2
 8002f9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 0320 	and.w	r3, r3, #32
 8002fa4:	2b20      	cmp	r3, #32
 8002fa6:	d12e      	bne.n	8003006 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002fa8:	697b      	ldr	r3, [r7, #20]
 8002faa:	015a      	lsls	r2, r3, #5
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	4413      	add	r3, r2
 8002fb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	2320      	movs	r3, #32
 8002fb8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	212c      	movs	r1, #44	; 0x2c
 8002fc0:	fb01 f303 	mul.w	r3, r1, r3
 8002fc4:	4413      	add	r3, r2
 8002fc6:	333d      	adds	r3, #61	; 0x3d
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	f040 8313 	bne.w	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	212c      	movs	r1, #44	; 0x2c
 8002fd6:	fb01 f303 	mul.w	r3, r1, r3
 8002fda:	4413      	add	r3, r2
 8002fdc:	333d      	adds	r3, #61	; 0x3d
 8002fde:	2200      	movs	r2, #0
 8002fe0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	212c      	movs	r1, #44	; 0x2c
 8002fe8:	fb01 f303 	mul.w	r3, r1, r3
 8002fec:	4413      	add	r3, r2
 8002fee:	3360      	adds	r3, #96	; 0x60
 8002ff0:	2202      	movs	r2, #2
 8002ff2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	4611      	mov	r1, r2
 8002ffe:	4618      	mov	r0, r3
 8003000:	f002 fe8d 	bl	8005d1e <USB_HC_Halt>
}
 8003004:	e2f7      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	015a      	lsls	r2, r3, #5
 800300a:	69bb      	ldr	r3, [r7, #24]
 800300c:	4413      	add	r3, r2
 800300e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003018:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800301c:	d112      	bne.n	8003044 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	015a      	lsls	r2, r3, #5
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	4413      	add	r3, r2
 8003026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800302a:	461a      	mov	r2, r3
 800302c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003030:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	b2d2      	uxtb	r2, r2
 800303a:	4611      	mov	r1, r2
 800303c:	4618      	mov	r0, r3
 800303e:	f002 fe6e 	bl	8005d1e <USB_HC_Halt>
}
 8003042:	e2d8      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	015a      	lsls	r2, r3, #5
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	4413      	add	r3, r2
 800304c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b01      	cmp	r3, #1
 8003058:	d140      	bne.n	80030dc <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	212c      	movs	r1, #44	; 0x2c
 8003060:	fb01 f303 	mul.w	r3, r1, r3
 8003064:	4413      	add	r3, r2
 8003066:	335c      	adds	r3, #92	; 0x5c
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	4413      	add	r3, r2
 8003074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307e:	2b40      	cmp	r3, #64	; 0x40
 8003080:	d111      	bne.n	80030a6 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	212c      	movs	r1, #44	; 0x2c
 8003088:	fb01 f303 	mul.w	r3, r1, r3
 800308c:	4413      	add	r3, r2
 800308e:	333d      	adds	r3, #61	; 0x3d
 8003090:	2201      	movs	r2, #1
 8003092:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	015a      	lsls	r2, r3, #5
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	4413      	add	r3, r2
 800309c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030a0:	461a      	mov	r2, r3
 80030a2:	2340      	movs	r3, #64	; 0x40
 80030a4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	015a      	lsls	r2, r3, #5
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	4413      	add	r3, r2
 80030ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030b2:	461a      	mov	r2, r3
 80030b4:	2301      	movs	r3, #1
 80030b6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	212c      	movs	r1, #44	; 0x2c
 80030be:	fb01 f303 	mul.w	r3, r1, r3
 80030c2:	4413      	add	r3, r2
 80030c4:	3361      	adds	r3, #97	; 0x61
 80030c6:	2201      	movs	r2, #1
 80030c8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	b2d2      	uxtb	r2, r2
 80030d2:	4611      	mov	r1, r2
 80030d4:	4618      	mov	r0, r3
 80030d6:	f002 fe22 	bl	8005d1e <USB_HC_Halt>
}
 80030da:	e28c      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	015a      	lsls	r2, r3, #5
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	4413      	add	r3, r2
 80030e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ee:	2b40      	cmp	r3, #64	; 0x40
 80030f0:	d12c      	bne.n	800314c <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	212c      	movs	r1, #44	; 0x2c
 80030f8:	fb01 f303 	mul.w	r3, r1, r3
 80030fc:	4413      	add	r3, r2
 80030fe:	3361      	adds	r3, #97	; 0x61
 8003100:	2204      	movs	r2, #4
 8003102:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8003104:	687a      	ldr	r2, [r7, #4]
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	212c      	movs	r1, #44	; 0x2c
 800310a:	fb01 f303 	mul.w	r3, r1, r3
 800310e:	4413      	add	r3, r2
 8003110:	333d      	adds	r3, #61	; 0x3d
 8003112:	2201      	movs	r2, #1
 8003114:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	212c      	movs	r1, #44	; 0x2c
 800311c:	fb01 f303 	mul.w	r3, r1, r3
 8003120:	4413      	add	r3, r2
 8003122:	335c      	adds	r3, #92	; 0x5c
 8003124:	2200      	movs	r2, #0
 8003126:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	4611      	mov	r1, r2
 8003132:	4618      	mov	r0, r3
 8003134:	f002 fdf3 	bl	8005d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	015a      	lsls	r2, r3, #5
 800313c:	69bb      	ldr	r3, [r7, #24]
 800313e:	4413      	add	r3, r2
 8003140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003144:	461a      	mov	r2, r3
 8003146:	2340      	movs	r3, #64	; 0x40
 8003148:	6093      	str	r3, [r2, #8]
}
 800314a:	e254      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	015a      	lsls	r2, r3, #5
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	4413      	add	r3, r2
 8003154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 0308 	and.w	r3, r3, #8
 800315e:	2b08      	cmp	r3, #8
 8003160:	d11a      	bne.n	8003198 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	015a      	lsls	r2, r3, #5
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	4413      	add	r3, r2
 800316a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800316e:	461a      	mov	r2, r3
 8003170:	2308      	movs	r3, #8
 8003172:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	212c      	movs	r1, #44	; 0x2c
 800317a:	fb01 f303 	mul.w	r3, r1, r3
 800317e:	4413      	add	r3, r2
 8003180:	3361      	adds	r3, #97	; 0x61
 8003182:	2205      	movs	r2, #5
 8003184:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	b2d2      	uxtb	r2, r2
 800318e:	4611      	mov	r1, r2
 8003190:	4618      	mov	r0, r3
 8003192:	f002 fdc4 	bl	8005d1e <USB_HC_Halt>
}
 8003196:	e22e      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	015a      	lsls	r2, r3, #5
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	4413      	add	r3, r2
 80031a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 0310 	and.w	r3, r3, #16
 80031aa:	2b10      	cmp	r3, #16
 80031ac:	d140      	bne.n	8003230 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	212c      	movs	r1, #44	; 0x2c
 80031b4:	fb01 f303 	mul.w	r3, r1, r3
 80031b8:	4413      	add	r3, r2
 80031ba:	335c      	adds	r3, #92	; 0x5c
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	212c      	movs	r1, #44	; 0x2c
 80031c6:	fb01 f303 	mul.w	r3, r1, r3
 80031ca:	4413      	add	r3, r2
 80031cc:	3361      	adds	r3, #97	; 0x61
 80031ce:	2203      	movs	r2, #3
 80031d0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	212c      	movs	r1, #44	; 0x2c
 80031d8:	fb01 f303 	mul.w	r3, r1, r3
 80031dc:	4413      	add	r3, r2
 80031de:	333d      	adds	r3, #61	; 0x3d
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d112      	bne.n	800320c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	212c      	movs	r1, #44	; 0x2c
 80031ec:	fb01 f303 	mul.w	r3, r1, r3
 80031f0:	4413      	add	r3, r2
 80031f2:	333c      	adds	r3, #60	; 0x3c
 80031f4:	781b      	ldrb	r3, [r3, #0]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d108      	bne.n	800320c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	212c      	movs	r1, #44	; 0x2c
 8003200:	fb01 f303 	mul.w	r3, r1, r3
 8003204:	4413      	add	r3, r2
 8003206:	333d      	adds	r3, #61	; 0x3d
 8003208:	2201      	movs	r2, #1
 800320a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	b2d2      	uxtb	r2, r2
 8003214:	4611      	mov	r1, r2
 8003216:	4618      	mov	r0, r3
 8003218:	f002 fd81 	bl	8005d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	015a      	lsls	r2, r3, #5
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	4413      	add	r3, r2
 8003224:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003228:	461a      	mov	r2, r3
 800322a:	2310      	movs	r3, #16
 800322c:	6093      	str	r3, [r2, #8]
}
 800322e:	e1e2      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	015a      	lsls	r2, r3, #5
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	4413      	add	r3, r2
 8003238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003242:	2b80      	cmp	r3, #128	; 0x80
 8003244:	d164      	bne.n	8003310 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d111      	bne.n	8003272 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	212c      	movs	r1, #44	; 0x2c
 8003254:	fb01 f303 	mul.w	r3, r1, r3
 8003258:	4413      	add	r3, r2
 800325a:	3361      	adds	r3, #97	; 0x61
 800325c:	2206      	movs	r2, #6
 800325e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	697a      	ldr	r2, [r7, #20]
 8003266:	b2d2      	uxtb	r2, r2
 8003268:	4611      	mov	r1, r2
 800326a:	4618      	mov	r0, r3
 800326c:	f002 fd57 	bl	8005d1e <USB_HC_Halt>
 8003270:	e044      	b.n	80032fc <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	212c      	movs	r1, #44	; 0x2c
 8003278:	fb01 f303 	mul.w	r3, r1, r3
 800327c:	4413      	add	r3, r2
 800327e:	335c      	adds	r3, #92	; 0x5c
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	1c5a      	adds	r2, r3, #1
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	202c      	movs	r0, #44	; 0x2c
 800328a:	fb00 f303 	mul.w	r3, r0, r3
 800328e:	440b      	add	r3, r1
 8003290:	335c      	adds	r3, #92	; 0x5c
 8003292:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	212c      	movs	r1, #44	; 0x2c
 800329a:	fb01 f303 	mul.w	r3, r1, r3
 800329e:	4413      	add	r3, r2
 80032a0:	335c      	adds	r3, #92	; 0x5c
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d920      	bls.n	80032ea <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	212c      	movs	r1, #44	; 0x2c
 80032ae:	fb01 f303 	mul.w	r3, r1, r3
 80032b2:	4413      	add	r3, r2
 80032b4:	335c      	adds	r3, #92	; 0x5c
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	212c      	movs	r1, #44	; 0x2c
 80032c0:	fb01 f303 	mul.w	r3, r1, r3
 80032c4:	4413      	add	r3, r2
 80032c6:	3360      	adds	r3, #96	; 0x60
 80032c8:	2204      	movs	r2, #4
 80032ca:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	b2d9      	uxtb	r1, r3
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	202c      	movs	r0, #44	; 0x2c
 80032d6:	fb00 f303 	mul.w	r3, r0, r3
 80032da:	4413      	add	r3, r2
 80032dc:	3360      	adds	r3, #96	; 0x60
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	461a      	mov	r2, r3
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f004 ffbe 	bl	8008264 <HAL_HCD_HC_NotifyURBChange_Callback>
 80032e8:	e008      	b.n	80032fc <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	212c      	movs	r1, #44	; 0x2c
 80032f0:	fb01 f303 	mul.w	r3, r1, r3
 80032f4:	4413      	add	r3, r2
 80032f6:	3360      	adds	r3, #96	; 0x60
 80032f8:	2202      	movs	r2, #2
 80032fa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	015a      	lsls	r2, r3, #5
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	4413      	add	r3, r2
 8003304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003308:	461a      	mov	r2, r3
 800330a:	2380      	movs	r3, #128	; 0x80
 800330c:	6093      	str	r3, [r2, #8]
}
 800330e:	e172      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	015a      	lsls	r2, r3, #5
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	4413      	add	r3, r2
 8003318:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003322:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003326:	d11b      	bne.n	8003360 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	212c      	movs	r1, #44	; 0x2c
 800332e:	fb01 f303 	mul.w	r3, r1, r3
 8003332:	4413      	add	r3, r2
 8003334:	3361      	adds	r3, #97	; 0x61
 8003336:	2208      	movs	r2, #8
 8003338:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	697a      	ldr	r2, [r7, #20]
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	4611      	mov	r1, r2
 8003344:	4618      	mov	r0, r3
 8003346:	f002 fcea 	bl	8005d1e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	015a      	lsls	r2, r3, #5
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	4413      	add	r3, r2
 8003352:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003356:	461a      	mov	r2, r3
 8003358:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800335c:	6093      	str	r3, [r2, #8]
}
 800335e:	e14a      	b.n	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	015a      	lsls	r2, r3, #5
 8003364:	69bb      	ldr	r3, [r7, #24]
 8003366:	4413      	add	r3, r2
 8003368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b02      	cmp	r3, #2
 8003374:	f040 813f 	bne.w	80035f6 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	212c      	movs	r1, #44	; 0x2c
 800337e:	fb01 f303 	mul.w	r3, r1, r3
 8003382:	4413      	add	r3, r2
 8003384:	3361      	adds	r3, #97	; 0x61
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d17d      	bne.n	8003488 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	212c      	movs	r1, #44	; 0x2c
 8003392:	fb01 f303 	mul.w	r3, r1, r3
 8003396:	4413      	add	r3, r2
 8003398:	3360      	adds	r3, #96	; 0x60
 800339a:	2201      	movs	r2, #1
 800339c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	212c      	movs	r1, #44	; 0x2c
 80033a4:	fb01 f303 	mul.w	r3, r1, r3
 80033a8:	4413      	add	r3, r2
 80033aa:	333f      	adds	r3, #63	; 0x3f
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d00a      	beq.n	80033c8 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	212c      	movs	r1, #44	; 0x2c
 80033b8:	fb01 f303 	mul.w	r3, r1, r3
 80033bc:	4413      	add	r3, r2
 80033be:	333f      	adds	r3, #63	; 0x3f
 80033c0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80033c2:	2b03      	cmp	r3, #3
 80033c4:	f040 8100 	bne.w	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d113      	bne.n	80033f8 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	212c      	movs	r1, #44	; 0x2c
 80033d6:	fb01 f303 	mul.w	r3, r1, r3
 80033da:	4413      	add	r3, r2
 80033dc:	3355      	adds	r3, #85	; 0x55
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	f083 0301 	eor.w	r3, r3, #1
 80033e4:	b2d8      	uxtb	r0, r3
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	212c      	movs	r1, #44	; 0x2c
 80033ec:	fb01 f303 	mul.w	r3, r1, r3
 80033f0:	4413      	add	r3, r2
 80033f2:	3355      	adds	r3, #85	; 0x55
 80033f4:	4602      	mov	r2, r0
 80033f6:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	f040 80e3 	bne.w	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	212c      	movs	r1, #44	; 0x2c
 8003408:	fb01 f303 	mul.w	r3, r1, r3
 800340c:	4413      	add	r3, r2
 800340e:	334c      	adds	r3, #76	; 0x4c
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 80d8 	beq.w	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	212c      	movs	r1, #44	; 0x2c
 800341e:	fb01 f303 	mul.w	r3, r1, r3
 8003422:	4413      	add	r3, r2
 8003424:	334c      	adds	r3, #76	; 0x4c
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6879      	ldr	r1, [r7, #4]
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	202c      	movs	r0, #44	; 0x2c
 800342e:	fb00 f202 	mul.w	r2, r0, r2
 8003432:	440a      	add	r2, r1
 8003434:	3240      	adds	r2, #64	; 0x40
 8003436:	8812      	ldrh	r2, [r2, #0]
 8003438:	4413      	add	r3, r2
 800343a:	3b01      	subs	r3, #1
 800343c:	6879      	ldr	r1, [r7, #4]
 800343e:	697a      	ldr	r2, [r7, #20]
 8003440:	202c      	movs	r0, #44	; 0x2c
 8003442:	fb00 f202 	mul.w	r2, r0, r2
 8003446:	440a      	add	r2, r1
 8003448:	3240      	adds	r2, #64	; 0x40
 800344a:	8812      	ldrh	r2, [r2, #0]
 800344c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003450:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 80b5 	beq.w	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	212c      	movs	r1, #44	; 0x2c
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	4413      	add	r3, r2
 800346a:	3355      	adds	r3, #85	; 0x55
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	f083 0301 	eor.w	r3, r3, #1
 8003472:	b2d8      	uxtb	r0, r3
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	212c      	movs	r1, #44	; 0x2c
 800347a:	fb01 f303 	mul.w	r3, r1, r3
 800347e:	4413      	add	r3, r2
 8003480:	3355      	adds	r3, #85	; 0x55
 8003482:	4602      	mov	r2, r0
 8003484:	701a      	strb	r2, [r3, #0]
 8003486:	e09f      	b.n	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	212c      	movs	r1, #44	; 0x2c
 800348e:	fb01 f303 	mul.w	r3, r1, r3
 8003492:	4413      	add	r3, r2
 8003494:	3361      	adds	r3, #97	; 0x61
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	2b03      	cmp	r3, #3
 800349a:	d109      	bne.n	80034b0 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800349c:	687a      	ldr	r2, [r7, #4]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	212c      	movs	r1, #44	; 0x2c
 80034a2:	fb01 f303 	mul.w	r3, r1, r3
 80034a6:	4413      	add	r3, r2
 80034a8:	3360      	adds	r3, #96	; 0x60
 80034aa:	2202      	movs	r2, #2
 80034ac:	701a      	strb	r2, [r3, #0]
 80034ae:	e08b      	b.n	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	212c      	movs	r1, #44	; 0x2c
 80034b6:	fb01 f303 	mul.w	r3, r1, r3
 80034ba:	4413      	add	r3, r2
 80034bc:	3361      	adds	r3, #97	; 0x61
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	2b04      	cmp	r3, #4
 80034c2:	d109      	bne.n	80034d8 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	212c      	movs	r1, #44	; 0x2c
 80034ca:	fb01 f303 	mul.w	r3, r1, r3
 80034ce:	4413      	add	r3, r2
 80034d0:	3360      	adds	r3, #96	; 0x60
 80034d2:	2202      	movs	r2, #2
 80034d4:	701a      	strb	r2, [r3, #0]
 80034d6:	e077      	b.n	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	212c      	movs	r1, #44	; 0x2c
 80034de:	fb01 f303 	mul.w	r3, r1, r3
 80034e2:	4413      	add	r3, r2
 80034e4:	3361      	adds	r3, #97	; 0x61
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b05      	cmp	r3, #5
 80034ea:	d109      	bne.n	8003500 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	212c      	movs	r1, #44	; 0x2c
 80034f2:	fb01 f303 	mul.w	r3, r1, r3
 80034f6:	4413      	add	r3, r2
 80034f8:	3360      	adds	r3, #96	; 0x60
 80034fa:	2205      	movs	r2, #5
 80034fc:	701a      	strb	r2, [r3, #0]
 80034fe:	e063      	b.n	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	212c      	movs	r1, #44	; 0x2c
 8003506:	fb01 f303 	mul.w	r3, r1, r3
 800350a:	4413      	add	r3, r2
 800350c:	3361      	adds	r3, #97	; 0x61
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	2b06      	cmp	r3, #6
 8003512:	d009      	beq.n	8003528 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	212c      	movs	r1, #44	; 0x2c
 800351a:	fb01 f303 	mul.w	r3, r1, r3
 800351e:	4413      	add	r3, r2
 8003520:	3361      	adds	r3, #97	; 0x61
 8003522:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003524:	2b08      	cmp	r3, #8
 8003526:	d14f      	bne.n	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	212c      	movs	r1, #44	; 0x2c
 800352e:	fb01 f303 	mul.w	r3, r1, r3
 8003532:	4413      	add	r3, r2
 8003534:	335c      	adds	r3, #92	; 0x5c
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	1c5a      	adds	r2, r3, #1
 800353a:	6879      	ldr	r1, [r7, #4]
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	202c      	movs	r0, #44	; 0x2c
 8003540:	fb00 f303 	mul.w	r3, r0, r3
 8003544:	440b      	add	r3, r1
 8003546:	335c      	adds	r3, #92	; 0x5c
 8003548:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	212c      	movs	r1, #44	; 0x2c
 8003550:	fb01 f303 	mul.w	r3, r1, r3
 8003554:	4413      	add	r3, r2
 8003556:	335c      	adds	r3, #92	; 0x5c
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d912      	bls.n	8003584 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	212c      	movs	r1, #44	; 0x2c
 8003564:	fb01 f303 	mul.w	r3, r1, r3
 8003568:	4413      	add	r3, r2
 800356a:	335c      	adds	r3, #92	; 0x5c
 800356c:	2200      	movs	r2, #0
 800356e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	212c      	movs	r1, #44	; 0x2c
 8003576:	fb01 f303 	mul.w	r3, r1, r3
 800357a:	4413      	add	r3, r2
 800357c:	3360      	adds	r3, #96	; 0x60
 800357e:	2204      	movs	r2, #4
 8003580:	701a      	strb	r2, [r3, #0]
 8003582:	e021      	b.n	80035c8 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	212c      	movs	r1, #44	; 0x2c
 800358a:	fb01 f303 	mul.w	r3, r1, r3
 800358e:	4413      	add	r3, r2
 8003590:	3360      	adds	r3, #96	; 0x60
 8003592:	2202      	movs	r2, #2
 8003594:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	015a      	lsls	r2, r3, #5
 800359a:	69bb      	ldr	r3, [r7, #24]
 800359c:	4413      	add	r3, r2
 800359e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80035ac:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80035b4:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	015a      	lsls	r2, r3, #5
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	4413      	add	r3, r2
 80035be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035c2:	461a      	mov	r2, r3
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	015a      	lsls	r2, r3, #5
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	4413      	add	r3, r2
 80035d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80035d4:	461a      	mov	r2, r3
 80035d6:	2302      	movs	r3, #2
 80035d8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	b2d9      	uxtb	r1, r3
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	202c      	movs	r0, #44	; 0x2c
 80035e4:	fb00 f303 	mul.w	r3, r0, r3
 80035e8:	4413      	add	r3, r2
 80035ea:	3360      	adds	r3, #96	; 0x60
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	461a      	mov	r2, r3
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f004 fe37 	bl	8008264 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80035f6:	bf00      	nop
 80035f8:	3720      	adds	r7, #32
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b08a      	sub	sp, #40	; 0x28
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800360c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800360e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003620:	69fb      	ldr	r3, [r7, #28]
 8003622:	0c5b      	lsrs	r3, r3, #17
 8003624:	f003 030f 	and.w	r3, r3, #15
 8003628:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	091b      	lsrs	r3, r3, #4
 800362e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003632:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	2b02      	cmp	r3, #2
 8003638:	d004      	beq.n	8003644 <HCD_RXQLVL_IRQHandler+0x46>
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2b05      	cmp	r3, #5
 800363e:	f000 80a9 	beq.w	8003794 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003642:	e0aa      	b.n	800379a <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 80a6 	beq.w	8003798 <HCD_RXQLVL_IRQHandler+0x19a>
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	212c      	movs	r1, #44	; 0x2c
 8003652:	fb01 f303 	mul.w	r3, r1, r3
 8003656:	4413      	add	r3, r2
 8003658:	3344      	adds	r3, #68	; 0x44
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2b00      	cmp	r3, #0
 800365e:	f000 809b 	beq.w	8003798 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	212c      	movs	r1, #44	; 0x2c
 8003668:	fb01 f303 	mul.w	r3, r1, r3
 800366c:	4413      	add	r3, r2
 800366e:	3350      	adds	r3, #80	; 0x50
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	441a      	add	r2, r3
 8003676:	6879      	ldr	r1, [r7, #4]
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	202c      	movs	r0, #44	; 0x2c
 800367c:	fb00 f303 	mul.w	r3, r0, r3
 8003680:	440b      	add	r3, r1
 8003682:	334c      	adds	r3, #76	; 0x4c
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	429a      	cmp	r2, r3
 8003688:	d87a      	bhi.n	8003780 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6818      	ldr	r0, [r3, #0]
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	212c      	movs	r1, #44	; 0x2c
 8003694:	fb01 f303 	mul.w	r3, r1, r3
 8003698:	4413      	add	r3, r2
 800369a:	3344      	adds	r3, #68	; 0x44
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	b292      	uxth	r2, r2
 80036a2:	4619      	mov	r1, r3
 80036a4:	f001 fe92 	bl	80053cc <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	212c      	movs	r1, #44	; 0x2c
 80036ae:	fb01 f303 	mul.w	r3, r1, r3
 80036b2:	4413      	add	r3, r2
 80036b4:	3344      	adds	r3, #68	; 0x44
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	441a      	add	r2, r3
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	202c      	movs	r0, #44	; 0x2c
 80036c2:	fb00 f303 	mul.w	r3, r0, r3
 80036c6:	440b      	add	r3, r1
 80036c8:	3344      	adds	r3, #68	; 0x44
 80036ca:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	69bb      	ldr	r3, [r7, #24]
 80036d0:	212c      	movs	r1, #44	; 0x2c
 80036d2:	fb01 f303 	mul.w	r3, r1, r3
 80036d6:	4413      	add	r3, r2
 80036d8:	3350      	adds	r3, #80	; 0x50
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	441a      	add	r2, r3
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	202c      	movs	r0, #44	; 0x2c
 80036e6:	fb00 f303 	mul.w	r3, r0, r3
 80036ea:	440b      	add	r3, r1
 80036ec:	3350      	adds	r3, #80	; 0x50
 80036ee:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80036f0:	69bb      	ldr	r3, [r7, #24]
 80036f2:	015a      	lsls	r2, r3, #5
 80036f4:	6a3b      	ldr	r3, [r7, #32]
 80036f6:	4413      	add	r3, r2
 80036f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	0cdb      	lsrs	r3, r3, #19
 8003700:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003704:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	212c      	movs	r1, #44	; 0x2c
 800370c:	fb01 f303 	mul.w	r3, r1, r3
 8003710:	4413      	add	r3, r2
 8003712:	3340      	adds	r3, #64	; 0x40
 8003714:	881b      	ldrh	r3, [r3, #0]
 8003716:	461a      	mov	r2, r3
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	4293      	cmp	r3, r2
 800371c:	d13c      	bne.n	8003798 <HCD_RXQLVL_IRQHandler+0x19a>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d039      	beq.n	8003798 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	015a      	lsls	r2, r3, #5
 8003728:	6a3b      	ldr	r3, [r7, #32]
 800372a:	4413      	add	r3, r2
 800372c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800373a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003742:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	015a      	lsls	r2, r3, #5
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	4413      	add	r3, r2
 800374c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003750:	461a      	mov	r2, r3
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	212c      	movs	r1, #44	; 0x2c
 800375c:	fb01 f303 	mul.w	r3, r1, r3
 8003760:	4413      	add	r3, r2
 8003762:	3354      	adds	r3, #84	; 0x54
 8003764:	781b      	ldrb	r3, [r3, #0]
 8003766:	f083 0301 	eor.w	r3, r3, #1
 800376a:	b2d8      	uxtb	r0, r3
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	212c      	movs	r1, #44	; 0x2c
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	4413      	add	r3, r2
 8003778:	3354      	adds	r3, #84	; 0x54
 800377a:	4602      	mov	r2, r0
 800377c:	701a      	strb	r2, [r3, #0]
      break;
 800377e:	e00b      	b.n	8003798 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	212c      	movs	r1, #44	; 0x2c
 8003786:	fb01 f303 	mul.w	r3, r1, r3
 800378a:	4413      	add	r3, r2
 800378c:	3360      	adds	r3, #96	; 0x60
 800378e:	2204      	movs	r2, #4
 8003790:	701a      	strb	r2, [r3, #0]
      break;
 8003792:	e001      	b.n	8003798 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8003794:	bf00      	nop
 8003796:	e000      	b.n	800379a <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8003798:	bf00      	nop
  }
}
 800379a:	bf00      	nop
 800379c:	3728      	adds	r7, #40	; 0x28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b086      	sub	sp, #24
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80037ce:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d10b      	bne.n	80037f2 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d102      	bne.n	80037ea <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80037e4:	6878      	ldr	r0, [r7, #4]
 80037e6:	f004 fd21 	bl	800822c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f043 0302 	orr.w	r3, r3, #2
 80037f0:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b08      	cmp	r3, #8
 80037fa:	d132      	bne.n	8003862 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f043 0308 	orr.w	r3, r3, #8
 8003802:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	f003 0304 	and.w	r3, r3, #4
 800380a:	2b04      	cmp	r3, #4
 800380c:	d126      	bne.n	800385c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	2b02      	cmp	r3, #2
 8003814:	d113      	bne.n	800383e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800381c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003820:	d106      	bne.n	8003830 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2102      	movs	r1, #2
 8003828:	4618      	mov	r0, r3
 800382a:	f001 ff3d 	bl	80056a8 <USB_InitFSLSPClkSel>
 800382e:	e011      	b.n	8003854 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2101      	movs	r1, #1
 8003836:	4618      	mov	r0, r3
 8003838:	f001 ff36 	bl	80056a8 <USB_InitFSLSPClkSel>
 800383c:	e00a      	b.n	8003854 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d106      	bne.n	8003854 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800384c:	461a      	mov	r2, r3
 800384e:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003852:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f004 fd13 	bl	8008280 <HAL_HCD_PortEnabled_Callback>
 800385a:	e002      	b.n	8003862 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f004 fd1d 	bl	800829c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f003 0320 	and.w	r3, r3, #32
 8003868:	2b20      	cmp	r3, #32
 800386a:	d103      	bne.n	8003874 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800386c:	68bb      	ldr	r3, [r7, #8]
 800386e:	f043 0320 	orr.w	r3, r3, #32
 8003872:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800387a:	461a      	mov	r2, r3
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	6013      	str	r3, [r2, #0]
}
 8003880:	bf00      	nop
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e12b      	b.n	8003af2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d106      	bne.n	80038b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fd facc 	bl	8000e4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2224      	movs	r2, #36	; 0x24
 80038b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f022 0201 	bic.w	r2, r2, #1
 80038ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80038ec:	f001 fa20 	bl	8004d30 <HAL_RCC_GetPCLK1Freq>
 80038f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	4a81      	ldr	r2, [pc, #516]	; (8003afc <HAL_I2C_Init+0x274>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d807      	bhi.n	800390c <HAL_I2C_Init+0x84>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	4a80      	ldr	r2, [pc, #512]	; (8003b00 <HAL_I2C_Init+0x278>)
 8003900:	4293      	cmp	r3, r2
 8003902:	bf94      	ite	ls
 8003904:	2301      	movls	r3, #1
 8003906:	2300      	movhi	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	e006      	b.n	800391a <HAL_I2C_Init+0x92>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4a7d      	ldr	r2, [pc, #500]	; (8003b04 <HAL_I2C_Init+0x27c>)
 8003910:	4293      	cmp	r3, r2
 8003912:	bf94      	ite	ls
 8003914:	2301      	movls	r3, #1
 8003916:	2300      	movhi	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e0e7      	b.n	8003af2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4a78      	ldr	r2, [pc, #480]	; (8003b08 <HAL_I2C_Init+0x280>)
 8003926:	fba2 2303 	umull	r2, r3, r2, r3
 800392a:	0c9b      	lsrs	r3, r3, #18
 800392c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	68ba      	ldr	r2, [r7, #8]
 800393e:	430a      	orrs	r2, r1
 8003940:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	4a6a      	ldr	r2, [pc, #424]	; (8003afc <HAL_I2C_Init+0x274>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d802      	bhi.n	800395c <HAL_I2C_Init+0xd4>
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	3301      	adds	r3, #1
 800395a:	e009      	b.n	8003970 <HAL_I2C_Init+0xe8>
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003962:	fb02 f303 	mul.w	r3, r2, r3
 8003966:	4a69      	ldr	r2, [pc, #420]	; (8003b0c <HAL_I2C_Init+0x284>)
 8003968:	fba2 2303 	umull	r2, r3, r2, r3
 800396c:	099b      	lsrs	r3, r3, #6
 800396e:	3301      	adds	r3, #1
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6812      	ldr	r2, [r2, #0]
 8003974:	430b      	orrs	r3, r1
 8003976:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	69db      	ldr	r3, [r3, #28]
 800397e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003982:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	495c      	ldr	r1, [pc, #368]	; (8003afc <HAL_I2C_Init+0x274>)
 800398c:	428b      	cmp	r3, r1
 800398e:	d819      	bhi.n	80039c4 <HAL_I2C_Init+0x13c>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	1e59      	subs	r1, r3, #1
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	fbb1 f3f3 	udiv	r3, r1, r3
 800399e:	1c59      	adds	r1, r3, #1
 80039a0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80039a4:	400b      	ands	r3, r1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00a      	beq.n	80039c0 <HAL_I2C_Init+0x138>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	1e59      	subs	r1, r3, #1
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80039b8:	3301      	adds	r3, #1
 80039ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039be:	e051      	b.n	8003a64 <HAL_I2C_Init+0x1dc>
 80039c0:	2304      	movs	r3, #4
 80039c2:	e04f      	b.n	8003a64 <HAL_I2C_Init+0x1dc>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d111      	bne.n	80039f0 <HAL_I2C_Init+0x168>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1e58      	subs	r0, r3, #1
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6859      	ldr	r1, [r3, #4]
 80039d4:	460b      	mov	r3, r1
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	440b      	add	r3, r1
 80039da:	fbb0 f3f3 	udiv	r3, r0, r3
 80039de:	3301      	adds	r3, #1
 80039e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	bf0c      	ite	eq
 80039e8:	2301      	moveq	r3, #1
 80039ea:	2300      	movne	r3, #0
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	e012      	b.n	8003a16 <HAL_I2C_Init+0x18e>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	1e58      	subs	r0, r3, #1
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6859      	ldr	r1, [r3, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	440b      	add	r3, r1
 80039fe:	0099      	lsls	r1, r3, #2
 8003a00:	440b      	add	r3, r1
 8003a02:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a06:	3301      	adds	r3, #1
 8003a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	bf0c      	ite	eq
 8003a10:	2301      	moveq	r3, #1
 8003a12:	2300      	movne	r3, #0
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d001      	beq.n	8003a1e <HAL_I2C_Init+0x196>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e022      	b.n	8003a64 <HAL_I2C_Init+0x1dc>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d10e      	bne.n	8003a44 <HAL_I2C_Init+0x1bc>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	1e58      	subs	r0, r3, #1
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6859      	ldr	r1, [r3, #4]
 8003a2e:	460b      	mov	r3, r1
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	440b      	add	r3, r1
 8003a34:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a38:	3301      	adds	r3, #1
 8003a3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a42:	e00f      	b.n	8003a64 <HAL_I2C_Init+0x1dc>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	1e58      	subs	r0, r3, #1
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6859      	ldr	r1, [r3, #4]
 8003a4c:	460b      	mov	r3, r1
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	0099      	lsls	r1, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	6809      	ldr	r1, [r1, #0]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	69da      	ldr	r2, [r3, #28]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	430a      	orrs	r2, r1
 8003a86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	6911      	ldr	r1, [r2, #16]
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	68d2      	ldr	r2, [r2, #12]
 8003a9e:	4311      	orrs	r1, r2
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	6812      	ldr	r2, [r2, #0]
 8003aa4:	430b      	orrs	r3, r1
 8003aa6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695a      	ldr	r2, [r3, #20]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0201 	orr.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2220      	movs	r2, #32
 8003ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	3710      	adds	r7, #16
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	000186a0 	.word	0x000186a0
 8003b00:	001e847f 	.word	0x001e847f
 8003b04:	003d08ff 	.word	0x003d08ff
 8003b08:	431bde83 	.word	0x431bde83
 8003b0c:	10624dd3 	.word	0x10624dd3

08003b10 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b088      	sub	sp, #32
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e128      	b.n	8003d74 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d109      	bne.n	8003b42 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a90      	ldr	r2, [pc, #576]	; (8003d7c <HAL_I2S_Init+0x26c>)
 8003b3a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f7fd f9cd 	bl	8000edc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2202      	movs	r2, #2
 8003b46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	687a      	ldr	r2, [r7, #4]
 8003b52:	6812      	ldr	r2, [r2, #0]
 8003b54:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003b58:	f023 030f 	bic.w	r3, r3, #15
 8003b5c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2202      	movs	r2, #2
 8003b64:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695b      	ldr	r3, [r3, #20]
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d060      	beq.n	8003c30 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d102      	bne.n	8003b7c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003b76:	2310      	movs	r3, #16
 8003b78:	617b      	str	r3, [r7, #20]
 8003b7a:	e001      	b.n	8003b80 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003b7c:	2320      	movs	r3, #32
 8003b7e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b20      	cmp	r3, #32
 8003b86:	d802      	bhi.n	8003b8e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	005b      	lsls	r3, r3, #1
 8003b8c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003b8e:	2001      	movs	r0, #1
 8003b90:	f001 f9c4 	bl	8004f1c <HAL_RCCEx_GetPeriphCLKFreq>
 8003b94:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b9e:	d125      	bne.n	8003bec <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d010      	beq.n	8003bca <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	4413      	add	r3, r2
 8003bb8:	005b      	lsls	r3, r3, #1
 8003bba:	461a      	mov	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	695b      	ldr	r3, [r3, #20]
 8003bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc4:	3305      	adds	r3, #5
 8003bc6:	613b      	str	r3, [r7, #16]
 8003bc8:	e01f      	b.n	8003c0a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	68fa      	ldr	r2, [r7, #12]
 8003bd0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4413      	add	r3, r2
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	461a      	mov	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	695b      	ldr	r3, [r3, #20]
 8003be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003be6:	3305      	adds	r3, #5
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	e00e      	b.n	8003c0a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	4413      	add	r3, r2
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	695b      	ldr	r3, [r3, #20]
 8003c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c06:	3305      	adds	r3, #5
 8003c08:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	4a5c      	ldr	r2, [pc, #368]	; (8003d80 <HAL_I2S_Init+0x270>)
 8003c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c12:	08db      	lsrs	r3, r3, #3
 8003c14:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	085b      	lsrs	r3, r3, #1
 8003c26:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	61bb      	str	r3, [r7, #24]
 8003c2e:	e003      	b.n	8003c38 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003c30:	2302      	movs	r3, #2
 8003c32:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d902      	bls.n	8003c44 <HAL_I2S_Init+0x134>
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	2bff      	cmp	r3, #255	; 0xff
 8003c42:	d907      	bls.n	8003c54 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c48:	f043 0210 	orr.w	r2, r3, #16
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e08f      	b.n	8003d74 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	691a      	ldr	r2, [r3, #16]
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	ea42 0103 	orr.w	r1, r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69fa      	ldr	r2, [r7, #28]
 8003c64:	430a      	orrs	r2, r1
 8003c66:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003c72:	f023 030f 	bic.w	r3, r3, #15
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	6851      	ldr	r1, [r2, #4]
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6892      	ldr	r2, [r2, #8]
 8003c7e:	4311      	orrs	r1, r2
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	68d2      	ldr	r2, [r2, #12]
 8003c84:	4311      	orrs	r1, r2
 8003c86:	687a      	ldr	r2, [r7, #4]
 8003c88:	6992      	ldr	r2, [r2, #24]
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c96:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d161      	bne.n	8003d64 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a38      	ldr	r2, [pc, #224]	; (8003d84 <HAL_I2S_Init+0x274>)
 8003ca4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a37      	ldr	r2, [pc, #220]	; (8003d88 <HAL_I2S_Init+0x278>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d101      	bne.n	8003cb4 <HAL_I2S_Init+0x1a4>
 8003cb0:	4b36      	ldr	r3, [pc, #216]	; (8003d8c <HAL_I2S_Init+0x27c>)
 8003cb2:	e001      	b.n	8003cb8 <HAL_I2S_Init+0x1a8>
 8003cb4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cb8:	69db      	ldr	r3, [r3, #28]
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	6812      	ldr	r2, [r2, #0]
 8003cbe:	4932      	ldr	r1, [pc, #200]	; (8003d88 <HAL_I2S_Init+0x278>)
 8003cc0:	428a      	cmp	r2, r1
 8003cc2:	d101      	bne.n	8003cc8 <HAL_I2S_Init+0x1b8>
 8003cc4:	4a31      	ldr	r2, [pc, #196]	; (8003d8c <HAL_I2S_Init+0x27c>)
 8003cc6:	e001      	b.n	8003ccc <HAL_I2S_Init+0x1bc>
 8003cc8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003ccc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003cd0:	f023 030f 	bic.w	r3, r3, #15
 8003cd4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a2b      	ldr	r2, [pc, #172]	; (8003d88 <HAL_I2S_Init+0x278>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d101      	bne.n	8003ce4 <HAL_I2S_Init+0x1d4>
 8003ce0:	4b2a      	ldr	r3, [pc, #168]	; (8003d8c <HAL_I2S_Init+0x27c>)
 8003ce2:	e001      	b.n	8003ce8 <HAL_I2S_Init+0x1d8>
 8003ce4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ce8:	2202      	movs	r2, #2
 8003cea:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a25      	ldr	r2, [pc, #148]	; (8003d88 <HAL_I2S_Init+0x278>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d101      	bne.n	8003cfa <HAL_I2S_Init+0x1ea>
 8003cf6:	4b25      	ldr	r3, [pc, #148]	; (8003d8c <HAL_I2S_Init+0x27c>)
 8003cf8:	e001      	b.n	8003cfe <HAL_I2S_Init+0x1ee>
 8003cfa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003cfe:	69db      	ldr	r3, [r3, #28]
 8003d00:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d0a:	d003      	beq.n	8003d14 <HAL_I2S_Init+0x204>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d103      	bne.n	8003d1c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003d14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d18:	613b      	str	r3, [r7, #16]
 8003d1a:	e001      	b.n	8003d20 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d34:	4313      	orrs	r3, r2
 8003d36:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	897b      	ldrh	r3, [r7, #10]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d4c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a0d      	ldr	r2, [pc, #52]	; (8003d88 <HAL_I2S_Init+0x278>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d101      	bne.n	8003d5c <HAL_I2S_Init+0x24c>
 8003d58:	4b0c      	ldr	r3, [pc, #48]	; (8003d8c <HAL_I2S_Init+0x27c>)
 8003d5a:	e001      	b.n	8003d60 <HAL_I2S_Init+0x250>
 8003d5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003d60:	897a      	ldrh	r2, [r7, #10]
 8003d62:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3720      	adds	r7, #32
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	08003e87 	.word	0x08003e87
 8003d80:	cccccccd 	.word	0xcccccccd
 8003d84:	08003f9d 	.word	0x08003f9d
 8003d88:	40003800 	.word	0x40003800
 8003d8c:	40003400 	.word	0x40003400

08003d90 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003d98:	bf00      	nop
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b083      	sub	sp, #12
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003dc0:	bf00      	nop
 8003dc2:	370c      	adds	r7, #12
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	881a      	ldrh	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de4:	1c9a      	adds	r2, r3, #2
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10e      	bne.n	8003e20 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e10:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7ff ffb8 	bl	8003d90 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e20:	bf00      	nop
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68da      	ldr	r2, [r3, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3a:	b292      	uxth	r2, r2
 8003e3c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e42:	1c9a      	adds	r2, r3, #2
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10e      	bne.n	8003e7e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	685a      	ldr	r2, [r3, #4]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e6e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f7ff ff93 	bl	8003da4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003e7e:	bf00      	nop
 8003e80:	3708      	adds	r7, #8
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b086      	sub	sp, #24
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d13a      	bne.n	8003f18 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d109      	bne.n	8003ec0 <I2S_IRQHandler+0x3a>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eb6:	2b40      	cmp	r3, #64	; 0x40
 8003eb8:	d102      	bne.n	8003ec0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7ff ffb4 	bl	8003e28 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec6:	2b40      	cmp	r3, #64	; 0x40
 8003ec8:	d126      	bne.n	8003f18 <I2S_IRQHandler+0x92>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b20      	cmp	r3, #32
 8003ed6:	d11f      	bne.n	8003f18 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003ee6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ee8:	2300      	movs	r3, #0
 8003eea:	613b      	str	r3, [r7, #16]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	613b      	str	r3, [r7, #16]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	613b      	str	r3, [r7, #16]
 8003efc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0a:	f043 0202 	orr.w	r2, r3, #2
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff ff50 	bl	8003db8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b03      	cmp	r3, #3
 8003f22:	d136      	bne.n	8003f92 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d109      	bne.n	8003f42 <I2S_IRQHandler+0xbc>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f38:	2b80      	cmp	r3, #128	; 0x80
 8003f3a:	d102      	bne.n	8003f42 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff ff45 	bl	8003dcc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f003 0308 	and.w	r3, r3, #8
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d122      	bne.n	8003f92 <I2S_IRQHandler+0x10c>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f003 0320 	and.w	r3, r3, #32
 8003f56:	2b20      	cmp	r3, #32
 8003f58:	d11b      	bne.n	8003f92 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	685a      	ldr	r2, [r3, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f68:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	60fb      	str	r3, [r7, #12]
 8003f76:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f84:	f043 0204 	orr.w	r2, r3, #4
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f7ff ff13 	bl	8003db8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f92:	bf00      	nop
 8003f94:	3718      	adds	r7, #24
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
	...

08003f9c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b088      	sub	sp, #32
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a92      	ldr	r2, [pc, #584]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d101      	bne.n	8003fba <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003fb6:	4b92      	ldr	r3, [pc, #584]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fb8:	e001      	b.n	8003fbe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003fba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a8b      	ldr	r2, [pc, #556]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d101      	bne.n	8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003fd4:	4b8a      	ldr	r3, [pc, #552]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fd6:	e001      	b.n	8003fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003fd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fe8:	d004      	beq.n	8003ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f040 8099 	bne.w	8004126 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d107      	bne.n	800400e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 f925 	bl	8004258 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	f003 0301 	and.w	r3, r3, #1
 8004014:	2b01      	cmp	r3, #1
 8004016:	d107      	bne.n	8004028 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 f9c8 	bl	80043b8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402e:	2b40      	cmp	r3, #64	; 0x40
 8004030:	d13a      	bne.n	80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	f003 0320 	and.w	r3, r3, #32
 8004038:	2b00      	cmp	r3, #0
 800403a:	d035      	beq.n	80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a6e      	ldr	r2, [pc, #440]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d101      	bne.n	800404a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004046:	4b6e      	ldr	r3, [pc, #440]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004048:	e001      	b.n	800404e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800404a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4969      	ldr	r1, [pc, #420]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004056:	428b      	cmp	r3, r1
 8004058:	d101      	bne.n	800405e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800405a:	4b69      	ldr	r3, [pc, #420]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800405c:	e001      	b.n	8004062 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800405e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004062:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004066:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004076:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004078:	2300      	movs	r3, #0
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	60fb      	str	r3, [r7, #12]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	60fb      	str	r3, [r7, #12]
 800408c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2201      	movs	r2, #1
 8004092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409a:	f043 0202 	orr.w	r2, r3, #2
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f7ff fe88 	bl	8003db8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b08      	cmp	r3, #8
 80040b0:	f040 80c3 	bne.w	800423a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f003 0320 	and.w	r3, r3, #32
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	f000 80bd 	beq.w	800423a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80040ce:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a49      	ldr	r2, [pc, #292]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d101      	bne.n	80040de <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80040da:	4b49      	ldr	r3, [pc, #292]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040dc:	e001      	b.n	80040e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80040de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040e2:	685a      	ldr	r2, [r3, #4]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4944      	ldr	r1, [pc, #272]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040ea:	428b      	cmp	r3, r1
 80040ec:	d101      	bne.n	80040f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80040ee:	4b44      	ldr	r3, [pc, #272]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040f0:	e001      	b.n	80040f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80040f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80040f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80040fa:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80040fc:	2300      	movs	r3, #0
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	60bb      	str	r3, [r7, #8]
 8004108:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2201      	movs	r2, #1
 800410e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004116:	f043 0204 	orr.w	r2, r3, #4
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7ff fe4a 	bl	8003db8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004124:	e089      	b.n	800423a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	f003 0302 	and.w	r3, r3, #2
 800412c:	2b02      	cmp	r3, #2
 800412e:	d107      	bne.n	8004140 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004136:	2b00      	cmp	r3, #0
 8004138:	d002      	beq.n	8004140 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f8be 	bl	80042bc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b01      	cmp	r3, #1
 8004148:	d107      	bne.n	800415a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004150:	2b00      	cmp	r3, #0
 8004152:	d002      	beq.n	800415a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004154:	6878      	ldr	r0, [r7, #4]
 8004156:	f000 f8fd 	bl	8004354 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004160:	2b40      	cmp	r3, #64	; 0x40
 8004162:	d12f      	bne.n	80041c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f003 0320 	and.w	r3, r3, #32
 800416a:	2b00      	cmp	r3, #0
 800416c:	d02a      	beq.n	80041c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685a      	ldr	r2, [r3, #4]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800417c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a1e      	ldr	r2, [pc, #120]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d101      	bne.n	800418c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004188:	4b1d      	ldr	r3, [pc, #116]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800418a:	e001      	b.n	8004190 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800418c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004190:	685a      	ldr	r2, [r3, #4]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4919      	ldr	r1, [pc, #100]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004198:	428b      	cmp	r3, r1
 800419a:	d101      	bne.n	80041a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800419c:	4b18      	ldr	r3, [pc, #96]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800419e:	e001      	b.n	80041a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80041a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80041a8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b6:	f043 0202 	orr.w	r2, r3, #2
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7ff fdfa 	bl	8003db8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b08      	cmp	r3, #8
 80041cc:	d136      	bne.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f003 0320 	and.w	r3, r3, #32
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d031      	beq.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a07      	ldr	r2, [pc, #28]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d101      	bne.n	80041e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80041e2:	4b07      	ldr	r3, [pc, #28]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041e4:	e001      	b.n	80041ea <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80041e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80041ea:	685a      	ldr	r2, [r3, #4]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4902      	ldr	r1, [pc, #8]	; (80041fc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80041f2:	428b      	cmp	r3, r1
 80041f4:	d106      	bne.n	8004204 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80041f6:	4b02      	ldr	r3, [pc, #8]	; (8004200 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041f8:	e006      	b.n	8004208 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80041fa:	bf00      	nop
 80041fc:	40003800 	.word	0x40003800
 8004200:	40003400 	.word	0x40003400
 8004204:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004208:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800420c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800421c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2201      	movs	r2, #1
 8004222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800422a:	f043 0204 	orr.w	r2, r3, #4
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7ff fdc0 	bl	8003db8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004238:	e000      	b.n	800423c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800423a:	bf00      	nop
}
 800423c:	bf00      	nop
 800423e:	3720      	adds	r7, #32
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004244:	b480      	push	{r7}
 8004246:	b083      	sub	sp, #12
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004264:	1c99      	adds	r1, r3, #2
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	6251      	str	r1, [r2, #36]	; 0x24
 800426a:	881a      	ldrh	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004276:	b29b      	uxth	r3, r3
 8004278:	3b01      	subs	r3, #1
 800427a:	b29a      	uxth	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d113      	bne.n	80042b2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004298:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800429e:	b29b      	uxth	r3, r3
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d106      	bne.n	80042b2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7ff ffc9 	bl	8004244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042b2:	bf00      	nop
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c8:	1c99      	adds	r1, r3, #2
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6251      	str	r1, [r2, #36]	; 0x24
 80042ce:	8819      	ldrh	r1, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a1d      	ldr	r2, [pc, #116]	; (800434c <I2SEx_TxISR_I2SExt+0x90>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d101      	bne.n	80042de <I2SEx_TxISR_I2SExt+0x22>
 80042da:	4b1d      	ldr	r3, [pc, #116]	; (8004350 <I2SEx_TxISR_I2SExt+0x94>)
 80042dc:	e001      	b.n	80042e2 <I2SEx_TxISR_I2SExt+0x26>
 80042de:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042e2:	460a      	mov	r2, r1
 80042e4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3b01      	subs	r3, #1
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d121      	bne.n	8004342 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a12      	ldr	r2, [pc, #72]	; (800434c <I2SEx_TxISR_I2SExt+0x90>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d101      	bne.n	800430c <I2SEx_TxISR_I2SExt+0x50>
 8004308:	4b11      	ldr	r3, [pc, #68]	; (8004350 <I2SEx_TxISR_I2SExt+0x94>)
 800430a:	e001      	b.n	8004310 <I2SEx_TxISR_I2SExt+0x54>
 800430c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	490d      	ldr	r1, [pc, #52]	; (800434c <I2SEx_TxISR_I2SExt+0x90>)
 8004318:	428b      	cmp	r3, r1
 800431a:	d101      	bne.n	8004320 <I2SEx_TxISR_I2SExt+0x64>
 800431c:	4b0c      	ldr	r3, [pc, #48]	; (8004350 <I2SEx_TxISR_I2SExt+0x94>)
 800431e:	e001      	b.n	8004324 <I2SEx_TxISR_I2SExt+0x68>
 8004320:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004324:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004328:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	d106      	bne.n	8004342 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7ff ff81 	bl	8004244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004342:	bf00      	nop
 8004344:	3708      	adds	r7, #8
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	40003800 	.word	0x40003800
 8004350:	40003400 	.word	0x40003400

08004354 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68d8      	ldr	r0, [r3, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004366:	1c99      	adds	r1, r3, #2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800436c:	b282      	uxth	r2, r0
 800436e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004374:	b29b      	uxth	r3, r3
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004382:	b29b      	uxth	r3, r3
 8004384:	2b00      	cmp	r3, #0
 8004386:	d113      	bne.n	80043b0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004396:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800439c:	b29b      	uxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d106      	bne.n	80043b0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7ff ff4a 	bl	8004244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043b0:	bf00      	nop
 80043b2:	3708      	adds	r7, #8
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a20      	ldr	r2, [pc, #128]	; (8004448 <I2SEx_RxISR_I2SExt+0x90>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d101      	bne.n	80043ce <I2SEx_RxISR_I2SExt+0x16>
 80043ca:	4b20      	ldr	r3, [pc, #128]	; (800444c <I2SEx_RxISR_I2SExt+0x94>)
 80043cc:	e001      	b.n	80043d2 <I2SEx_RxISR_I2SExt+0x1a>
 80043ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043d2:	68d8      	ldr	r0, [r3, #12]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043d8:	1c99      	adds	r1, r3, #2
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80043de:	b282      	uxth	r2, r0
 80043e0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	3b01      	subs	r3, #1
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d121      	bne.n	800443e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a12      	ldr	r2, [pc, #72]	; (8004448 <I2SEx_RxISR_I2SExt+0x90>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d101      	bne.n	8004408 <I2SEx_RxISR_I2SExt+0x50>
 8004404:	4b11      	ldr	r3, [pc, #68]	; (800444c <I2SEx_RxISR_I2SExt+0x94>)
 8004406:	e001      	b.n	800440c <I2SEx_RxISR_I2SExt+0x54>
 8004408:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	490d      	ldr	r1, [pc, #52]	; (8004448 <I2SEx_RxISR_I2SExt+0x90>)
 8004414:	428b      	cmp	r3, r1
 8004416:	d101      	bne.n	800441c <I2SEx_RxISR_I2SExt+0x64>
 8004418:	4b0c      	ldr	r3, [pc, #48]	; (800444c <I2SEx_RxISR_I2SExt+0x94>)
 800441a:	e001      	b.n	8004420 <I2SEx_RxISR_I2SExt+0x68>
 800441c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004420:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004424:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442a:	b29b      	uxth	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d106      	bne.n	800443e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f7ff ff03 	bl	8004244 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800443e:	bf00      	nop
 8004440:	3708      	adds	r7, #8
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	40003800 	.word	0x40003800
 800444c:	40003400 	.word	0x40003400

08004450 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e267      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	2b00      	cmp	r3, #0
 800446c:	d075      	beq.n	800455a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800446e:	4b88      	ldr	r3, [pc, #544]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 030c 	and.w	r3, r3, #12
 8004476:	2b04      	cmp	r3, #4
 8004478:	d00c      	beq.n	8004494 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800447a:	4b85      	ldr	r3, [pc, #532]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004482:	2b08      	cmp	r3, #8
 8004484:	d112      	bne.n	80044ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004486:	4b82      	ldr	r3, [pc, #520]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800448e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004492:	d10b      	bne.n	80044ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004494:	4b7e      	ldr	r3, [pc, #504]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d05b      	beq.n	8004558 <HAL_RCC_OscConfig+0x108>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d157      	bne.n	8004558 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e242      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044b4:	d106      	bne.n	80044c4 <HAL_RCC_OscConfig+0x74>
 80044b6:	4b76      	ldr	r3, [pc, #472]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a75      	ldr	r2, [pc, #468]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044c0:	6013      	str	r3, [r2, #0]
 80044c2:	e01d      	b.n	8004500 <HAL_RCC_OscConfig+0xb0>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80044cc:	d10c      	bne.n	80044e8 <HAL_RCC_OscConfig+0x98>
 80044ce:	4b70      	ldr	r3, [pc, #448]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a6f      	ldr	r2, [pc, #444]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044d8:	6013      	str	r3, [r2, #0]
 80044da:	4b6d      	ldr	r3, [pc, #436]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a6c      	ldr	r2, [pc, #432]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044e4:	6013      	str	r3, [r2, #0]
 80044e6:	e00b      	b.n	8004500 <HAL_RCC_OscConfig+0xb0>
 80044e8:	4b69      	ldr	r3, [pc, #420]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a68      	ldr	r2, [pc, #416]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044f2:	6013      	str	r3, [r2, #0]
 80044f4:	4b66      	ldr	r3, [pc, #408]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a65      	ldr	r2, [pc, #404]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80044fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	2b00      	cmp	r3, #0
 8004506:	d013      	beq.n	8004530 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004508:	f7fc febc 	bl	8001284 <HAL_GetTick>
 800450c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800450e:	e008      	b.n	8004522 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004510:	f7fc feb8 	bl	8001284 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b64      	cmp	r3, #100	; 0x64
 800451c:	d901      	bls.n	8004522 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e207      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004522:	4b5b      	ldr	r3, [pc, #364]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d0f0      	beq.n	8004510 <HAL_RCC_OscConfig+0xc0>
 800452e:	e014      	b.n	800455a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004530:	f7fc fea8 	bl	8001284 <HAL_GetTick>
 8004534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004536:	e008      	b.n	800454a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004538:	f7fc fea4 	bl	8001284 <HAL_GetTick>
 800453c:	4602      	mov	r2, r0
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	1ad3      	subs	r3, r2, r3
 8004542:	2b64      	cmp	r3, #100	; 0x64
 8004544:	d901      	bls.n	800454a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004546:	2303      	movs	r3, #3
 8004548:	e1f3      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800454a:	4b51      	ldr	r3, [pc, #324]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1f0      	bne.n	8004538 <HAL_RCC_OscConfig+0xe8>
 8004556:	e000      	b.n	800455a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004558:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d063      	beq.n	800462e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004566:	4b4a      	ldr	r3, [pc, #296]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 030c 	and.w	r3, r3, #12
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00b      	beq.n	800458a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004572:	4b47      	ldr	r3, [pc, #284]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800457a:	2b08      	cmp	r3, #8
 800457c:	d11c      	bne.n	80045b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800457e:	4b44      	ldr	r3, [pc, #272]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004586:	2b00      	cmp	r3, #0
 8004588:	d116      	bne.n	80045b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800458a:	4b41      	ldr	r3, [pc, #260]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b00      	cmp	r3, #0
 8004594:	d005      	beq.n	80045a2 <HAL_RCC_OscConfig+0x152>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d001      	beq.n	80045a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e1c7      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045a2:	4b3b      	ldr	r3, [pc, #236]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	00db      	lsls	r3, r3, #3
 80045b0:	4937      	ldr	r1, [pc, #220]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045b6:	e03a      	b.n	800462e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d020      	beq.n	8004602 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80045c0:	4b34      	ldr	r3, [pc, #208]	; (8004694 <HAL_RCC_OscConfig+0x244>)
 80045c2:	2201      	movs	r2, #1
 80045c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c6:	f7fc fe5d 	bl	8001284 <HAL_GetTick>
 80045ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045cc:	e008      	b.n	80045e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045ce:	f7fc fe59 	bl	8001284 <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	2b02      	cmp	r3, #2
 80045da:	d901      	bls.n	80045e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e1a8      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045e0:	4b2b      	ldr	r3, [pc, #172]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d0f0      	beq.n	80045ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ec:	4b28      	ldr	r3, [pc, #160]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4925      	ldr	r1, [pc, #148]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	600b      	str	r3, [r1, #0]
 8004600:	e015      	b.n	800462e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004602:	4b24      	ldr	r3, [pc, #144]	; (8004694 <HAL_RCC_OscConfig+0x244>)
 8004604:	2200      	movs	r2, #0
 8004606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004608:	f7fc fe3c 	bl	8001284 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004610:	f7fc fe38 	bl	8001284 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e187      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004622:	4b1b      	ldr	r3, [pc, #108]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f003 0308 	and.w	r3, r3, #8
 8004636:	2b00      	cmp	r3, #0
 8004638:	d036      	beq.n	80046a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	695b      	ldr	r3, [r3, #20]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d016      	beq.n	8004670 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004642:	4b15      	ldr	r3, [pc, #84]	; (8004698 <HAL_RCC_OscConfig+0x248>)
 8004644:	2201      	movs	r2, #1
 8004646:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004648:	f7fc fe1c 	bl	8001284 <HAL_GetTick>
 800464c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800464e:	e008      	b.n	8004662 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004650:	f7fc fe18 	bl	8001284 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	2b02      	cmp	r3, #2
 800465c:	d901      	bls.n	8004662 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e167      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004662:	4b0b      	ldr	r3, [pc, #44]	; (8004690 <HAL_RCC_OscConfig+0x240>)
 8004664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d0f0      	beq.n	8004650 <HAL_RCC_OscConfig+0x200>
 800466e:	e01b      	b.n	80046a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004670:	4b09      	ldr	r3, [pc, #36]	; (8004698 <HAL_RCC_OscConfig+0x248>)
 8004672:	2200      	movs	r2, #0
 8004674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004676:	f7fc fe05 	bl	8001284 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800467c:	e00e      	b.n	800469c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800467e:	f7fc fe01 	bl	8001284 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d907      	bls.n	800469c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e150      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
 8004690:	40023800 	.word	0x40023800
 8004694:	42470000 	.word	0x42470000
 8004698:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800469c:	4b88      	ldr	r3, [pc, #544]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 800469e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1ea      	bne.n	800467e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 0304 	and.w	r3, r3, #4
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f000 8097 	beq.w	80047e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80046b6:	2300      	movs	r3, #0
 80046b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ba:	4b81      	ldr	r3, [pc, #516]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d10f      	bne.n	80046e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046c6:	2300      	movs	r3, #0
 80046c8:	60bb      	str	r3, [r7, #8]
 80046ca:	4b7d      	ldr	r3, [pc, #500]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80046cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ce:	4a7c      	ldr	r2, [pc, #496]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80046d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046d4:	6413      	str	r3, [r2, #64]	; 0x40
 80046d6:	4b7a      	ldr	r3, [pc, #488]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80046d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046de:	60bb      	str	r3, [r7, #8]
 80046e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046e2:	2301      	movs	r3, #1
 80046e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e6:	4b77      	ldr	r3, [pc, #476]	; (80048c4 <HAL_RCC_OscConfig+0x474>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d118      	bne.n	8004724 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046f2:	4b74      	ldr	r3, [pc, #464]	; (80048c4 <HAL_RCC_OscConfig+0x474>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a73      	ldr	r2, [pc, #460]	; (80048c4 <HAL_RCC_OscConfig+0x474>)
 80046f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046fe:	f7fc fdc1 	bl	8001284 <HAL_GetTick>
 8004702:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004704:	e008      	b.n	8004718 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004706:	f7fc fdbd 	bl	8001284 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b02      	cmp	r3, #2
 8004712:	d901      	bls.n	8004718 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e10c      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004718:	4b6a      	ldr	r3, [pc, #424]	; (80048c4 <HAL_RCC_OscConfig+0x474>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004720:	2b00      	cmp	r3, #0
 8004722:	d0f0      	beq.n	8004706 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d106      	bne.n	800473a <HAL_RCC_OscConfig+0x2ea>
 800472c:	4b64      	ldr	r3, [pc, #400]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 800472e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004730:	4a63      	ldr	r2, [pc, #396]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004732:	f043 0301 	orr.w	r3, r3, #1
 8004736:	6713      	str	r3, [r2, #112]	; 0x70
 8004738:	e01c      	b.n	8004774 <HAL_RCC_OscConfig+0x324>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	2b05      	cmp	r3, #5
 8004740:	d10c      	bne.n	800475c <HAL_RCC_OscConfig+0x30c>
 8004742:	4b5f      	ldr	r3, [pc, #380]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004746:	4a5e      	ldr	r2, [pc, #376]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004748:	f043 0304 	orr.w	r3, r3, #4
 800474c:	6713      	str	r3, [r2, #112]	; 0x70
 800474e:	4b5c      	ldr	r3, [pc, #368]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004752:	4a5b      	ldr	r2, [pc, #364]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004754:	f043 0301 	orr.w	r3, r3, #1
 8004758:	6713      	str	r3, [r2, #112]	; 0x70
 800475a:	e00b      	b.n	8004774 <HAL_RCC_OscConfig+0x324>
 800475c:	4b58      	ldr	r3, [pc, #352]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 800475e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004760:	4a57      	ldr	r2, [pc, #348]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004762:	f023 0301 	bic.w	r3, r3, #1
 8004766:	6713      	str	r3, [r2, #112]	; 0x70
 8004768:	4b55      	ldr	r3, [pc, #340]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 800476a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800476c:	4a54      	ldr	r2, [pc, #336]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 800476e:	f023 0304 	bic.w	r3, r3, #4
 8004772:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d015      	beq.n	80047a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800477c:	f7fc fd82 	bl	8001284 <HAL_GetTick>
 8004780:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004782:	e00a      	b.n	800479a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004784:	f7fc fd7e 	bl	8001284 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004792:	4293      	cmp	r3, r2
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e0cb      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800479a:	4b49      	ldr	r3, [pc, #292]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 800479c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479e:	f003 0302 	and.w	r3, r3, #2
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0ee      	beq.n	8004784 <HAL_RCC_OscConfig+0x334>
 80047a6:	e014      	b.n	80047d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047a8:	f7fc fd6c 	bl	8001284 <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ae:	e00a      	b.n	80047c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047b0:	f7fc fd68 	bl	8001284 <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80047be:	4293      	cmp	r3, r2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e0b5      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047c6:	4b3e      	ldr	r3, [pc, #248]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80047c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1ee      	bne.n	80047b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047d2:	7dfb      	ldrb	r3, [r7, #23]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d105      	bne.n	80047e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047d8:	4b39      	ldr	r3, [pc, #228]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80047da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047dc:	4a38      	ldr	r2, [pc, #224]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80047de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 80a1 	beq.w	8004930 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047ee:	4b34      	ldr	r3, [pc, #208]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b08      	cmp	r3, #8
 80047f8:	d05c      	beq.n	80048b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d141      	bne.n	8004886 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004802:	4b31      	ldr	r3, [pc, #196]	; (80048c8 <HAL_RCC_OscConfig+0x478>)
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004808:	f7fc fd3c 	bl	8001284 <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004810:	f7fc fd38 	bl	8001284 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e087      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004822:	4b27      	ldr	r3, [pc, #156]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1f0      	bne.n	8004810 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	69da      	ldr	r2, [r3, #28]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	431a      	orrs	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483c:	019b      	lsls	r3, r3, #6
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004844:	085b      	lsrs	r3, r3, #1
 8004846:	3b01      	subs	r3, #1
 8004848:	041b      	lsls	r3, r3, #16
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004850:	061b      	lsls	r3, r3, #24
 8004852:	491b      	ldr	r1, [pc, #108]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 8004854:	4313      	orrs	r3, r2
 8004856:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004858:	4b1b      	ldr	r3, [pc, #108]	; (80048c8 <HAL_RCC_OscConfig+0x478>)
 800485a:	2201      	movs	r2, #1
 800485c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485e:	f7fc fd11 	bl	8001284 <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004866:	f7fc fd0d 	bl	8001284 <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e05c      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004878:	4b11      	ldr	r3, [pc, #68]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0f0      	beq.n	8004866 <HAL_RCC_OscConfig+0x416>
 8004884:	e054      	b.n	8004930 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004886:	4b10      	ldr	r3, [pc, #64]	; (80048c8 <HAL_RCC_OscConfig+0x478>)
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488c:	f7fc fcfa 	bl	8001284 <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004894:	f7fc fcf6 	bl	8001284 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e045      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a6:	4b06      	ldr	r3, [pc, #24]	; (80048c0 <HAL_RCC_OscConfig+0x470>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x444>
 80048b2:	e03d      	b.n	8004930 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d107      	bne.n	80048cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e038      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
 80048c0:	40023800 	.word	0x40023800
 80048c4:	40007000 	.word	0x40007000
 80048c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048cc:	4b1b      	ldr	r3, [pc, #108]	; (800493c <HAL_RCC_OscConfig+0x4ec>)
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d028      	beq.n	800492c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d121      	bne.n	800492c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d11a      	bne.n	800492c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80048fc:	4013      	ands	r3, r2
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004902:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004904:	4293      	cmp	r3, r2
 8004906:	d111      	bne.n	800492c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004912:	085b      	lsrs	r3, r3, #1
 8004914:	3b01      	subs	r3, #1
 8004916:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004918:	429a      	cmp	r2, r3
 800491a:	d107      	bne.n	800492c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004926:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004928:	429a      	cmp	r2, r3
 800492a:	d001      	beq.n	8004930 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	e000      	b.n	8004932 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	3718      	adds	r7, #24
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	40023800 	.word	0x40023800

08004940 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d101      	bne.n	8004954 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e0cc      	b.n	8004aee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004954:	4b68      	ldr	r3, [pc, #416]	; (8004af8 <HAL_RCC_ClockConfig+0x1b8>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	683a      	ldr	r2, [r7, #0]
 800495e:	429a      	cmp	r2, r3
 8004960:	d90c      	bls.n	800497c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004962:	4b65      	ldr	r3, [pc, #404]	; (8004af8 <HAL_RCC_ClockConfig+0x1b8>)
 8004964:	683a      	ldr	r2, [r7, #0]
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800496a:	4b63      	ldr	r3, [pc, #396]	; (8004af8 <HAL_RCC_ClockConfig+0x1b8>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0307 	and.w	r3, r3, #7
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	429a      	cmp	r2, r3
 8004976:	d001      	beq.n	800497c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0b8      	b.n	8004aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d020      	beq.n	80049ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004994:	4b59      	ldr	r3, [pc, #356]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	4a58      	ldr	r2, [pc, #352]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 800499a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800499e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d005      	beq.n	80049b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049ac:	4b53      	ldr	r3, [pc, #332]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	4a52      	ldr	r2, [pc, #328]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 80049b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80049b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049b8:	4b50      	ldr	r3, [pc, #320]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	494d      	ldr	r1, [pc, #308]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d044      	beq.n	8004a60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d107      	bne.n	80049ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049de:	4b47      	ldr	r3, [pc, #284]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d119      	bne.n	8004a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e07f      	b.n	8004aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d003      	beq.n	80049fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049fa:	2b03      	cmp	r3, #3
 80049fc:	d107      	bne.n	8004a0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049fe:	4b3f      	ldr	r3, [pc, #252]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d109      	bne.n	8004a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e06f      	b.n	8004aee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a0e:	4b3b      	ldr	r3, [pc, #236]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d101      	bne.n	8004a1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e067      	b.n	8004aee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a1e:	4b37      	ldr	r3, [pc, #220]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f023 0203 	bic.w	r2, r3, #3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
 8004a2a:	4934      	ldr	r1, [pc, #208]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a30:	f7fc fc28 	bl	8001284 <HAL_GetTick>
 8004a34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a36:	e00a      	b.n	8004a4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a38:	f7fc fc24 	bl	8001284 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d901      	bls.n	8004a4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a4a:	2303      	movs	r3, #3
 8004a4c:	e04f      	b.n	8004aee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a4e:	4b2b      	ldr	r3, [pc, #172]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 020c 	and.w	r2, r3, #12
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d1eb      	bne.n	8004a38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a60:	4b25      	ldr	r3, [pc, #148]	; (8004af8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d20c      	bcs.n	8004a88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a6e:	4b22      	ldr	r3, [pc, #136]	; (8004af8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a70:	683a      	ldr	r2, [r7, #0]
 8004a72:	b2d2      	uxtb	r2, r2
 8004a74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a76:	4b20      	ldr	r3, [pc, #128]	; (8004af8 <HAL_RCC_ClockConfig+0x1b8>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	683a      	ldr	r2, [r7, #0]
 8004a80:	429a      	cmp	r2, r3
 8004a82:	d001      	beq.n	8004a88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e032      	b.n	8004aee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0304 	and.w	r3, r3, #4
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d008      	beq.n	8004aa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a94:	4b19      	ldr	r3, [pc, #100]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	4916      	ldr	r1, [pc, #88]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0308 	and.w	r3, r3, #8
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d009      	beq.n	8004ac6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ab2:	4b12      	ldr	r3, [pc, #72]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	490e      	ldr	r1, [pc, #56]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ac6:	f000 f821 	bl	8004b0c <HAL_RCC_GetSysClockFreq>
 8004aca:	4602      	mov	r2, r0
 8004acc:	4b0b      	ldr	r3, [pc, #44]	; (8004afc <HAL_RCC_ClockConfig+0x1bc>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	091b      	lsrs	r3, r3, #4
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	490a      	ldr	r1, [pc, #40]	; (8004b00 <HAL_RCC_ClockConfig+0x1c0>)
 8004ad8:	5ccb      	ldrb	r3, [r1, r3]
 8004ada:	fa22 f303 	lsr.w	r3, r2, r3
 8004ade:	4a09      	ldr	r2, [pc, #36]	; (8004b04 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004ae2:	4b09      	ldr	r3, [pc, #36]	; (8004b08 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fc fb88 	bl	80011fc <HAL_InitTick>

  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	40023c00 	.word	0x40023c00
 8004afc:	40023800 	.word	0x40023800
 8004b00:	0800893c 	.word	0x0800893c
 8004b04:	20000000 	.word	0x20000000
 8004b08:	20000004 	.word	0x20000004

08004b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b10:	b094      	sub	sp, #80	; 0x50
 8004b12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	647b      	str	r3, [r7, #68]	; 0x44
 8004b18:	2300      	movs	r3, #0
 8004b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004b20:	2300      	movs	r3, #0
 8004b22:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b24:	4b79      	ldr	r3, [pc, #484]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f003 030c 	and.w	r3, r3, #12
 8004b2c:	2b08      	cmp	r3, #8
 8004b2e:	d00d      	beq.n	8004b4c <HAL_RCC_GetSysClockFreq+0x40>
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	f200 80e1 	bhi.w	8004cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d002      	beq.n	8004b40 <HAL_RCC_GetSysClockFreq+0x34>
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d003      	beq.n	8004b46 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b3e:	e0db      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b40:	4b73      	ldr	r3, [pc, #460]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b42:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004b44:	e0db      	b.n	8004cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b46:	4b73      	ldr	r3, [pc, #460]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b4a:	e0d8      	b.n	8004cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b4c:	4b6f      	ldr	r3, [pc, #444]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b54:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b56:	4b6d      	ldr	r3, [pc, #436]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d063      	beq.n	8004c2a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b62:	4b6a      	ldr	r3, [pc, #424]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	099b      	lsrs	r3, r3, #6
 8004b68:	2200      	movs	r2, #0
 8004b6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b6c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b74:	633b      	str	r3, [r7, #48]	; 0x30
 8004b76:	2300      	movs	r3, #0
 8004b78:	637b      	str	r3, [r7, #52]	; 0x34
 8004b7a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004b7e:	4622      	mov	r2, r4
 8004b80:	462b      	mov	r3, r5
 8004b82:	f04f 0000 	mov.w	r0, #0
 8004b86:	f04f 0100 	mov.w	r1, #0
 8004b8a:	0159      	lsls	r1, r3, #5
 8004b8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b90:	0150      	lsls	r0, r2, #5
 8004b92:	4602      	mov	r2, r0
 8004b94:	460b      	mov	r3, r1
 8004b96:	4621      	mov	r1, r4
 8004b98:	1a51      	subs	r1, r2, r1
 8004b9a:	6139      	str	r1, [r7, #16]
 8004b9c:	4629      	mov	r1, r5
 8004b9e:	eb63 0301 	sbc.w	r3, r3, r1
 8004ba2:	617b      	str	r3, [r7, #20]
 8004ba4:	f04f 0200 	mov.w	r2, #0
 8004ba8:	f04f 0300 	mov.w	r3, #0
 8004bac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bb0:	4659      	mov	r1, fp
 8004bb2:	018b      	lsls	r3, r1, #6
 8004bb4:	4651      	mov	r1, sl
 8004bb6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bba:	4651      	mov	r1, sl
 8004bbc:	018a      	lsls	r2, r1, #6
 8004bbe:	4651      	mov	r1, sl
 8004bc0:	ebb2 0801 	subs.w	r8, r2, r1
 8004bc4:	4659      	mov	r1, fp
 8004bc6:	eb63 0901 	sbc.w	r9, r3, r1
 8004bca:	f04f 0200 	mov.w	r2, #0
 8004bce:	f04f 0300 	mov.w	r3, #0
 8004bd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bde:	4690      	mov	r8, r2
 8004be0:	4699      	mov	r9, r3
 8004be2:	4623      	mov	r3, r4
 8004be4:	eb18 0303 	adds.w	r3, r8, r3
 8004be8:	60bb      	str	r3, [r7, #8]
 8004bea:	462b      	mov	r3, r5
 8004bec:	eb49 0303 	adc.w	r3, r9, r3
 8004bf0:	60fb      	str	r3, [r7, #12]
 8004bf2:	f04f 0200 	mov.w	r2, #0
 8004bf6:	f04f 0300 	mov.w	r3, #0
 8004bfa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004bfe:	4629      	mov	r1, r5
 8004c00:	024b      	lsls	r3, r1, #9
 8004c02:	4621      	mov	r1, r4
 8004c04:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c08:	4621      	mov	r1, r4
 8004c0a:	024a      	lsls	r2, r1, #9
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	4619      	mov	r1, r3
 8004c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c12:	2200      	movs	r2, #0
 8004c14:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c16:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c1c:	f7fb fc90 	bl	8000540 <__aeabi_uldivmod>
 8004c20:	4602      	mov	r2, r0
 8004c22:	460b      	mov	r3, r1
 8004c24:	4613      	mov	r3, r2
 8004c26:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c28:	e058      	b.n	8004cdc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c2a:	4b38      	ldr	r3, [pc, #224]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	099b      	lsrs	r3, r3, #6
 8004c30:	2200      	movs	r2, #0
 8004c32:	4618      	mov	r0, r3
 8004c34:	4611      	mov	r1, r2
 8004c36:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c3a:	623b      	str	r3, [r7, #32]
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	627b      	str	r3, [r7, #36]	; 0x24
 8004c40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c44:	4642      	mov	r2, r8
 8004c46:	464b      	mov	r3, r9
 8004c48:	f04f 0000 	mov.w	r0, #0
 8004c4c:	f04f 0100 	mov.w	r1, #0
 8004c50:	0159      	lsls	r1, r3, #5
 8004c52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c56:	0150      	lsls	r0, r2, #5
 8004c58:	4602      	mov	r2, r0
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	4641      	mov	r1, r8
 8004c5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c62:	4649      	mov	r1, r9
 8004c64:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	f04f 0300 	mov.w	r3, #0
 8004c70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c7c:	ebb2 040a 	subs.w	r4, r2, sl
 8004c80:	eb63 050b 	sbc.w	r5, r3, fp
 8004c84:	f04f 0200 	mov.w	r2, #0
 8004c88:	f04f 0300 	mov.w	r3, #0
 8004c8c:	00eb      	lsls	r3, r5, #3
 8004c8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c92:	00e2      	lsls	r2, r4, #3
 8004c94:	4614      	mov	r4, r2
 8004c96:	461d      	mov	r5, r3
 8004c98:	4643      	mov	r3, r8
 8004c9a:	18e3      	adds	r3, r4, r3
 8004c9c:	603b      	str	r3, [r7, #0]
 8004c9e:	464b      	mov	r3, r9
 8004ca0:	eb45 0303 	adc.w	r3, r5, r3
 8004ca4:	607b      	str	r3, [r7, #4]
 8004ca6:	f04f 0200 	mov.w	r2, #0
 8004caa:	f04f 0300 	mov.w	r3, #0
 8004cae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cb2:	4629      	mov	r1, r5
 8004cb4:	028b      	lsls	r3, r1, #10
 8004cb6:	4621      	mov	r1, r4
 8004cb8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cbc:	4621      	mov	r1, r4
 8004cbe:	028a      	lsls	r2, r1, #10
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	61bb      	str	r3, [r7, #24]
 8004cca:	61fa      	str	r2, [r7, #28]
 8004ccc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cd0:	f7fb fc36 	bl	8000540 <__aeabi_uldivmod>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	4613      	mov	r3, r2
 8004cda:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004cdc:	4b0b      	ldr	r3, [pc, #44]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	0c1b      	lsrs	r3, r3, #16
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004cec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cf6:	e002      	b.n	8004cfe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cf8:	4b05      	ldr	r3, [pc, #20]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cfa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cfe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3750      	adds	r7, #80	; 0x50
 8004d04:	46bd      	mov	sp, r7
 8004d06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d0a:	bf00      	nop
 8004d0c:	40023800 	.word	0x40023800
 8004d10:	00f42400 	.word	0x00f42400
 8004d14:	007a1200 	.word	0x007a1200

08004d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d1c:	4b03      	ldr	r3, [pc, #12]	; (8004d2c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	20000000 	.word	0x20000000

08004d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d34:	f7ff fff0 	bl	8004d18 <HAL_RCC_GetHCLKFreq>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	4b05      	ldr	r3, [pc, #20]	; (8004d50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	0a9b      	lsrs	r3, r3, #10
 8004d40:	f003 0307 	and.w	r3, r3, #7
 8004d44:	4903      	ldr	r1, [pc, #12]	; (8004d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d46:	5ccb      	ldrb	r3, [r1, r3]
 8004d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	40023800 	.word	0x40023800
 8004d54:	0800894c 	.word	0x0800894c

08004d58 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d60:	2300      	movs	r3, #0
 8004d62:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d64:	2300      	movs	r3, #0
 8004d66:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d105      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d035      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d80:	4b62      	ldr	r3, [pc, #392]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d86:	f7fc fa7d 	bl	8001284 <HAL_GetTick>
 8004d8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d8e:	f7fc fa79 	bl	8001284 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e0b0      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004da0:	4b5b      	ldr	r3, [pc, #364]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1f0      	bne.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	019a      	lsls	r2, r3, #6
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	071b      	lsls	r3, r3, #28
 8004db8:	4955      	ldr	r1, [pc, #340]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004dc0:	4b52      	ldr	r3, [pc, #328]	; (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dc6:	f7fc fa5d 	bl	8001284 <HAL_GetTick>
 8004dca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dcc:	e008      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004dce:	f7fc fa59 	bl	8001284 <HAL_GetTick>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	2b02      	cmp	r3, #2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e090      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004de0:	4b4b      	ldr	r3, [pc, #300]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d0f0      	beq.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	f000 8083 	beq.w	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
 8004dfe:	4b44      	ldr	r3, [pc, #272]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e02:	4a43      	ldr	r2, [pc, #268]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e08:	6413      	str	r3, [r2, #64]	; 0x40
 8004e0a:	4b41      	ldr	r3, [pc, #260]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004e16:	4b3f      	ldr	r3, [pc, #252]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a3e      	ldr	r2, [pc, #248]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e20:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004e22:	f7fc fa2f 	bl	8001284 <HAL_GetTick>
 8004e26:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e28:	e008      	b.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004e2a:	f7fc fa2b 	bl	8001284 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d901      	bls.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e062      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e3c:	4b35      	ldr	r3, [pc, #212]	; (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d0f0      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e48:	4b31      	ldr	r3, [pc, #196]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e50:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d02f      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d028      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e66:	4b2a      	ldr	r3, [pc, #168]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e6e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e70:	4b29      	ldr	r3, [pc, #164]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e72:	2201      	movs	r2, #1
 8004e74:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e76:	4b28      	ldr	r3, [pc, #160]	; (8004f18 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e7c:	4a24      	ldr	r2, [pc, #144]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e82:	4b23      	ldr	r3, [pc, #140]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e86:	f003 0301 	and.w	r3, r3, #1
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d114      	bne.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e8e:	f7fc f9f9 	bl	8001284 <HAL_GetTick>
 8004e92:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e94:	e00a      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e96:	f7fc f9f5 	bl	8001284 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d901      	bls.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004ea8:	2303      	movs	r3, #3
 8004eaa:	e02a      	b.n	8004f02 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eac:	4b18      	ldr	r3, [pc, #96]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d0ee      	beq.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ec0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ec4:	d10d      	bne.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004ec6:	4b12      	ldr	r3, [pc, #72]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eda:	490d      	ldr	r1, [pc, #52]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	608b      	str	r3, [r1, #8]
 8004ee0:	e005      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004ee2:	4b0b      	ldr	r3, [pc, #44]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	4a0a      	ldr	r2, [pc, #40]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ee8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004eec:	6093      	str	r3, [r2, #8]
 8004eee:	4b08      	ldr	r3, [pc, #32]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ef0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004efa:	4905      	ldr	r1, [pc, #20]	; (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3718      	adds	r7, #24
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	42470068 	.word	0x42470068
 8004f10:	40023800 	.word	0x40023800
 8004f14:	40007000 	.word	0x40007000
 8004f18:	42470e40 	.word	0x42470e40

08004f1c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b087      	sub	sp, #28
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004f30:	2300      	movs	r3, #0
 8004f32:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d13e      	bne.n	8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004f3a:	4b23      	ldr	r3, [pc, #140]	; (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004f42:	60fb      	str	r3, [r7, #12]
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d005      	beq.n	8004f56 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d12f      	bne.n	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004f50:	4b1e      	ldr	r3, [pc, #120]	; (8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004f52:	617b      	str	r3, [r7, #20]
          break;
 8004f54:	e02f      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004f56:	4b1c      	ldr	r3, [pc, #112]	; (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f62:	d108      	bne.n	8004f76 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f64:	4b18      	ldr	r3, [pc, #96]	; (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f6c:	4a18      	ldr	r2, [pc, #96]	; (8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f72:	613b      	str	r3, [r7, #16]
 8004f74:	e007      	b.n	8004f86 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004f76:	4b14      	ldr	r3, [pc, #80]	; (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f7e:	4a15      	ldr	r2, [pc, #84]	; (8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f84:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004f86:	4b10      	ldr	r3, [pc, #64]	; (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004f88:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f8c:	099b      	lsrs	r3, r3, #6
 8004f8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	fb02 f303 	mul.w	r3, r2, r3
 8004f98:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004f9a:	4b0b      	ldr	r3, [pc, #44]	; (8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004f9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fa0:	0f1b      	lsrs	r3, r3, #28
 8004fa2:	f003 0307 	and.w	r3, r3, #7
 8004fa6:	68ba      	ldr	r2, [r7, #8]
 8004fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fac:	617b      	str	r3, [r7, #20]
          break;
 8004fae:	e002      	b.n	8004fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	617b      	str	r3, [r7, #20]
          break;
 8004fb4:	bf00      	nop
        }
      }
      break;
 8004fb6:	bf00      	nop
    }
  }
  return frequency;
 8004fb8:	697b      	ldr	r3, [r7, #20]
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	371c      	adds	r7, #28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	40023800 	.word	0x40023800
 8004fcc:	00bb8000 	.word	0x00bb8000
 8004fd0:	007a1200 	.word	0x007a1200
 8004fd4:	00f42400 	.word	0x00f42400

08004fd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d101      	bne.n	8004fea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e07b      	b.n	80050e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d108      	bne.n	8005004 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ffa:	d009      	beq.n	8005010 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	61da      	str	r2, [r3, #28]
 8005002:	e005      	b.n	8005010 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2200      	movs	r2, #0
 800500e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2200      	movs	r2, #0
 8005014:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b00      	cmp	r3, #0
 8005020:	d106      	bne.n	8005030 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fb ffd6 	bl	8000fdc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2202      	movs	r2, #2
 8005034:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005046:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005058:	431a      	orrs	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005062:	431a      	orrs	r2, r3
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	431a      	orrs	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	431a      	orrs	r2, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005080:	431a      	orrs	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a1b      	ldr	r3, [r3, #32]
 8005090:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005094:	ea42 0103 	orr.w	r1, r2, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800509c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	0c1b      	lsrs	r3, r3, #16
 80050ae:	f003 0104 	and.w	r1, r3, #4
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	f003 0210 	and.w	r2, r3, #16
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	69da      	ldr	r2, [r3, #28]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80050ea:	b084      	sub	sp, #16
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	f107 001c 	add.w	r0, r7, #28
 80050f8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80050fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fe:	2b01      	cmp	r3, #1
 8005100:	d122      	bne.n	8005148 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005106:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005116:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68db      	ldr	r3, [r3, #12]
 8005122:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800512a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800512c:	2b01      	cmp	r3, #1
 800512e:	d105      	bne.n	800513c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f9bf 	bl	80054c0 <USB_CoreReset>
 8005142:	4603      	mov	r3, r0
 8005144:	73fb      	strb	r3, [r7, #15]
 8005146:	e01a      	b.n	800517e <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f9b3 	bl	80054c0 <USB_CoreReset>
 800515a:	4603      	mov	r3, r0
 800515c:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800515e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005160:	2b00      	cmp	r3, #0
 8005162:	d106      	bne.n	8005172 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005168:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	639a      	str	r2, [r3, #56]	; 0x38
 8005170:	e005      	b.n	800517e <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005176:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800517e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005180:	2b01      	cmp	r3, #1
 8005182:	d10b      	bne.n	800519c <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f043 0206 	orr.w	r2, r3, #6
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f043 0220 	orr.w	r2, r3, #32
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800519c:	7bfb      	ldrb	r3, [r7, #15]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80051a8:	b004      	add	sp, #16
 80051aa:	4770      	bx	lr

080051ac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f043 0201 	orr.w	r2, r3, #1
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr

080051ce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051ce:	b480      	push	{r7}
 80051d0:	b083      	sub	sp, #12
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f023 0201 	bic.w	r2, r3, #1
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b084      	sub	sp, #16
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	460b      	mov	r3, r1
 80051fa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800520c:	78fb      	ldrb	r3, [r7, #3]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d115      	bne.n	800523e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800521e:	2001      	movs	r0, #1
 8005220:	f7fc f83c 	bl	800129c <HAL_Delay>
      ms++;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	3301      	adds	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 f939 	bl	80054a2 <USB_GetMode>
 8005230:	4603      	mov	r3, r0
 8005232:	2b01      	cmp	r3, #1
 8005234:	d01e      	beq.n	8005274 <USB_SetCurrentMode+0x84>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2b31      	cmp	r3, #49	; 0x31
 800523a:	d9f0      	bls.n	800521e <USB_SetCurrentMode+0x2e>
 800523c:	e01a      	b.n	8005274 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800523e:	78fb      	ldrb	r3, [r7, #3]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d115      	bne.n	8005270 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005250:	2001      	movs	r0, #1
 8005252:	f7fc f823 	bl	800129c <HAL_Delay>
      ms++;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	3301      	adds	r3, #1
 800525a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f000 f920 	bl	80054a2 <USB_GetMode>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d005      	beq.n	8005274 <USB_SetCurrentMode+0x84>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b31      	cmp	r3, #49	; 0x31
 800526c:	d9f0      	bls.n	8005250 <USB_SetCurrentMode+0x60>
 800526e:	e001      	b.n	8005274 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e005      	b.n	8005280 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2b32      	cmp	r3, #50	; 0x32
 8005278:	d101      	bne.n	800527e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e000      	b.n	8005280 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3710      	adds	r7, #16
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	3301      	adds	r3, #1
 800529a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4a13      	ldr	r2, [pc, #76]	; (80052ec <USB_FlushTxFifo+0x64>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d901      	bls.n	80052a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e01b      	b.n	80052e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	daf2      	bge.n	8005296 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80052b0:	2300      	movs	r3, #0
 80052b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	019b      	lsls	r3, r3, #6
 80052b8:	f043 0220 	orr.w	r2, r3, #32
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	3301      	adds	r3, #1
 80052c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	4a08      	ldr	r2, [pc, #32]	; (80052ec <USB_FlushTxFifo+0x64>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d901      	bls.n	80052d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e006      	b.n	80052e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	f003 0320 	and.w	r3, r3, #32
 80052da:	2b20      	cmp	r3, #32
 80052dc:	d0f0      	beq.n	80052c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	3714      	adds	r7, #20
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	00030d40 	.word	0x00030d40

080052f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052f8:	2300      	movs	r3, #0
 80052fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	3301      	adds	r3, #1
 8005300:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	4a11      	ldr	r2, [pc, #68]	; (800534c <USB_FlushRxFifo+0x5c>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d901      	bls.n	800530e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e018      	b.n	8005340 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	2b00      	cmp	r3, #0
 8005314:	daf2      	bge.n	80052fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2210      	movs	r2, #16
 800531e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	3301      	adds	r3, #1
 8005324:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	4a08      	ldr	r2, [pc, #32]	; (800534c <USB_FlushRxFifo+0x5c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d901      	bls.n	8005332 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e006      	b.n	8005340 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	f003 0310 	and.w	r3, r3, #16
 800533a:	2b10      	cmp	r3, #16
 800533c:	d0f0      	beq.n	8005320 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800533e:	2300      	movs	r3, #0
}
 8005340:	4618      	mov	r0, r3
 8005342:	3714      	adds	r7, #20
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr
 800534c:	00030d40 	.word	0x00030d40

08005350 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005350:	b480      	push	{r7}
 8005352:	b089      	sub	sp, #36	; 0x24
 8005354:	af00      	add	r7, sp, #0
 8005356:	60f8      	str	r0, [r7, #12]
 8005358:	60b9      	str	r1, [r7, #8]
 800535a:	4611      	mov	r1, r2
 800535c:	461a      	mov	r2, r3
 800535e:	460b      	mov	r3, r1
 8005360:	71fb      	strb	r3, [r7, #7]
 8005362:	4613      	mov	r3, r2
 8005364:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800536e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005372:	2b00      	cmp	r3, #0
 8005374:	d123      	bne.n	80053be <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005376:	88bb      	ldrh	r3, [r7, #4]
 8005378:	3303      	adds	r3, #3
 800537a:	089b      	lsrs	r3, r3, #2
 800537c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800537e:	2300      	movs	r3, #0
 8005380:	61bb      	str	r3, [r7, #24]
 8005382:	e018      	b.n	80053b6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005384:	79fb      	ldrb	r3, [r7, #7]
 8005386:	031a      	lsls	r2, r3, #12
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	4413      	add	r3, r2
 800538c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005390:	461a      	mov	r2, r3
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	3301      	adds	r3, #1
 800539c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	3301      	adds	r3, #1
 80053a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	3301      	adds	r3, #1
 80053a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	3301      	adds	r3, #1
 80053ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	3301      	adds	r3, #1
 80053b4:	61bb      	str	r3, [r7, #24]
 80053b6:	69ba      	ldr	r2, [r7, #24]
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d3e2      	bcc.n	8005384 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3724      	adds	r7, #36	; 0x24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b08b      	sub	sp, #44	; 0x2c
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	4613      	mov	r3, r2
 80053d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80053e2:	88fb      	ldrh	r3, [r7, #6]
 80053e4:	089b      	lsrs	r3, r3, #2
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80053ea:	88fb      	ldrh	r3, [r7, #6]
 80053ec:	f003 0303 	and.w	r3, r3, #3
 80053f0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80053f2:	2300      	movs	r3, #0
 80053f4:	623b      	str	r3, [r7, #32]
 80053f6:	e014      	b.n	8005422 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005402:	601a      	str	r2, [r3, #0]
    pDest++;
 8005404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005406:	3301      	adds	r3, #1
 8005408:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800540a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540c:	3301      	adds	r3, #1
 800540e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005412:	3301      	adds	r3, #1
 8005414:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005418:	3301      	adds	r3, #1
 800541a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800541c:	6a3b      	ldr	r3, [r7, #32]
 800541e:	3301      	adds	r3, #1
 8005420:	623b      	str	r3, [r7, #32]
 8005422:	6a3a      	ldr	r2, [r7, #32]
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	429a      	cmp	r2, r3
 8005428:	d3e6      	bcc.n	80053f8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800542a:	8bfb      	ldrh	r3, [r7, #30]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d01e      	beq.n	800546e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005430:	2300      	movs	r3, #0
 8005432:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800543a:	461a      	mov	r2, r3
 800543c:	f107 0310 	add.w	r3, r7, #16
 8005440:	6812      	ldr	r2, [r2, #0]
 8005442:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	b2db      	uxtb	r3, r3
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	fa22 f303 	lsr.w	r3, r2, r3
 8005450:	b2da      	uxtb	r2, r3
 8005452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005454:	701a      	strb	r2, [r3, #0]
      i++;
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	3301      	adds	r3, #1
 800545a:	623b      	str	r3, [r7, #32]
      pDest++;
 800545c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545e:	3301      	adds	r3, #1
 8005460:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005462:	8bfb      	ldrh	r3, [r7, #30]
 8005464:	3b01      	subs	r3, #1
 8005466:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005468:	8bfb      	ldrh	r3, [r7, #30]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1ea      	bne.n	8005444 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800546e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005470:	4618      	mov	r0, r3
 8005472:	372c      	adds	r7, #44	; 0x2c
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	4013      	ands	r3, r2
 8005492:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005494:	68fb      	ldr	r3, [r7, #12]
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	f003 0301 	and.w	r3, r3, #1
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	370c      	adds	r7, #12
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
	...

080054c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b085      	sub	sp, #20
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054c8:	2300      	movs	r3, #0
 80054ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	3301      	adds	r3, #1
 80054d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	4a13      	ldr	r2, [pc, #76]	; (8005524 <USB_CoreReset+0x64>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d901      	bls.n	80054de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	e01b      	b.n	8005516 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	691b      	ldr	r3, [r3, #16]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	daf2      	bge.n	80054cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80054e6:	2300      	movs	r3, #0
 80054e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	f043 0201 	orr.w	r2, r3, #1
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	3301      	adds	r3, #1
 80054fa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	4a09      	ldr	r2, [pc, #36]	; (8005524 <USB_CoreReset+0x64>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d901      	bls.n	8005508 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e006      	b.n	8005516 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	2b01      	cmp	r3, #1
 8005512:	d0f0      	beq.n	80054f6 <USB_CoreReset+0x36>

  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3714      	adds	r7, #20
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	00030d40 	.word	0x00030d40

08005528 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005528:	b084      	sub	sp, #16
 800552a:	b580      	push	{r7, lr}
 800552c:	b086      	sub	sp, #24
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
 8005532:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005536:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800553a:	2300      	movs	r3, #0
 800553c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005548:	461a      	mov	r2, r3
 800554a:	2300      	movs	r3, #0
 800554c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005552:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800556a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800557a:	2b00      	cmp	r3, #0
 800557c:	d018      	beq.n	80055b0 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800557e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005580:	2b01      	cmp	r3, #1
 8005582:	d10a      	bne.n	800559a <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005592:	f043 0304 	orr.w	r3, r3, #4
 8005596:	6013      	str	r3, [r2, #0]
 8005598:	e014      	b.n	80055c4 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055a8:	f023 0304 	bic.w	r3, r3, #4
 80055ac:	6013      	str	r3, [r2, #0]
 80055ae:	e009      	b.n	80055c4 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	68fa      	ldr	r2, [r7, #12]
 80055ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055be:	f023 0304 	bic.w	r3, r3, #4
 80055c2:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80055c4:	2110      	movs	r1, #16
 80055c6:	6878      	ldr	r0, [r7, #4]
 80055c8:	f7ff fe5e 	bl	8005288 <USB_FlushTxFifo>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff fe8a 	bl	80052f0 <USB_FlushRxFifo>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80055e6:	2300      	movs	r3, #0
 80055e8:	613b      	str	r3, [r7, #16]
 80055ea:	e015      	b.n	8005618 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	015a      	lsls	r2, r3, #5
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	4413      	add	r3, r2
 80055f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055f8:	461a      	mov	r2, r3
 80055fa:	f04f 33ff 	mov.w	r3, #4294967295
 80055fe:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	015a      	lsls	r2, r3, #5
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	4413      	add	r3, r2
 8005608:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800560c:	461a      	mov	r2, r3
 800560e:	2300      	movs	r3, #0
 8005610:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	3301      	adds	r3, #1
 8005616:	613b      	str	r3, [r7, #16]
 8005618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	429a      	cmp	r2, r3
 800561e:	d3e5      	bcc.n	80055ec <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f04f 32ff 	mov.w	r2, #4294967295
 800562c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005632:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00b      	beq.n	8005652 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005640:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a13      	ldr	r2, [pc, #76]	; (8005694 <USB_HostInit+0x16c>)
 8005646:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a13      	ldr	r2, [pc, #76]	; (8005698 <USB_HostInit+0x170>)
 800564c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005650:	e009      	b.n	8005666 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2280      	movs	r2, #128	; 0x80
 8005656:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a10      	ldr	r2, [pc, #64]	; (800569c <USB_HostInit+0x174>)
 800565c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a0f      	ldr	r2, [pc, #60]	; (80056a0 <USB_HostInit+0x178>)
 8005662:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005668:	2b00      	cmp	r3, #0
 800566a:	d105      	bne.n	8005678 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	f043 0210 	orr.w	r2, r3, #16
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	699a      	ldr	r2, [r3, #24]
 800567c:	4b09      	ldr	r3, [pc, #36]	; (80056a4 <USB_HostInit+0x17c>)
 800567e:	4313      	orrs	r3, r2
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8005684:	7dfb      	ldrb	r3, [r7, #23]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3718      	adds	r7, #24
 800568a:	46bd      	mov	sp, r7
 800568c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005690:	b004      	add	sp, #16
 8005692:	4770      	bx	lr
 8005694:	01000200 	.word	0x01000200
 8005698:	00e00300 	.word	0x00e00300
 800569c:	00600080 	.word	0x00600080
 80056a0:	004000e0 	.word	0x004000e0
 80056a4:	a3200008 	.word	0xa3200008

080056a8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	460b      	mov	r3, r1
 80056b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	68fa      	ldr	r2, [r7, #12]
 80056c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80056c6:	f023 0303 	bic.w	r3, r3, #3
 80056ca:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	78fb      	ldrb	r3, [r7, #3]
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	68f9      	ldr	r1, [r7, #12]
 80056dc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80056e0:	4313      	orrs	r3, r2
 80056e2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80056e4:	78fb      	ldrb	r3, [r7, #3]
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d107      	bne.n	80056fa <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80056f0:	461a      	mov	r2, r3
 80056f2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80056f6:	6053      	str	r3, [r2, #4]
 80056f8:	e009      	b.n	800570e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80056fa:	78fb      	ldrb	r3, [r7, #3]
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d106      	bne.n	800570e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005706:	461a      	mov	r2, r3
 8005708:	f241 7370 	movw	r3, #6000	; 0x1770
 800570c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800573c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005746:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800574a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800574c:	2064      	movs	r0, #100	; 0x64
 800574e:	f7fb fda5 	bl	800129c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	68fa      	ldr	r2, [r7, #12]
 8005756:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800575a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800575e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005760:	200a      	movs	r0, #10
 8005762:	f7fb fd9b 	bl	800129c <HAL_Delay>

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3710      	adds	r7, #16
 800576c:	46bd      	mov	sp, r7
 800576e:	bd80      	pop	{r7, pc}

08005770 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005770:	b480      	push	{r7}
 8005772:	b085      	sub	sp, #20
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	460b      	mov	r3, r1
 800577a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005780:	2300      	movs	r3, #0
 8005782:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005794:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d109      	bne.n	80057b4 <USB_DriveVbus+0x44>
 80057a0:	78fb      	ldrb	r3, [r7, #3]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d106      	bne.n	80057b4 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80057ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80057b2:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057be:	d109      	bne.n	80057d4 <USB_DriveVbus+0x64>
 80057c0:	78fb      	ldrb	r3, [r7, #3]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d106      	bne.n	80057d4 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80057ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057d2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3714      	adds	r7, #20
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b085      	sub	sp, #20
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	0c5b      	lsrs	r3, r3, #17
 8005800:	f003 0303 	and.w	r3, r3, #3
}
 8005804:	4618      	mov	r0, r3
 8005806:	3714      	adds	r7, #20
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	b29b      	uxth	r3, r3
}
 8005826:	4618      	mov	r0, r3
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
	...

08005834 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b088      	sub	sp, #32
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	4608      	mov	r0, r1
 800583e:	4611      	mov	r1, r2
 8005840:	461a      	mov	r2, r3
 8005842:	4603      	mov	r3, r0
 8005844:	70fb      	strb	r3, [r7, #3]
 8005846:	460b      	mov	r3, r1
 8005848:	70bb      	strb	r3, [r7, #2]
 800584a:	4613      	mov	r3, r2
 800584c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800584e:	2300      	movs	r3, #0
 8005850:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005856:	78fb      	ldrb	r3, [r7, #3]
 8005858:	015a      	lsls	r2, r3, #5
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	4413      	add	r3, r2
 800585e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005862:	461a      	mov	r2, r3
 8005864:	f04f 33ff 	mov.w	r3, #4294967295
 8005868:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800586a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800586e:	2b03      	cmp	r3, #3
 8005870:	d87e      	bhi.n	8005970 <USB_HC_Init+0x13c>
 8005872:	a201      	add	r2, pc, #4	; (adr r2, 8005878 <USB_HC_Init+0x44>)
 8005874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005878:	08005889 	.word	0x08005889
 800587c:	08005933 	.word	0x08005933
 8005880:	08005889 	.word	0x08005889
 8005884:	080058f5 	.word	0x080058f5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005888:	78fb      	ldrb	r3, [r7, #3]
 800588a:	015a      	lsls	r2, r3, #5
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	4413      	add	r3, r2
 8005890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005894:	461a      	mov	r2, r3
 8005896:	f240 439d 	movw	r3, #1181	; 0x49d
 800589a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800589c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	da10      	bge.n	80058c6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80058a4:	78fb      	ldrb	r3, [r7, #3]
 80058a6:	015a      	lsls	r2, r3, #5
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	4413      	add	r3, r2
 80058ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	78fa      	ldrb	r2, [r7, #3]
 80058b4:	0151      	lsls	r1, r2, #5
 80058b6:	693a      	ldr	r2, [r7, #16]
 80058b8:	440a      	add	r2, r1
 80058ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058c2:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 80058c4:	e057      	b.n	8005976 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d051      	beq.n	8005976 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80058d2:	78fb      	ldrb	r3, [r7, #3]
 80058d4:	015a      	lsls	r2, r3, #5
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	4413      	add	r3, r2
 80058da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	78fa      	ldrb	r2, [r7, #3]
 80058e2:	0151      	lsls	r1, r2, #5
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	440a      	add	r2, r1
 80058e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058ec:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80058f0:	60d3      	str	r3, [r2, #12]
      break;
 80058f2:	e040      	b.n	8005976 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80058f4:	78fb      	ldrb	r3, [r7, #3]
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005900:	461a      	mov	r2, r3
 8005902:	f240 639d 	movw	r3, #1693	; 0x69d
 8005906:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005908:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800590c:	2b00      	cmp	r3, #0
 800590e:	da34      	bge.n	800597a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005910:	78fb      	ldrb	r3, [r7, #3]
 8005912:	015a      	lsls	r2, r3, #5
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	4413      	add	r3, r2
 8005918:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	78fa      	ldrb	r2, [r7, #3]
 8005920:	0151      	lsls	r1, r2, #5
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	440a      	add	r2, r1
 8005926:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800592a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800592e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005930:	e023      	b.n	800597a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005932:	78fb      	ldrb	r3, [r7, #3]
 8005934:	015a      	lsls	r2, r3, #5
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	4413      	add	r3, r2
 800593a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800593e:	461a      	mov	r2, r3
 8005940:	f240 2325 	movw	r3, #549	; 0x225
 8005944:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005946:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800594a:	2b00      	cmp	r3, #0
 800594c:	da17      	bge.n	800597e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800594e:	78fb      	ldrb	r3, [r7, #3]
 8005950:	015a      	lsls	r2, r3, #5
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	4413      	add	r3, r2
 8005956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	78fa      	ldrb	r2, [r7, #3]
 800595e:	0151      	lsls	r1, r2, #5
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	440a      	add	r2, r1
 8005964:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005968:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800596c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800596e:	e006      	b.n	800597e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005970:	2301      	movs	r3, #1
 8005972:	77fb      	strb	r3, [r7, #31]
      break;
 8005974:	e004      	b.n	8005980 <USB_HC_Init+0x14c>
      break;
 8005976:	bf00      	nop
 8005978:	e002      	b.n	8005980 <USB_HC_Init+0x14c>
      break;
 800597a:	bf00      	nop
 800597c:	e000      	b.n	8005980 <USB_HC_Init+0x14c>
      break;
 800597e:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005980:	78fb      	ldrb	r3, [r7, #3]
 8005982:	015a      	lsls	r2, r3, #5
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	4413      	add	r3, r2
 8005988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	78fa      	ldrb	r2, [r7, #3]
 8005990:	0151      	lsls	r1, r2, #5
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	440a      	add	r2, r1
 8005996:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800599a:	f043 0302 	orr.w	r3, r3, #2
 800599e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059a6:	699a      	ldr	r2, [r3, #24]
 80059a8:	78fb      	ldrb	r3, [r7, #3]
 80059aa:	f003 030f 	and.w	r3, r3, #15
 80059ae:	2101      	movs	r1, #1
 80059b0:	fa01 f303 	lsl.w	r3, r1, r3
 80059b4:	6939      	ldr	r1, [r7, #16]
 80059b6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80059ba:	4313      	orrs	r3, r2
 80059bc:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80059ca:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	da03      	bge.n	80059da <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80059d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059d6:	61bb      	str	r3, [r7, #24]
 80059d8:	e001      	b.n	80059de <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 80059da:	2300      	movs	r3, #0
 80059dc:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f7ff feff 	bl	80057e2 <USB_GetHostSpeed>
 80059e4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80059e6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80059ea:	2b02      	cmp	r3, #2
 80059ec:	d106      	bne.n	80059fc <USB_HC_Init+0x1c8>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2b02      	cmp	r3, #2
 80059f2:	d003      	beq.n	80059fc <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80059f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80059f8:	617b      	str	r3, [r7, #20]
 80059fa:	e001      	b.n	8005a00 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a00:	787b      	ldrb	r3, [r7, #1]
 8005a02:	059b      	lsls	r3, r3, #22
 8005a04:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005a08:	78bb      	ldrb	r3, [r7, #2]
 8005a0a:	02db      	lsls	r3, r3, #11
 8005a0c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a10:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005a12:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005a16:	049b      	lsls	r3, r3, #18
 8005a18:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005a1c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005a1e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005a20:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005a24:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a2a:	78fb      	ldrb	r3, [r7, #3]
 8005a2c:	0159      	lsls	r1, r3, #5
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	440b      	add	r3, r1
 8005a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a36:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005a3c:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005a3e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005a42:	2b03      	cmp	r3, #3
 8005a44:	d003      	beq.n	8005a4e <USB_HC_Init+0x21a>
 8005a46:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d10f      	bne.n	8005a6e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005a4e:	78fb      	ldrb	r3, [r7, #3]
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	78fa      	ldrb	r2, [r7, #3]
 8005a5e:	0151      	lsls	r1, r2, #5
 8005a60:	693a      	ldr	r2, [r7, #16]
 8005a62:	440a      	add	r2, r1
 8005a64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a68:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005a6c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005a6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3720      	adds	r7, #32
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08c      	sub	sp, #48	; 0x30
 8005a7c:	af02      	add	r7, sp, #8
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	4613      	mov	r3, r2
 8005a84:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	785b      	ldrb	r3, [r3, #1]
 8005a8e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005a90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a94:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d02d      	beq.n	8005afe <USB_HC_StartXfer+0x86>
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	791b      	ldrb	r3, [r3, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d129      	bne.n	8005afe <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005aaa:	79fb      	ldrb	r3, [r7, #7]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d117      	bne.n	8005ae0 <USB_HC_StartXfer+0x68>
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	79db      	ldrb	r3, [r3, #7]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d003      	beq.n	8005ac0 <USB_HC_StartXfer+0x48>
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	79db      	ldrb	r3, [r3, #7]
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d10f      	bne.n	8005ae0 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	015a      	lsls	r2, r3, #5
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
 8005ac6:	4413      	add	r3, r2
 8005ac8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005acc:	68db      	ldr	r3, [r3, #12]
 8005ace:	69fa      	ldr	r2, [r7, #28]
 8005ad0:	0151      	lsls	r1, r2, #5
 8005ad2:	6a3a      	ldr	r2, [r7, #32]
 8005ad4:	440a      	add	r2, r1
 8005ad6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ade:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005ae0:	79fb      	ldrb	r3, [r7, #7]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d10b      	bne.n	8005afe <USB_HC_StartXfer+0x86>
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	795b      	ldrb	r3, [r3, #5]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d107      	bne.n	8005afe <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	785b      	ldrb	r3, [r3, #1]
 8005af2:	4619      	mov	r1, r3
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f000 fa0f 	bl	8005f18 <USB_DoPing>
      return HAL_OK;
 8005afa:	2300      	movs	r3, #0
 8005afc:	e0f8      	b.n	8005cf0 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	695b      	ldr	r3, [r3, #20]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d018      	beq.n	8005b38 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	68ba      	ldr	r2, [r7, #8]
 8005b0c:	8912      	ldrh	r2, [r2, #8]
 8005b0e:	4413      	add	r3, r2
 8005b10:	3b01      	subs	r3, #1
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	8912      	ldrh	r2, [r2, #8]
 8005b16:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b1a:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005b1c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005b1e:	8b7b      	ldrh	r3, [r7, #26]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d90b      	bls.n	8005b3c <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005b24:	8b7b      	ldrh	r3, [r7, #26]
 8005b26:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005b28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	8912      	ldrh	r2, [r2, #8]
 8005b2e:	fb03 f202 	mul.w	r2, r3, r2
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	611a      	str	r2, [r3, #16]
 8005b36:	e001      	b.n	8005b3c <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	78db      	ldrb	r3, [r3, #3]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d007      	beq.n	8005b54 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005b44:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	8912      	ldrh	r2, [r2, #8]
 8005b4a:	fb03 f202 	mul.w	r2, r3, r2
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	611a      	str	r2, [r3, #16]
 8005b52:	e003      	b.n	8005b5c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	695a      	ldr	r2, [r3, #20]
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	691b      	ldr	r3, [r3, #16]
 8005b60:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005b64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005b66:	04d9      	lsls	r1, r3, #19
 8005b68:	4b63      	ldr	r3, [pc, #396]	; (8005cf8 <USB_HC_StartXfer+0x280>)
 8005b6a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b6c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	7a9b      	ldrb	r3, [r3, #10]
 8005b72:	075b      	lsls	r3, r3, #29
 8005b74:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b78:	69f9      	ldr	r1, [r7, #28]
 8005b7a:	0148      	lsls	r0, r1, #5
 8005b7c:	6a39      	ldr	r1, [r7, #32]
 8005b7e:	4401      	add	r1, r0
 8005b80:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005b84:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005b86:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005b88:	79fb      	ldrb	r3, [r7, #7]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d009      	beq.n	8005ba2 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	68d9      	ldr	r1, [r3, #12]
 8005b92:	69fb      	ldr	r3, [r7, #28]
 8005b94:	015a      	lsls	r2, r3, #5
 8005b96:	6a3b      	ldr	r3, [r7, #32]
 8005b98:	4413      	add	r3, r2
 8005b9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b9e:	460a      	mov	r2, r1
 8005ba0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	bf0c      	ite	eq
 8005bb2:	2301      	moveq	r3, #1
 8005bb4:	2300      	movne	r3, #0
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	015a      	lsls	r2, r3, #5
 8005bbe:	6a3b      	ldr	r3, [r7, #32]
 8005bc0:	4413      	add	r3, r2
 8005bc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	0151      	lsls	r1, r2, #5
 8005bcc:	6a3a      	ldr	r2, [r7, #32]
 8005bce:	440a      	add	r2, r1
 8005bd0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bd4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005bd8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	015a      	lsls	r2, r3, #5
 8005bde:	6a3b      	ldr	r3, [r7, #32]
 8005be0:	4413      	add	r3, r2
 8005be2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	7e7b      	ldrb	r3, [r7, #25]
 8005bea:	075b      	lsls	r3, r3, #29
 8005bec:	69f9      	ldr	r1, [r7, #28]
 8005bee:	0148      	lsls	r0, r1, #5
 8005bf0:	6a39      	ldr	r1, [r7, #32]
 8005bf2:	4401      	add	r1, r0
 8005bf4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	015a      	lsls	r2, r3, #5
 8005c00:	6a3b      	ldr	r3, [r7, #32]
 8005c02:	4413      	add	r3, r2
 8005c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c12:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	78db      	ldrb	r3, [r3, #3]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d004      	beq.n	8005c26 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c22:	613b      	str	r3, [r7, #16]
 8005c24:	e003      	b.n	8005c2e <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c2c:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c34:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	6a3b      	ldr	r3, [r7, #32]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c42:	461a      	mov	r2, r3
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005c48:	79fb      	ldrb	r3, [r7, #7]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d001      	beq.n	8005c52 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	e04e      	b.n	8005cf0 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	78db      	ldrb	r3, [r3, #3]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d149      	bne.n	8005cee <USB_HC_StartXfer+0x276>
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d045      	beq.n	8005cee <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	79db      	ldrb	r3, [r3, #7]
 8005c66:	2b03      	cmp	r3, #3
 8005c68:	d830      	bhi.n	8005ccc <USB_HC_StartXfer+0x254>
 8005c6a:	a201      	add	r2, pc, #4	; (adr r2, 8005c70 <USB_HC_StartXfer+0x1f8>)
 8005c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c70:	08005c81 	.word	0x08005c81
 8005c74:	08005ca5 	.word	0x08005ca5
 8005c78:	08005c81 	.word	0x08005c81
 8005c7c:	08005ca5 	.word	0x08005ca5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005c80:	68bb      	ldr	r3, [r7, #8]
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	3303      	adds	r3, #3
 8005c86:	089b      	lsrs	r3, r3, #2
 8005c88:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005c8a:	8afa      	ldrh	r2, [r7, #22]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d91c      	bls.n	8005cd0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	699b      	ldr	r3, [r3, #24]
 8005c9a:	f043 0220 	orr.w	r2, r3, #32
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	619a      	str	r2, [r3, #24]
        }
        break;
 8005ca2:	e015      	b.n	8005cd0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	695b      	ldr	r3, [r3, #20]
 8005ca8:	3303      	adds	r3, #3
 8005caa:	089b      	lsrs	r3, r3, #2
 8005cac:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005cae:	8afa      	ldrh	r2, [r7, #22]
 8005cb0:	6a3b      	ldr	r3, [r7, #32]
 8005cb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d90a      	bls.n	8005cd4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	699b      	ldr	r3, [r3, #24]
 8005cc2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	619a      	str	r2, [r3, #24]
        }
        break;
 8005cca:	e003      	b.n	8005cd4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005ccc:	bf00      	nop
 8005cce:	e002      	b.n	8005cd6 <USB_HC_StartXfer+0x25e>
        break;
 8005cd0:	bf00      	nop
 8005cd2:	e000      	b.n	8005cd6 <USB_HC_StartXfer+0x25e>
        break;
 8005cd4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	68d9      	ldr	r1, [r3, #12]
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	785a      	ldrb	r2, [r3, #1]
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2000      	movs	r0, #0
 8005ce6:	9000      	str	r0, [sp, #0]
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f7ff fb31 	bl	8005350 <USB_WritePacket>
  }

  return HAL_OK;
 8005cee:	2300      	movs	r3, #0
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	3728      	adds	r7, #40	; 0x28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bd80      	pop	{r7, pc}
 8005cf8:	1ff80000 	.word	0x1ff80000

08005cfc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b085      	sub	sp, #20
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d0e:	695b      	ldr	r3, [r3, #20]
 8005d10:	b29b      	uxth	r3, r3
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3714      	adds	r7, #20
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr

08005d1e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005d1e:	b480      	push	{r7}
 8005d20:	b089      	sub	sp, #36	; 0x24
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
 8005d26:	460b      	mov	r3, r1
 8005d28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005d32:	2300      	movs	r3, #0
 8005d34:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	015a      	lsls	r2, r3, #5
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	0c9b      	lsrs	r3, r3, #18
 8005d46:	f003 0303 	and.w	r3, r3, #3
 8005d4a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005d4c:	69bb      	ldr	r3, [r7, #24]
 8005d4e:	015a      	lsls	r2, r3, #5
 8005d50:	69fb      	ldr	r3, [r7, #28]
 8005d52:	4413      	add	r3, r2
 8005d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	0fdb      	lsrs	r3, r3, #31
 8005d5c:	f003 0301 	and.w	r3, r3, #1
 8005d60:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f003 0320 	and.w	r3, r3, #32
 8005d6a:	2b20      	cmp	r3, #32
 8005d6c:	d104      	bne.n	8005d78 <USB_HC_Halt+0x5a>
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d101      	bne.n	8005d78 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005d74:	2300      	movs	r3, #0
 8005d76:	e0c8      	b.n	8005f0a <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d002      	beq.n	8005d84 <USB_HC_Halt+0x66>
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	2b02      	cmp	r3, #2
 8005d82:	d163      	bne.n	8005e4c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	0151      	lsls	r1, r2, #5
 8005d96:	69fa      	ldr	r2, [r7, #28]
 8005d98:	440a      	add	r2, r1
 8005d9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d9e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005da2:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f003 0320 	and.w	r3, r3, #32
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f040 80ab 	bne.w	8005f08 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d133      	bne.n	8005e26 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	015a      	lsls	r2, r3, #5
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	4413      	add	r3, r2
 8005dc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	69ba      	ldr	r2, [r7, #24]
 8005dce:	0151      	lsls	r1, r2, #5
 8005dd0:	69fa      	ldr	r2, [r7, #28]
 8005dd2:	440a      	add	r2, r1
 8005dd4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ddc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	015a      	lsls	r2, r3, #5
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	4413      	add	r3, r2
 8005de6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	69ba      	ldr	r2, [r7, #24]
 8005dee:	0151      	lsls	r1, r2, #5
 8005df0:	69fa      	ldr	r2, [r7, #28]
 8005df2:	440a      	add	r2, r1
 8005df4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005df8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005dfc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	3301      	adds	r3, #1
 8005e02:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e0a:	d81d      	bhi.n	8005e48 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	015a      	lsls	r2, r3, #5
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	4413      	add	r3, r2
 8005e14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e22:	d0ec      	beq.n	8005dfe <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e24:	e070      	b.n	8005f08 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e26:	69bb      	ldr	r3, [r7, #24]
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	69ba      	ldr	r2, [r7, #24]
 8005e36:	0151      	lsls	r1, r2, #5
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	440a      	add	r2, r1
 8005e3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e44:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e46:	e05f      	b.n	8005f08 <USB_HC_Halt+0x1ea>
            break;
 8005e48:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e4a:	e05d      	b.n	8005f08 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	0151      	lsls	r1, r2, #5
 8005e5e:	69fa      	ldr	r2, [r7, #28]
 8005e60:	440a      	add	r2, r1
 8005e62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e6a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d133      	bne.n	8005ee4 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	69ba      	ldr	r2, [r7, #24]
 8005e8c:	0151      	lsls	r1, r2, #5
 8005e8e:	69fa      	ldr	r2, [r7, #28]
 8005e90:	440a      	add	r2, r1
 8005e92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e96:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e9a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	015a      	lsls	r2, r3, #5
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	0151      	lsls	r1, r2, #5
 8005eae:	69fa      	ldr	r2, [r7, #28]
 8005eb0:	440a      	add	r2, r1
 8005eb2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005eb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005eba:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ec8:	d81d      	bhi.n	8005f06 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005edc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ee0:	d0ec      	beq.n	8005ebc <USB_HC_Halt+0x19e>
 8005ee2:	e011      	b.n	8005f08 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	015a      	lsls	r2, r3, #5
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	4413      	add	r3, r2
 8005eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	69ba      	ldr	r2, [r7, #24]
 8005ef4:	0151      	lsls	r1, r2, #5
 8005ef6:	69fa      	ldr	r2, [r7, #28]
 8005ef8:	440a      	add	r2, r1
 8005efa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005efe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f02:	6013      	str	r3, [r2, #0]
 8005f04:	e000      	b.n	8005f08 <USB_HC_Halt+0x1ea>
          break;
 8005f06:	bf00      	nop
    }
  }

  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3724      	adds	r7, #36	; 0x24
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
	...

08005f18 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	460b      	mov	r3, r1
 8005f22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005f28:	78fb      	ldrb	r3, [r7, #3]
 8005f2a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	04da      	lsls	r2, r3, #19
 8005f34:	4b15      	ldr	r3, [pc, #84]	; (8005f8c <USB_DoPing+0x74>)
 8005f36:	4013      	ands	r3, r2
 8005f38:	693a      	ldr	r2, [r7, #16]
 8005f3a:	0151      	lsls	r1, r2, #5
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	440a      	add	r2, r1
 8005f40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f44:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f48:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	015a      	lsls	r2, r3, #5
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	4413      	add	r3, r2
 8005f52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f60:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f68:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	015a      	lsls	r2, r3, #5
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	4413      	add	r3, r2
 8005f72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f76:	461a      	mov	r2, r3
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	371c      	adds	r7, #28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f88:	4770      	bx	lr
 8005f8a:	bf00      	nop
 8005f8c:	1ff80000 	.word	0x1ff80000

08005f90 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b088      	sub	sp, #32
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7ff f912 	bl	80051ce <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005faa:	2110      	movs	r1, #16
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f7ff f96b 	bl	8005288 <USB_FlushTxFifo>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d001      	beq.n	8005fbc <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f7ff f997 	bl	80052f0 <USB_FlushRxFifo>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d001      	beq.n	8005fcc <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005fcc:	2300      	movs	r3, #0
 8005fce:	61bb      	str	r3, [r7, #24]
 8005fd0:	e01f      	b.n	8006012 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	015a      	lsls	r2, r3, #5
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	4413      	add	r3, r2
 8005fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005fe8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ff0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ff8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	4413      	add	r3, r2
 8006002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006006:	461a      	mov	r2, r3
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800600c:	69bb      	ldr	r3, [r7, #24]
 800600e:	3301      	adds	r3, #1
 8006010:	61bb      	str	r3, [r7, #24]
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	2b0f      	cmp	r3, #15
 8006016:	d9dc      	bls.n	8005fd2 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006018:	2300      	movs	r3, #0
 800601a:	61bb      	str	r3, [r7, #24]
 800601c:	e034      	b.n	8006088 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	015a      	lsls	r2, r3, #5
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	4413      	add	r3, r2
 8006026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006034:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800603c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006044:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	015a      	lsls	r2, r3, #5
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	4413      	add	r3, r2
 800604e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006052:	461a      	mov	r2, r3
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	3301      	adds	r3, #1
 800605c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006064:	d80c      	bhi.n	8006080 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006066:	69bb      	ldr	r3, [r7, #24]
 8006068:	015a      	lsls	r2, r3, #5
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	4413      	add	r3, r2
 800606e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006078:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800607c:	d0ec      	beq.n	8006058 <USB_StopHost+0xc8>
 800607e:	e000      	b.n	8006082 <USB_StopHost+0xf2>
        break;
 8006080:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006082:	69bb      	ldr	r3, [r7, #24]
 8006084:	3301      	adds	r3, #1
 8006086:	61bb      	str	r3, [r7, #24]
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	2b0f      	cmp	r3, #15
 800608c:	d9c7      	bls.n	800601e <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006094:	461a      	mov	r2, r3
 8006096:	f04f 33ff 	mov.w	r3, #4294967295
 800609a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f04f 32ff 	mov.w	r2, #4294967295
 80060a2:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7ff f881 	bl	80051ac <USB_EnableGlobalInt>

  return ret;
 80060aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	3720      	adds	r7, #32
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80060b4:	b590      	push	{r4, r7, lr}
 80060b6:	b089      	sub	sp, #36	; 0x24
 80060b8:	af04      	add	r7, sp, #16
 80060ba:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80060bc:	2301      	movs	r3, #1
 80060be:	2202      	movs	r2, #2
 80060c0:	2102      	movs	r1, #2
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 fc66 	bl	8006994 <USBH_FindInterface>
 80060c8:	4603      	mov	r3, r0
 80060ca:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80060cc:	7bfb      	ldrb	r3, [r7, #15]
 80060ce:	2bff      	cmp	r3, #255	; 0xff
 80060d0:	d002      	beq.n	80060d8 <USBH_CDC_InterfaceInit+0x24>
 80060d2:	7bfb      	ldrb	r3, [r7, #15]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d901      	bls.n	80060dc <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80060d8:	2302      	movs	r3, #2
 80060da:	e13d      	b.n	8006358 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
 80060de:	4619      	mov	r1, r3
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 fc3b 	bl	800695c <USBH_SelectInterface>
 80060e6:	4603      	mov	r3, r0
 80060e8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80060ea:	7bbb      	ldrb	r3, [r7, #14]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d001      	beq.n	80060f4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80060f0:	2302      	movs	r3, #2
 80060f2:	e131      	b.n	8006358 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80060fa:	2050      	movs	r0, #80	; 0x50
 80060fc:	f002 fafa 	bl	80086f4 <malloc>
 8006100:	4603      	mov	r3, r0
 8006102:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800610a:	69db      	ldr	r3, [r3, #28]
 800610c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d101      	bne.n	8006118 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006114:	2302      	movs	r3, #2
 8006116:	e11f      	b.n	8006358 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006118:	2250      	movs	r2, #80	; 0x50
 800611a:	2100      	movs	r1, #0
 800611c:	68b8      	ldr	r0, [r7, #8]
 800611e:	f002 faf9 	bl	8008714 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006122:	7bfb      	ldrb	r3, [r7, #15]
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	211a      	movs	r1, #26
 8006128:	fb01 f303 	mul.w	r3, r1, r3
 800612c:	4413      	add	r3, r2
 800612e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006132:	781b      	ldrb	r3, [r3, #0]
 8006134:	b25b      	sxtb	r3, r3
 8006136:	2b00      	cmp	r3, #0
 8006138:	da15      	bge.n	8006166 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800613a:	7bfb      	ldrb	r3, [r7, #15]
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	211a      	movs	r1, #26
 8006140:	fb01 f303 	mul.w	r3, r1, r3
 8006144:	4413      	add	r3, r2
 8006146:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800614a:	781a      	ldrb	r2, [r3, #0]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006150:	7bfb      	ldrb	r3, [r7, #15]
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	211a      	movs	r1, #26
 8006156:	fb01 f303 	mul.w	r3, r1, r3
 800615a:	4413      	add	r3, r2
 800615c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006160:	881a      	ldrh	r2, [r3, #0]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	785b      	ldrb	r3, [r3, #1]
 800616a:	4619      	mov	r1, r3
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f001 ff2c 	bl	8007fca <USBH_AllocPipe>
 8006172:	4603      	mov	r3, r0
 8006174:	461a      	mov	r2, r3
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	7819      	ldrb	r1, [r3, #0]
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	7858      	ldrb	r0, [r3, #1]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	8952      	ldrh	r2, [r2, #10]
 8006192:	9202      	str	r2, [sp, #8]
 8006194:	2203      	movs	r2, #3
 8006196:	9201      	str	r2, [sp, #4]
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	4623      	mov	r3, r4
 800619c:	4602      	mov	r2, r0
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f001 fee4 	bl	8007f6c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	2200      	movs	r2, #0
 80061aa:	4619      	mov	r1, r3
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f002 f9f3 	bl	8008598 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80061b2:	2300      	movs	r3, #0
 80061b4:	2200      	movs	r2, #0
 80061b6:	210a      	movs	r1, #10
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 fbeb 	bl	8006994 <USBH_FindInterface>
 80061be:	4603      	mov	r3, r0
 80061c0:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80061c2:	7bfb      	ldrb	r3, [r7, #15]
 80061c4:	2bff      	cmp	r3, #255	; 0xff
 80061c6:	d002      	beq.n	80061ce <USBH_CDC_InterfaceInit+0x11a>
 80061c8:	7bfb      	ldrb	r3, [r7, #15]
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d901      	bls.n	80061d2 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80061ce:	2302      	movs	r3, #2
 80061d0:	e0c2      	b.n	8006358 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80061d2:	7bfb      	ldrb	r3, [r7, #15]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	211a      	movs	r1, #26
 80061d8:	fb01 f303 	mul.w	r3, r1, r3
 80061dc:	4413      	add	r3, r2
 80061de:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	b25b      	sxtb	r3, r3
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	da16      	bge.n	8006218 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80061ea:	7bfb      	ldrb	r3, [r7, #15]
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	211a      	movs	r1, #26
 80061f0:	fb01 f303 	mul.w	r3, r1, r3
 80061f4:	4413      	add	r3, r2
 80061f6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80061fa:	781a      	ldrb	r2, [r3, #0]
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006200:	7bfb      	ldrb	r3, [r7, #15]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	211a      	movs	r1, #26
 8006206:	fb01 f303 	mul.w	r3, r1, r3
 800620a:	4413      	add	r3, r2
 800620c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006210:	881a      	ldrh	r2, [r3, #0]
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	835a      	strh	r2, [r3, #26]
 8006216:	e015      	b.n	8006244 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006218:	7bfb      	ldrb	r3, [r7, #15]
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	211a      	movs	r1, #26
 800621e:	fb01 f303 	mul.w	r3, r1, r3
 8006222:	4413      	add	r3, r2
 8006224:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006228:	781a      	ldrb	r2, [r3, #0]
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800622e:	7bfb      	ldrb	r3, [r7, #15]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	211a      	movs	r1, #26
 8006234:	fb01 f303 	mul.w	r3, r1, r3
 8006238:	4413      	add	r3, r2
 800623a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800623e:	881a      	ldrh	r2, [r3, #0]
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006244:	7bfb      	ldrb	r3, [r7, #15]
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	211a      	movs	r1, #26
 800624a:	fb01 f303 	mul.w	r3, r1, r3
 800624e:	4413      	add	r3, r2
 8006250:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	b25b      	sxtb	r3, r3
 8006258:	2b00      	cmp	r3, #0
 800625a:	da16      	bge.n	800628a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	211a      	movs	r1, #26
 8006262:	fb01 f303 	mul.w	r3, r1, r3
 8006266:	4413      	add	r3, r2
 8006268:	f203 3356 	addw	r3, r3, #854	; 0x356
 800626c:	781a      	ldrb	r2, [r3, #0]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006272:	7bfb      	ldrb	r3, [r7, #15]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	211a      	movs	r1, #26
 8006278:	fb01 f303 	mul.w	r3, r1, r3
 800627c:	4413      	add	r3, r2
 800627e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006282:	881a      	ldrh	r2, [r3, #0]
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	835a      	strh	r2, [r3, #26]
 8006288:	e015      	b.n	80062b6 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800628a:	7bfb      	ldrb	r3, [r7, #15]
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	211a      	movs	r1, #26
 8006290:	fb01 f303 	mul.w	r3, r1, r3
 8006294:	4413      	add	r3, r2
 8006296:	f203 3356 	addw	r3, r3, #854	; 0x356
 800629a:	781a      	ldrb	r2, [r3, #0]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80062a0:	7bfb      	ldrb	r3, [r7, #15]
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	211a      	movs	r1, #26
 80062a6:	fb01 f303 	mul.w	r3, r1, r3
 80062aa:	4413      	add	r3, r2
 80062ac:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80062b0:	881a      	ldrh	r2, [r3, #0]
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	7b9b      	ldrb	r3, [r3, #14]
 80062ba:	4619      	mov	r1, r3
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f001 fe84 	bl	8007fca <USBH_AllocPipe>
 80062c2:	4603      	mov	r3, r0
 80062c4:	461a      	mov	r2, r3
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	7bdb      	ldrb	r3, [r3, #15]
 80062ce:	4619      	mov	r1, r3
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f001 fe7a 	bl	8007fca <USBH_AllocPipe>
 80062d6:	4603      	mov	r3, r0
 80062d8:	461a      	mov	r2, r3
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	7b59      	ldrb	r1, [r3, #13]
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	7b98      	ldrb	r0, [r3, #14]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	8b12      	ldrh	r2, [r2, #24]
 80062f6:	9202      	str	r2, [sp, #8]
 80062f8:	2202      	movs	r2, #2
 80062fa:	9201      	str	r2, [sp, #4]
 80062fc:	9300      	str	r3, [sp, #0]
 80062fe:	4623      	mov	r3, r4
 8006300:	4602      	mov	r2, r0
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f001 fe32 	bl	8007f6c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	7b19      	ldrb	r1, [r3, #12]
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	7bd8      	ldrb	r0, [r3, #15]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800631c:	68ba      	ldr	r2, [r7, #8]
 800631e:	8b52      	ldrh	r2, [r2, #26]
 8006320:	9202      	str	r2, [sp, #8]
 8006322:	2202      	movs	r2, #2
 8006324:	9201      	str	r2, [sp, #4]
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	4623      	mov	r3, r4
 800632a:	4602      	mov	r2, r0
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f001 fe1d 	bl	8007f6c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	7b5b      	ldrb	r3, [r3, #13]
 800633e:	2200      	movs	r2, #0
 8006340:	4619      	mov	r1, r3
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f002 f928 	bl	8008598 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	7b1b      	ldrb	r3, [r3, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	4619      	mov	r1, r3
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f002 f921 	bl	8008598 <USBH_LL_SetToggle>

  return USBH_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3714      	adds	r7, #20
 800635c:	46bd      	mov	sp, r7
 800635e:	bd90      	pop	{r4, r7, pc}

08006360 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d00e      	beq.n	8006398 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	781b      	ldrb	r3, [r3, #0]
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f001 fe12 	bl	8007faa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	4619      	mov	r1, r3
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f001 fe3d 	bl	800800c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2200      	movs	r2, #0
 8006396:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	7b1b      	ldrb	r3, [r3, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00e      	beq.n	80063be <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	7b1b      	ldrb	r3, [r3, #12]
 80063a4:	4619      	mov	r1, r3
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f001 fdff 	bl	8007faa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	7b1b      	ldrb	r3, [r3, #12]
 80063b0:	4619      	mov	r1, r3
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f001 fe2a 	bl	800800c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	7b5b      	ldrb	r3, [r3, #13]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00e      	beq.n	80063e4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	7b5b      	ldrb	r3, [r3, #13]
 80063ca:	4619      	mov	r1, r3
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f001 fdec 	bl	8007faa <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	7b5b      	ldrb	r3, [r3, #13]
 80063d6:	4619      	mov	r1, r3
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f001 fe17 	bl	800800c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00b      	beq.n	8006408 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80063f6:	69db      	ldr	r3, [r3, #28]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f002 f983 	bl	8008704 <free>
    phost->pActiveClass->pData = 0U;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006404:	2200      	movs	r2, #0
 8006406:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3710      	adds	r7, #16
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b084      	sub	sp, #16
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006420:	69db      	ldr	r3, [r3, #28]
 8006422:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	3340      	adds	r3, #64	; 0x40
 8006428:	4619      	mov	r1, r3
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 f8b1 	bl	8006592 <GetLineCoding>
 8006430:	4603      	mov	r3, r0
 8006432:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006434:	7afb      	ldrb	r3, [r7, #11]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d105      	bne.n	8006446 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006440:	2102      	movs	r1, #2
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006446:	7afb      	ldrb	r3, [r7, #11]
}
 8006448:	4618      	mov	r0, r3
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006458:	2301      	movs	r3, #1
 800645a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800645c:	2300      	movs	r3, #0
 800645e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006466:	69db      	ldr	r3, [r3, #28]
 8006468:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006470:	2b04      	cmp	r3, #4
 8006472:	d877      	bhi.n	8006564 <USBH_CDC_Process+0x114>
 8006474:	a201      	add	r2, pc, #4	; (adr r2, 800647c <USBH_CDC_Process+0x2c>)
 8006476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647a:	bf00      	nop
 800647c:	08006491 	.word	0x08006491
 8006480:	08006497 	.word	0x08006497
 8006484:	080064c7 	.word	0x080064c7
 8006488:	0800653b 	.word	0x0800653b
 800648c:	08006549 	.word	0x08006549
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006490:	2300      	movs	r3, #0
 8006492:	73fb      	strb	r3, [r7, #15]
      break;
 8006494:	e06d      	b.n	8006572 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800649a:	4619      	mov	r1, r3
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 f897 	bl	80065d0 <SetLineCoding>
 80064a2:	4603      	mov	r3, r0
 80064a4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80064a6:	7bbb      	ldrb	r3, [r7, #14]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d104      	bne.n	80064b6 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80064b4:	e058      	b.n	8006568 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80064b6:	7bbb      	ldrb	r3, [r7, #14]
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d055      	beq.n	8006568 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	2204      	movs	r2, #4
 80064c0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80064c4:	e050      	b.n	8006568 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	3340      	adds	r3, #64	; 0x40
 80064ca:	4619      	mov	r1, r3
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 f860 	bl	8006592 <GetLineCoding>
 80064d2:	4603      	mov	r3, r0
 80064d4:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80064d6:	7bbb      	ldrb	r3, [r7, #14]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d126      	bne.n	800652a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	2200      	movs	r2, #0
 80064e0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064ee:	791b      	ldrb	r3, [r3, #4]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d13b      	bne.n	800656c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064fe:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006500:	429a      	cmp	r2, r3
 8006502:	d133      	bne.n	800656c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800650e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006510:	429a      	cmp	r2, r3
 8006512:	d12b      	bne.n	800656c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800651c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800651e:	429a      	cmp	r2, r3
 8006520:	d124      	bne.n	800656c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f958 	bl	80067d8 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006528:	e020      	b.n	800656c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800652a:	7bbb      	ldrb	r3, [r7, #14]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d01d      	beq.n	800656c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2204      	movs	r2, #4
 8006534:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006538:	e018      	b.n	800656c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 f867 	bl	800660e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 f8da 	bl	80066fa <CDC_ProcessReception>
      break;
 8006546:	e014      	b.n	8006572 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006548:	2100      	movs	r1, #0
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 ffef 	bl	800752e <USBH_ClrFeature>
 8006550:	4603      	mov	r3, r0
 8006552:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006554:	7bbb      	ldrb	r3, [r7, #14]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10a      	bne.n	8006570 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006562:	e005      	b.n	8006570 <USBH_CDC_Process+0x120>

    default:
      break;
 8006564:	bf00      	nop
 8006566:	e004      	b.n	8006572 <USBH_CDC_Process+0x122>
      break;
 8006568:	bf00      	nop
 800656a:	e002      	b.n	8006572 <USBH_CDC_Process+0x122>
      break;
 800656c:	bf00      	nop
 800656e:	e000      	b.n	8006572 <USBH_CDC_Process+0x122>
      break;
 8006570:	bf00      	nop

  }

  return status;
 8006572:	7bfb      	ldrb	r3, [r7, #15]
}
 8006574:	4618      	mov	r0, r3
 8006576:	3710      	adds	r7, #16
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006590:	4770      	bx	lr

08006592 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b082      	sub	sp, #8
 8006596:	af00      	add	r7, sp, #0
 8006598:	6078      	str	r0, [r7, #4]
 800659a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	22a1      	movs	r2, #161	; 0xa1
 80065a0:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2221      	movs	r2, #33	; 0x21
 80065a6:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2207      	movs	r2, #7
 80065b8:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2207      	movs	r2, #7
 80065be:	4619      	mov	r1, r3
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f001 fa81 	bl	8007ac8 <USBH_CtlReq>
 80065c6:	4603      	mov	r3, r0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3708      	adds	r7, #8
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b082      	sub	sp, #8
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2221      	movs	r2, #33	; 0x21
 80065de:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2220      	movs	r2, #32
 80065e4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2200      	movs	r2, #0
 80065f0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2207      	movs	r2, #7
 80065f6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	2207      	movs	r2, #7
 80065fc:	4619      	mov	r1, r3
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f001 fa62 	bl	8007ac8 <USBH_CtlReq>
 8006604:	4603      	mov	r3, r0
}
 8006606:	4618      	mov	r0, r3
 8006608:	3708      	adds	r7, #8
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}

0800660e <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800660e:	b580      	push	{r7, lr}
 8006610:	b086      	sub	sp, #24
 8006612:	af02      	add	r7, sp, #8
 8006614:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006620:	2300      	movs	r3, #0
 8006622:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800662a:	2b01      	cmp	r3, #1
 800662c:	d002      	beq.n	8006634 <CDC_ProcessTransmission+0x26>
 800662e:	2b02      	cmp	r3, #2
 8006630:	d023      	beq.n	800667a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006632:	e05e      	b.n	80066f2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	8b12      	ldrh	r2, [r2, #24]
 800663c:	4293      	cmp	r3, r2
 800663e:	d90b      	bls.n	8006658 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	69d9      	ldr	r1, [r3, #28]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	8b1a      	ldrh	r2, [r3, #24]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	7b5b      	ldrb	r3, [r3, #13]
 800664c:	2001      	movs	r0, #1
 800664e:	9000      	str	r0, [sp, #0]
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f001 fc48 	bl	8007ee6 <USBH_BulkSendData>
 8006656:	e00b      	b.n	8006670 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8006660:	b29a      	uxth	r2, r3
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	7b5b      	ldrb	r3, [r3, #13]
 8006666:	2001      	movs	r0, #1
 8006668:	9000      	str	r0, [sp, #0]
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f001 fc3b 	bl	8007ee6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2202      	movs	r2, #2
 8006674:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006678:	e03b      	b.n	80066f2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	7b5b      	ldrb	r3, [r3, #13]
 800667e:	4619      	mov	r1, r3
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f001 ff5f 	bl	8008544 <USBH_LL_GetURBState>
 8006686:	4603      	mov	r3, r0
 8006688:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800668a:	7afb      	ldrb	r3, [r7, #11]
 800668c:	2b01      	cmp	r3, #1
 800668e:	d128      	bne.n	80066e2 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	8b12      	ldrh	r2, [r2, #24]
 8006698:	4293      	cmp	r3, r2
 800669a:	d90e      	bls.n	80066ba <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a0:	68fa      	ldr	r2, [r7, #12]
 80066a2:	8b12      	ldrh	r2, [r2, #24]
 80066a4:	1a9a      	subs	r2, r3, r2
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	69db      	ldr	r3, [r3, #28]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	8b12      	ldrh	r2, [r2, #24]
 80066b2:	441a      	add	r2, r3
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	61da      	str	r2, [r3, #28]
 80066b8:	e002      	b.n	80066c0 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d004      	beq.n	80066d2 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80066d0:	e00e      	b.n	80066f0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 f868 	bl	80067b0 <USBH_CDC_TransmitCallback>
      break;
 80066e0:	e006      	b.n	80066f0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80066e2:	7afb      	ldrb	r3, [r7, #11]
 80066e4:	2b02      	cmp	r3, #2
 80066e6:	d103      	bne.n	80066f0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80066f0:	bf00      	nop
  }
}
 80066f2:	bf00      	nop
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80066fa:	b580      	push	{r7, lr}
 80066fc:	b086      	sub	sp, #24
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006708:	69db      	ldr	r3, [r3, #28]
 800670a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800670c:	2300      	movs	r3, #0
 800670e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006716:	2b03      	cmp	r3, #3
 8006718:	d002      	beq.n	8006720 <CDC_ProcessReception+0x26>
 800671a:	2b04      	cmp	r3, #4
 800671c:	d00e      	beq.n	800673c <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800671e:	e043      	b.n	80067a8 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006720:	697b      	ldr	r3, [r7, #20]
 8006722:	6a19      	ldr	r1, [r3, #32]
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	8b5a      	ldrh	r2, [r3, #26]
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	7b1b      	ldrb	r3, [r3, #12]
 800672c:	6878      	ldr	r0, [r7, #4]
 800672e:	f001 fbff 	bl	8007f30 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	2204      	movs	r2, #4
 8006736:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800673a:	e035      	b.n	80067a8 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	7b1b      	ldrb	r3, [r3, #12]
 8006740:	4619      	mov	r1, r3
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f001 fefe 	bl	8008544 <USBH_LL_GetURBState>
 8006748:	4603      	mov	r3, r0
 800674a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800674c:	7cfb      	ldrb	r3, [r7, #19]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d129      	bne.n	80067a6 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	7b1b      	ldrb	r3, [r3, #12]
 8006756:	4619      	mov	r1, r3
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f001 fe61 	bl	8008420 <USBH_LL_GetLastXferSize>
 800675e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	429a      	cmp	r2, r3
 8006768:	d016      	beq.n	8006798 <CDC_ProcessReception+0x9e>
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	8b5b      	ldrh	r3, [r3, #26]
 800676e:	461a      	mov	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4293      	cmp	r3, r2
 8006774:	d910      	bls.n	8006798 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	1ad2      	subs	r2, r2, r3
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	6a1a      	ldr	r2, [r3, #32]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	441a      	add	r2, r3
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	2203      	movs	r2, #3
 8006792:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006796:	e006      	b.n	80067a6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f80f 	bl	80067c4 <USBH_CDC_ReceiveCallback>
      break;
 80067a6:	bf00      	nop
  }
}
 80067a8:	bf00      	nop
 80067aa:	3718      	adds	r7, #24
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	4613      	mov	r3, r2
 80067f8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d101      	bne.n	8006804 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006800:	2302      	movs	r3, #2
 8006802:	e029      	b.n	8006858 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	79fa      	ldrb	r2, [r7, #7]
 8006808:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f000 f81f 	bl	8006860 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d003      	beq.n	8006850 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	68ba      	ldr	r2, [r7, #8]
 800684c:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006850:	68f8      	ldr	r0, [r7, #12]
 8006852:	f001 fd31 	bl	80082b8 <USBH_LL_Init>

  return USBH_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006860:	b480      	push	{r7}
 8006862:	b085      	sub	sp, #20
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006868:	2300      	movs	r3, #0
 800686a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800686c:	2300      	movs	r3, #0
 800686e:	60fb      	str	r3, [r7, #12]
 8006870:	e009      	b.n	8006886 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	33e0      	adds	r3, #224	; 0xe0
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	4413      	add	r3, r2
 800687c:	2200      	movs	r2, #0
 800687e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	3301      	adds	r3, #1
 8006884:	60fb      	str	r3, [r7, #12]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2b0f      	cmp	r3, #15
 800688a:	d9f2      	bls.n	8006872 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800688c:	2300      	movs	r3, #0
 800688e:	60fb      	str	r3, [r7, #12]
 8006890:	e009      	b.n	80068a6 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	4413      	add	r3, r2
 8006898:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800689c:	2200      	movs	r2, #0
 800689e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	3301      	adds	r3, #1
 80068a4:	60fb      	str	r3, [r7, #12]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068ac:	d3f1      	bcc.n	8006892 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2240      	movs	r2, #64	; 0x40
 80068d2:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2200      	movs	r2, #0
 80068de:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d016      	beq.n	800694a <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10e      	bne.n	8006944 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800692c:	1c59      	adds	r1, r3, #1
 800692e:	687a      	ldr	r2, [r7, #4]
 8006930:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	33de      	adds	r3, #222	; 0xde
 8006938:	6839      	ldr	r1, [r7, #0]
 800693a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800693e:	2300      	movs	r3, #0
 8006940:	73fb      	strb	r3, [r7, #15]
 8006942:	e004      	b.n	800694e <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006944:	2302      	movs	r3, #2
 8006946:	73fb      	strb	r3, [r7, #15]
 8006948:	e001      	b.n	800694e <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800694a:	2302      	movs	r3, #2
 800694c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800694e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	460b      	mov	r3, r1
 8006966:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006968:	2300      	movs	r3, #0
 800696a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006972:	78fa      	ldrb	r2, [r7, #3]
 8006974:	429a      	cmp	r2, r3
 8006976:	d204      	bcs.n	8006982 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	78fa      	ldrb	r2, [r7, #3]
 800697c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006980:	e001      	b.n	8006986 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006982:	2302      	movs	r3, #2
 8006984:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006986:	7bfb      	ldrb	r3, [r7, #15]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3714      	adds	r7, #20
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006994:	b480      	push	{r7}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	4608      	mov	r0, r1
 800699e:	4611      	mov	r1, r2
 80069a0:	461a      	mov	r2, r3
 80069a2:	4603      	mov	r3, r0
 80069a4:	70fb      	strb	r3, [r7, #3]
 80069a6:	460b      	mov	r3, r1
 80069a8:	70bb      	strb	r3, [r7, #2]
 80069aa:	4613      	mov	r3, r2
 80069ac:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80069b2:	2300      	movs	r3, #0
 80069b4:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80069bc:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80069be:	e025      	b.n	8006a0c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80069c0:	7dfb      	ldrb	r3, [r7, #23]
 80069c2:	221a      	movs	r2, #26
 80069c4:	fb02 f303 	mul.w	r3, r2, r3
 80069c8:	3308      	adds	r3, #8
 80069ca:	68fa      	ldr	r2, [r7, #12]
 80069cc:	4413      	add	r3, r2
 80069ce:	3302      	adds	r3, #2
 80069d0:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	795b      	ldrb	r3, [r3, #5]
 80069d6:	78fa      	ldrb	r2, [r7, #3]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d002      	beq.n	80069e2 <USBH_FindInterface+0x4e>
 80069dc:	78fb      	ldrb	r3, [r7, #3]
 80069de:	2bff      	cmp	r3, #255	; 0xff
 80069e0:	d111      	bne.n	8006a06 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80069e6:	78ba      	ldrb	r2, [r7, #2]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d002      	beq.n	80069f2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80069ec:	78bb      	ldrb	r3, [r7, #2]
 80069ee:	2bff      	cmp	r3, #255	; 0xff
 80069f0:	d109      	bne.n	8006a06 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80069f6:	787a      	ldrb	r2, [r7, #1]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d002      	beq.n	8006a02 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80069fc:	787b      	ldrb	r3, [r7, #1]
 80069fe:	2bff      	cmp	r3, #255	; 0xff
 8006a00:	d101      	bne.n	8006a06 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006a02:	7dfb      	ldrb	r3, [r7, #23]
 8006a04:	e006      	b.n	8006a14 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006a06:	7dfb      	ldrb	r3, [r7, #23]
 8006a08:	3301      	adds	r3, #1
 8006a0a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006a0c:	7dfb      	ldrb	r3, [r7, #23]
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d9d6      	bls.n	80069c0 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006a12:	23ff      	movs	r3, #255	; 0xff
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	371c      	adds	r7, #28
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1e:	4770      	bx	lr

08006a20 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b082      	sub	sp, #8
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	f001 fc81 	bl	8008330 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006a2e:	2101      	movs	r1, #1
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f001 fd9a 	bl	800856a <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3708      	adds	r7, #8
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b088      	sub	sp, #32
 8006a44:	af04      	add	r7, sp, #16
 8006a46:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006a48:	2302      	movs	r3, #2
 8006a4a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d102      	bne.n	8006a62 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2203      	movs	r2, #3
 8006a60:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b0b      	cmp	r3, #11
 8006a6a:	f200 81be 	bhi.w	8006dea <USBH_Process+0x3aa>
 8006a6e:	a201      	add	r2, pc, #4	; (adr r2, 8006a74 <USBH_Process+0x34>)
 8006a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a74:	08006aa5 	.word	0x08006aa5
 8006a78:	08006ad7 	.word	0x08006ad7
 8006a7c:	08006b3f 	.word	0x08006b3f
 8006a80:	08006d85 	.word	0x08006d85
 8006a84:	08006deb 	.word	0x08006deb
 8006a88:	08006be3 	.word	0x08006be3
 8006a8c:	08006d2b 	.word	0x08006d2b
 8006a90:	08006c19 	.word	0x08006c19
 8006a94:	08006c39 	.word	0x08006c39
 8006a98:	08006c59 	.word	0x08006c59
 8006a9c:	08006c9d 	.word	0x08006c9d
 8006aa0:	08006d6d 	.word	0x08006d6d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f000 819e 	beq.w	8006dee <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006ab8:	20c8      	movs	r0, #200	; 0xc8
 8006aba:	f001 fd9d 	bl	80085f8 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f001 fc93 	bl	80083ea <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006ad4:	e18b      	b.n	8006dee <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006adc:	2b01      	cmp	r3, #1
 8006ade:	d107      	bne.n	8006af0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2202      	movs	r2, #2
 8006aec:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006aee:	e18d      	b.n	8006e0c <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006af6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006afa:	d914      	bls.n	8006b26 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006b02:	3301      	adds	r3, #1
 8006b04:	b2da      	uxtb	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006b12:	2b03      	cmp	r3, #3
 8006b14:	d903      	bls.n	8006b1e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	220d      	movs	r2, #13
 8006b1a:	701a      	strb	r2, [r3, #0]
      break;
 8006b1c:	e176      	b.n	8006e0c <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	701a      	strb	r2, [r3, #0]
      break;
 8006b24:	e172      	b.n	8006e0c <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006b2c:	f103 020a 	add.w	r2, r3, #10
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006b36:	200a      	movs	r0, #10
 8006b38:	f001 fd5e 	bl	80085f8 <USBH_Delay>
      break;
 8006b3c:	e166      	b.n	8006e0c <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d005      	beq.n	8006b54 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006b4e:	2104      	movs	r1, #4
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006b54:	2064      	movs	r0, #100	; 0x64
 8006b56:	f001 fd4f 	bl	80085f8 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f001 fc1e 	bl	800839c <USBH_LL_GetSpeed>
 8006b60:	4603      	mov	r3, r0
 8006b62:	461a      	mov	r2, r3
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2205      	movs	r2, #5
 8006b6e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006b70:	2100      	movs	r1, #0
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f001 fa29 	bl	8007fca <USBH_AllocPipe>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006b80:	2180      	movs	r1, #128	; 0x80
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f001 fa21 	bl	8007fca <USBH_AllocPipe>
 8006b88:	4603      	mov	r3, r0
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	7919      	ldrb	r1, [r3, #4]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006ba4:	b292      	uxth	r2, r2
 8006ba6:	9202      	str	r2, [sp, #8]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	9201      	str	r2, [sp, #4]
 8006bac:	9300      	str	r3, [sp, #0]
 8006bae:	4603      	mov	r3, r0
 8006bb0:	2280      	movs	r2, #128	; 0x80
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f001 f9da 	bl	8007f6c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	7959      	ldrb	r1, [r3, #5]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006bcc:	b292      	uxth	r2, r2
 8006bce:	9202      	str	r2, [sp, #8]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	9201      	str	r2, [sp, #4]
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	2200      	movs	r2, #0
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f001 f9c6 	bl	8007f6c <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006be0:	e114      	b.n	8006e0c <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 f918 	bl	8006e18 <USBH_HandleEnum>
 8006be8:	4603      	mov	r3, r0
 8006bea:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006bec:	7bbb      	ldrb	r3, [r7, #14]
 8006bee:	b2db      	uxtb	r3, r3
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f040 80fe 	bne.w	8006df2 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d103      	bne.n	8006c10 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2208      	movs	r2, #8
 8006c0c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006c0e:	e0f0      	b.n	8006df2 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2207      	movs	r2, #7
 8006c14:	701a      	strb	r2, [r3, #0]
      break;
 8006c16:	e0ec      	b.n	8006df2 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f000 80e9 	beq.w	8006df6 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c2a:	2101      	movs	r1, #1
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2208      	movs	r2, #8
 8006c34:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006c36:	e0de      	b.n	8006df6 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	4619      	mov	r1, r3
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 fc2c 	bl	80074a0 <USBH_SetCfg>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	f040 80d5 	bne.w	8006dfa <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2209      	movs	r2, #9
 8006c54:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006c56:	e0d0      	b.n	8006dfa <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006c5e:	f003 0320 	and.w	r3, r3, #32
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d016      	beq.n	8006c94 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006c66:	2101      	movs	r1, #1
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fc3c 	bl	80074e6 <USBH_SetFeature>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006c72:	7bbb      	ldrb	r3, [r7, #14]
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d103      	bne.n	8006c82 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	220a      	movs	r2, #10
 8006c7e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006c80:	e0bd      	b.n	8006dfe <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8006c82:	7bbb      	ldrb	r3, [r7, #14]
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	2b03      	cmp	r3, #3
 8006c88:	f040 80b9 	bne.w	8006dfe <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	220a      	movs	r2, #10
 8006c90:	701a      	strb	r2, [r3, #0]
      break;
 8006c92:	e0b4      	b.n	8006dfe <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	220a      	movs	r2, #10
 8006c98:	701a      	strb	r2, [r3, #0]
      break;
 8006c9a:	e0b0      	b.n	8006dfe <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 80ad 	beq.w	8006e02 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	73fb      	strb	r3, [r7, #15]
 8006cb4:	e016      	b.n	8006ce4 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006cb6:	7bfa      	ldrb	r2, [r7, #15]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	32de      	adds	r2, #222	; 0xde
 8006cbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cc0:	791a      	ldrb	r2, [r3, #4]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d108      	bne.n	8006cde <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006ccc:	7bfa      	ldrb	r2, [r7, #15]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	32de      	adds	r2, #222	; 0xde
 8006cd2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006cdc:	e005      	b.n	8006cea <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006cde:	7bfb      	ldrb	r3, [r7, #15]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	73fb      	strb	r3, [r7, #15]
 8006ce4:	7bfb      	ldrb	r3, [r7, #15]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d0e5      	beq.n	8006cb6 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d016      	beq.n	8006d22 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	4798      	blx	r3
 8006d00:	4603      	mov	r3, r0
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d109      	bne.n	8006d1a <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2206      	movs	r2, #6
 8006d0a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006d12:	2103      	movs	r1, #3
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006d18:	e073      	b.n	8006e02 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	220d      	movs	r2, #13
 8006d1e:	701a      	strb	r2, [r3, #0]
      break;
 8006d20:	e06f      	b.n	8006e02 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	220d      	movs	r2, #13
 8006d26:	701a      	strb	r2, [r3, #0]
      break;
 8006d28:	e06b      	b.n	8006e02 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d017      	beq.n	8006d64 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	6878      	ldr	r0, [r7, #4]
 8006d3e:	4798      	blx	r3
 8006d40:	4603      	mov	r3, r0
 8006d42:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006d44:	7bbb      	ldrb	r3, [r7, #14]
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d103      	bne.n	8006d54 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	220b      	movs	r2, #11
 8006d50:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006d52:	e058      	b.n	8006e06 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8006d54:	7bbb      	ldrb	r3, [r7, #14]
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d154      	bne.n	8006e06 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	220d      	movs	r2, #13
 8006d60:	701a      	strb	r2, [r3, #0]
      break;
 8006d62:	e050      	b.n	8006e06 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	220d      	movs	r2, #13
 8006d68:	701a      	strb	r2, [r3, #0]
      break;
 8006d6a:	e04c      	b.n	8006e06 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d049      	beq.n	8006e0a <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d7c:	695b      	ldr	r3, [r3, #20]
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	4798      	blx	r3
      }
      break;
 8006d82:	e042      	b.n	8006e0a <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f7ff fd67 	bl	8006860 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d009      	beq.n	8006db0 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d005      	beq.n	8006dc6 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006dc0:	2105      	movs	r1, #5
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d107      	bne.n	8006de2 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f7ff fe20 	bl	8006a20 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006de0:	e014      	b.n	8006e0c <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f001 faa4 	bl	8008330 <USBH_LL_Start>
      break;
 8006de8:	e010      	b.n	8006e0c <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8006dea:	bf00      	nop
 8006dec:	e00e      	b.n	8006e0c <USBH_Process+0x3cc>
      break;
 8006dee:	bf00      	nop
 8006df0:	e00c      	b.n	8006e0c <USBH_Process+0x3cc>
      break;
 8006df2:	bf00      	nop
 8006df4:	e00a      	b.n	8006e0c <USBH_Process+0x3cc>
    break;
 8006df6:	bf00      	nop
 8006df8:	e008      	b.n	8006e0c <USBH_Process+0x3cc>
      break;
 8006dfa:	bf00      	nop
 8006dfc:	e006      	b.n	8006e0c <USBH_Process+0x3cc>
      break;
 8006dfe:	bf00      	nop
 8006e00:	e004      	b.n	8006e0c <USBH_Process+0x3cc>
      break;
 8006e02:	bf00      	nop
 8006e04:	e002      	b.n	8006e0c <USBH_Process+0x3cc>
      break;
 8006e06:	bf00      	nop
 8006e08:	e000      	b.n	8006e0c <USBH_Process+0x3cc>
      break;
 8006e0a:	bf00      	nop
  }
  return USBH_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3710      	adds	r7, #16
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop

08006e18 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b088      	sub	sp, #32
 8006e1c:	af04      	add	r7, sp, #16
 8006e1e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006e20:	2301      	movs	r3, #1
 8006e22:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006e24:	2301      	movs	r3, #1
 8006e26:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	785b      	ldrb	r3, [r3, #1]
 8006e2c:	2b07      	cmp	r3, #7
 8006e2e:	f200 81c1 	bhi.w	80071b4 <USBH_HandleEnum+0x39c>
 8006e32:	a201      	add	r2, pc, #4	; (adr r2, 8006e38 <USBH_HandleEnum+0x20>)
 8006e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e38:	08006e59 	.word	0x08006e59
 8006e3c:	08006f17 	.word	0x08006f17
 8006e40:	08006f81 	.word	0x08006f81
 8006e44:	0800700f 	.word	0x0800700f
 8006e48:	08007079 	.word	0x08007079
 8006e4c:	080070e9 	.word	0x080070e9
 8006e50:	0800712f 	.word	0x0800712f
 8006e54:	08007175 	.word	0x08007175
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006e58:	2108      	movs	r1, #8
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fa50 	bl	8007300 <USBH_Get_DevDesc>
 8006e60:	4603      	mov	r3, r0
 8006e62:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006e64:	7bbb      	ldrb	r3, [r7, #14]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d130      	bne.n	8006ecc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	7919      	ldrb	r1, [r3, #4]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006e8e:	b292      	uxth	r2, r2
 8006e90:	9202      	str	r2, [sp, #8]
 8006e92:	2200      	movs	r2, #0
 8006e94:	9201      	str	r2, [sp, #4]
 8006e96:	9300      	str	r3, [sp, #0]
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2280      	movs	r2, #128	; 0x80
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f001 f865 	bl	8007f6c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	7959      	ldrb	r1, [r3, #5]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006eb6:	b292      	uxth	r2, r2
 8006eb8:	9202      	str	r2, [sp, #8]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	9201      	str	r2, [sp, #4]
 8006ebe:	9300      	str	r3, [sp, #0]
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f001 f851 	bl	8007f6c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006eca:	e175      	b.n	80071b8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006ecc:	7bbb      	ldrb	r3, [r7, #14]
 8006ece:	2b03      	cmp	r3, #3
 8006ed0:	f040 8172 	bne.w	80071b8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006eda:	3301      	adds	r3, #1
 8006edc:	b2da      	uxtb	r2, r3
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006eea:	2b03      	cmp	r3, #3
 8006eec:	d903      	bls.n	8006ef6 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	220d      	movs	r2, #13
 8006ef2:	701a      	strb	r2, [r3, #0]
      break;
 8006ef4:	e160      	b.n	80071b8 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	795b      	ldrb	r3, [r3, #5]
 8006efa:	4619      	mov	r1, r3
 8006efc:	6878      	ldr	r0, [r7, #4]
 8006efe:	f001 f885 	bl	800800c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	791b      	ldrb	r3, [r3, #4]
 8006f06:	4619      	mov	r1, r3
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f001 f87f 	bl	800800c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2200      	movs	r2, #0
 8006f12:	701a      	strb	r2, [r3, #0]
      break;
 8006f14:	e150      	b.n	80071b8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006f16:	2112      	movs	r1, #18
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f000 f9f1 	bl	8007300 <USBH_Get_DevDesc>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006f22:	7bbb      	ldrb	r3, [r7, #14]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d103      	bne.n	8006f30 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006f2e:	e145      	b.n	80071bc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f30:	7bbb      	ldrb	r3, [r7, #14]
 8006f32:	2b03      	cmp	r3, #3
 8006f34:	f040 8142 	bne.w	80071bc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f3e:	3301      	adds	r3, #1
 8006f40:	b2da      	uxtb	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f4e:	2b03      	cmp	r3, #3
 8006f50:	d903      	bls.n	8006f5a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	220d      	movs	r2, #13
 8006f56:	701a      	strb	r2, [r3, #0]
      break;
 8006f58:	e130      	b.n	80071bc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	795b      	ldrb	r3, [r3, #5]
 8006f5e:	4619      	mov	r1, r3
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f001 f853 	bl	800800c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	791b      	ldrb	r3, [r3, #4]
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f001 f84d 	bl	800800c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	701a      	strb	r2, [r3, #0]
      break;
 8006f7e:	e11d      	b.n	80071bc <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006f80:	2101      	movs	r1, #1
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 fa68 	bl	8007458 <USBH_SetAddress>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006f8c:	7bbb      	ldrb	r3, [r7, #14]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d132      	bne.n	8006ff8 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006f92:	2002      	movs	r0, #2
 8006f94:	f001 fb30 	bl	80085f8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2203      	movs	r2, #3
 8006fa4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	7919      	ldrb	r1, [r3, #4]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006fba:	b292      	uxth	r2, r2
 8006fbc:	9202      	str	r2, [sp, #8]
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	9201      	str	r2, [sp, #4]
 8006fc2:	9300      	str	r3, [sp, #0]
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	2280      	movs	r2, #128	; 0x80
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 ffcf 	bl	8007f6c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	7959      	ldrb	r1, [r3, #5]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006fe2:	b292      	uxth	r2, r2
 8006fe4:	9202      	str	r2, [sp, #8]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	9201      	str	r2, [sp, #4]
 8006fea:	9300      	str	r3, [sp, #0]
 8006fec:	4603      	mov	r3, r0
 8006fee:	2200      	movs	r2, #0
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 ffbb 	bl	8007f6c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006ff6:	e0e3      	b.n	80071c0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006ff8:	7bbb      	ldrb	r3, [r7, #14]
 8006ffa:	2b03      	cmp	r3, #3
 8006ffc:	f040 80e0 	bne.w	80071c0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	220d      	movs	r2, #13
 8007004:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	705a      	strb	r2, [r3, #1]
      break;
 800700c:	e0d8      	b.n	80071c0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800700e:	2109      	movs	r1, #9
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 f99d 	bl	8007350 <USBH_Get_CfgDesc>
 8007016:	4603      	mov	r3, r0
 8007018:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800701a:	7bbb      	ldrb	r3, [r7, #14]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d103      	bne.n	8007028 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2204      	movs	r2, #4
 8007024:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007026:	e0cd      	b.n	80071c4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007028:	7bbb      	ldrb	r3, [r7, #14]
 800702a:	2b03      	cmp	r3, #3
 800702c:	f040 80ca 	bne.w	80071c4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007036:	3301      	adds	r3, #1
 8007038:	b2da      	uxtb	r2, r3
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007046:	2b03      	cmp	r3, #3
 8007048:	d903      	bls.n	8007052 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	220d      	movs	r2, #13
 800704e:	701a      	strb	r2, [r3, #0]
      break;
 8007050:	e0b8      	b.n	80071c4 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	795b      	ldrb	r3, [r3, #5]
 8007056:	4619      	mov	r1, r3
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 ffd7 	bl	800800c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	791b      	ldrb	r3, [r3, #4]
 8007062:	4619      	mov	r1, r3
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 ffd1 	bl	800800c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2200      	movs	r2, #0
 800706e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	701a      	strb	r2, [r3, #0]
      break;
 8007076:	e0a5      	b.n	80071c4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800707e:	4619      	mov	r1, r3
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f000 f965 	bl	8007350 <USBH_Get_CfgDesc>
 8007086:	4603      	mov	r3, r0
 8007088:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800708a:	7bbb      	ldrb	r3, [r7, #14]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d103      	bne.n	8007098 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2205      	movs	r2, #5
 8007094:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007096:	e097      	b.n	80071c8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007098:	7bbb      	ldrb	r3, [r7, #14]
 800709a:	2b03      	cmp	r3, #3
 800709c:	f040 8094 	bne.w	80071c8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070a6:	3301      	adds	r3, #1
 80070a8:	b2da      	uxtb	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070b6:	2b03      	cmp	r3, #3
 80070b8:	d903      	bls.n	80070c2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	220d      	movs	r2, #13
 80070be:	701a      	strb	r2, [r3, #0]
      break;
 80070c0:	e082      	b.n	80071c8 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	795b      	ldrb	r3, [r3, #5]
 80070c6:	4619      	mov	r1, r3
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f000 ff9f 	bl	800800c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	791b      	ldrb	r3, [r3, #4]
 80070d2:	4619      	mov	r1, r3
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 ff99 	bl	800800c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	701a      	strb	r2, [r3, #0]
      break;
 80070e6:	e06f      	b.n	80071c8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d019      	beq.n	8007126 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80070fe:	23ff      	movs	r3, #255	; 0xff
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 f949 	bl	8007398 <USBH_Get_StringDesc>
 8007106:	4603      	mov	r3, r0
 8007108:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800710a:	7bbb      	ldrb	r3, [r7, #14]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d103      	bne.n	8007118 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2206      	movs	r2, #6
 8007114:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007116:	e059      	b.n	80071cc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007118:	7bbb      	ldrb	r3, [r7, #14]
 800711a:	2b03      	cmp	r3, #3
 800711c:	d156      	bne.n	80071cc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2206      	movs	r2, #6
 8007122:	705a      	strb	r2, [r3, #1]
      break;
 8007124:	e052      	b.n	80071cc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2206      	movs	r2, #6
 800712a:	705a      	strb	r2, [r3, #1]
      break;
 800712c:	e04e      	b.n	80071cc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007134:	2b00      	cmp	r3, #0
 8007136:	d019      	beq.n	800716c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007144:	23ff      	movs	r3, #255	; 0xff
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f926 	bl	8007398 <USBH_Get_StringDesc>
 800714c:	4603      	mov	r3, r0
 800714e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007150:	7bbb      	ldrb	r3, [r7, #14]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d103      	bne.n	800715e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2207      	movs	r2, #7
 800715a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800715c:	e038      	b.n	80071d0 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800715e:	7bbb      	ldrb	r3, [r7, #14]
 8007160:	2b03      	cmp	r3, #3
 8007162:	d135      	bne.n	80071d0 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2207      	movs	r2, #7
 8007168:	705a      	strb	r2, [r3, #1]
      break;
 800716a:	e031      	b.n	80071d0 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2207      	movs	r2, #7
 8007170:	705a      	strb	r2, [r3, #1]
      break;
 8007172:	e02d      	b.n	80071d0 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800717a:	2b00      	cmp	r3, #0
 800717c:	d017      	beq.n	80071ae <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800718a:	23ff      	movs	r3, #255	; 0xff
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 f903 	bl	8007398 <USBH_Get_StringDesc>
 8007192:	4603      	mov	r3, r0
 8007194:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007196:	7bbb      	ldrb	r3, [r7, #14]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d102      	bne.n	80071a2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800719c:	2300      	movs	r3, #0
 800719e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80071a0:	e018      	b.n	80071d4 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071a2:	7bbb      	ldrb	r3, [r7, #14]
 80071a4:	2b03      	cmp	r3, #3
 80071a6:	d115      	bne.n	80071d4 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80071a8:	2300      	movs	r3, #0
 80071aa:	73fb      	strb	r3, [r7, #15]
      break;
 80071ac:	e012      	b.n	80071d4 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80071ae:	2300      	movs	r3, #0
 80071b0:	73fb      	strb	r3, [r7, #15]
      break;
 80071b2:	e00f      	b.n	80071d4 <USBH_HandleEnum+0x3bc>

    default:
      break;
 80071b4:	bf00      	nop
 80071b6:	e00e      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071b8:	bf00      	nop
 80071ba:	e00c      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071bc:	bf00      	nop
 80071be:	e00a      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071c0:	bf00      	nop
 80071c2:	e008      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071c4:	bf00      	nop
 80071c6:	e006      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071c8:	bf00      	nop
 80071ca:	e004      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071cc:	bf00      	nop
 80071ce:	e002      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071d0:	bf00      	nop
 80071d2:	e000      	b.n	80071d6 <USBH_HandleEnum+0x3be>
      break;
 80071d4:	bf00      	nop
  }
  return Status;
 80071d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3710      	adds	r7, #16
 80071dc:	46bd      	mov	sp, r7
 80071de:	bd80      	pop	{r7, pc}

080071e0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	683a      	ldr	r2, [r7, #0]
 80071ee:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80071f2:	bf00      	nop
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr

080071fe <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b082      	sub	sp, #8
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800720c:	1c5a      	adds	r2, r3, #1
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f000 f804 	bl	8007222 <USBH_HandleSof>
}
 800721a:	bf00      	nop
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}

08007222 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007222:	b580      	push	{r7, lr}
 8007224:	b082      	sub	sp, #8
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	b2db      	uxtb	r3, r3
 8007230:	2b0b      	cmp	r3, #11
 8007232:	d10a      	bne.n	800724a <USBH_HandleSof+0x28>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800723a:	2b00      	cmp	r3, #0
 800723c:	d005      	beq.n	800724a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007244:	699b      	ldr	r3, [r3, #24]
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	4798      	blx	r3
  }
}
 800724a:	bf00      	nop
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007252:	b480      	push	{r7}
 8007254:	b083      	sub	sp, #12
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2201      	movs	r2, #1
 800725e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007262:	bf00      	nop
}
 8007264:	370c      	adds	r7, #12
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr

0800726e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800726e:	b480      	push	{r7}
 8007270:	b083      	sub	sp, #12
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2200      	movs	r2, #0
 800727a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800727e:	bf00      	nop
}
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr

0800728a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2201      	movs	r2, #1
 8007296:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f001 f844 	bl	8008366 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	791b      	ldrb	r3, [r3, #4]
 80072e2:	4619      	mov	r1, r3
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	f000 fe91 	bl	800800c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	795b      	ldrb	r3, [r3, #5]
 80072ee:	4619      	mov	r1, r3
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fe8b 	bl	800800c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3708      	adds	r7, #8
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b086      	sub	sp, #24
 8007304:	af02      	add	r7, sp, #8
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	460b      	mov	r3, r1
 800730a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007312:	78fb      	ldrb	r3, [r7, #3]
 8007314:	b29b      	uxth	r3, r3
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	4613      	mov	r3, r2
 800731a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800731e:	2100      	movs	r1, #0
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 f864 	bl	80073ee <USBH_GetDescriptor>
 8007326:	4603      	mov	r3, r0
 8007328:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800732a:	7bfb      	ldrb	r3, [r7, #15]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d10a      	bne.n	8007346 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f203 3026 	addw	r0, r3, #806	; 0x326
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800733c:	78fa      	ldrb	r2, [r7, #3]
 800733e:	b292      	uxth	r2, r2
 8007340:	4619      	mov	r1, r3
 8007342:	f000 f918 	bl	8007576 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8007346:	7bfb      	ldrb	r3, [r7, #15]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af02      	add	r7, sp, #8
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	460b      	mov	r3, r1
 800735a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	331c      	adds	r3, #28
 8007360:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007362:	887b      	ldrh	r3, [r7, #2]
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	f44f 7200 	mov.w	r2, #512	; 0x200
 800736c:	2100      	movs	r1, #0
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f000 f83d 	bl	80073ee <USBH_GetDescriptor>
 8007374:	4603      	mov	r3, r0
 8007376:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8007378:	7bfb      	ldrb	r3, [r7, #15]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d107      	bne.n	800738e <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800737e:	887b      	ldrh	r3, [r7, #2]
 8007380:	461a      	mov	r2, r3
 8007382:	68b9      	ldr	r1, [r7, #8]
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f000 f987 	bl	8007698 <USBH_ParseCfgDesc>
 800738a:	4603      	mov	r3, r0
 800738c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800738e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007390:	4618      	mov	r0, r3
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b088      	sub	sp, #32
 800739c:	af02      	add	r7, sp, #8
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	607a      	str	r2, [r7, #4]
 80073a2:	461a      	mov	r2, r3
 80073a4:	460b      	mov	r3, r1
 80073a6:	72fb      	strb	r3, [r7, #11]
 80073a8:	4613      	mov	r3, r2
 80073aa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 80073ac:	7afb      	ldrb	r3, [r7, #11]
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80073b4:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 80073bc:	893b      	ldrh	r3, [r7, #8]
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	460b      	mov	r3, r1
 80073c2:	2100      	movs	r1, #0
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 f812 	bl	80073ee <USBH_GetDescriptor>
 80073ca:	4603      	mov	r3, r0
 80073cc:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80073ce:	7dfb      	ldrb	r3, [r7, #23]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d107      	bne.n	80073e4 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80073da:	893a      	ldrh	r2, [r7, #8]
 80073dc:	6879      	ldr	r1, [r7, #4]
 80073de:	4618      	mov	r0, r3
 80073e0:	f000 fb24 	bl	8007a2c <USBH_ParseStringDesc>
  }

  return status;
 80073e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3718      	adds	r7, #24
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}

080073ee <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b084      	sub	sp, #16
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	60f8      	str	r0, [r7, #12]
 80073f6:	607b      	str	r3, [r7, #4]
 80073f8:	460b      	mov	r3, r1
 80073fa:	72fb      	strb	r3, [r7, #11]
 80073fc:	4613      	mov	r3, r2
 80073fe:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	789b      	ldrb	r3, [r3, #2]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d11c      	bne.n	8007442 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007408:	7afb      	ldrb	r3, [r7, #11]
 800740a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800740e:	b2da      	uxtb	r2, r3
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2206      	movs	r2, #6
 8007418:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	893a      	ldrh	r2, [r7, #8]
 800741e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007420:	893b      	ldrh	r3, [r7, #8]
 8007422:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007426:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800742a:	d104      	bne.n	8007436 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f240 4209 	movw	r2, #1033	; 0x409
 8007432:	829a      	strh	r2, [r3, #20]
 8007434:	e002      	b.n	800743c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	8b3a      	ldrh	r2, [r7, #24]
 8007440:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007442:	8b3b      	ldrh	r3, [r7, #24]
 8007444:	461a      	mov	r2, r3
 8007446:	6879      	ldr	r1, [r7, #4]
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 fb3d 	bl	8007ac8 <USBH_CtlReq>
 800744e:	4603      	mov	r3, r0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	460b      	mov	r3, r1
 8007462:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	789b      	ldrb	r3, [r3, #2]
 8007468:	2b01      	cmp	r3, #1
 800746a:	d10f      	bne.n	800748c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2200      	movs	r2, #0
 8007470:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2205      	movs	r2, #5
 8007476:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007478:	78fb      	ldrb	r3, [r7, #3]
 800747a:	b29a      	uxth	r2, r3
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800748c:	2200      	movs	r2, #0
 800748e:	2100      	movs	r1, #0
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 fb19 	bl	8007ac8 <USBH_CtlReq>
 8007496:	4603      	mov	r3, r0
}
 8007498:	4618      	mov	r0, r3
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	789b      	ldrb	r3, [r3, #2]
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d10e      	bne.n	80074d2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2209      	movs	r2, #9
 80074be:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	887a      	ldrh	r2, [r7, #2]
 80074c4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2200      	movs	r2, #0
 80074d0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80074d2:	2200      	movs	r2, #0
 80074d4:	2100      	movs	r1, #0
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 faf6 	bl	8007ac8 <USBH_CtlReq>
 80074dc:	4603      	mov	r3, r0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3708      	adds	r7, #8
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b082      	sub	sp, #8
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
 80074ee:	460b      	mov	r3, r1
 80074f0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	789b      	ldrb	r3, [r3, #2]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d10f      	bne.n	800751a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2203      	movs	r2, #3
 8007504:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007506:	78fb      	ldrb	r3, [r7, #3]
 8007508:	b29a      	uxth	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800751a:	2200      	movs	r2, #0
 800751c:	2100      	movs	r1, #0
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fad2 	bl	8007ac8 <USBH_CtlReq>
 8007524:	4603      	mov	r3, r0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3708      	adds	r7, #8
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b082      	sub	sp, #8
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
 8007536:	460b      	mov	r3, r1
 8007538:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	789b      	ldrb	r3, [r3, #2]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d10f      	bne.n	8007562 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2202      	movs	r2, #2
 8007546:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007554:	78fb      	ldrb	r3, [r7, #3]
 8007556:	b29a      	uxth	r2, r3
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2200      	movs	r2, #0
 8007560:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8007562:	2200      	movs	r2, #0
 8007564:	2100      	movs	r1, #0
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 faae 	bl	8007ac8 <USBH_CtlReq>
 800756c:	4603      	mov	r3, r0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3708      	adds	r7, #8
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}

08007576 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007576:	b480      	push	{r7}
 8007578:	b085      	sub	sp, #20
 800757a:	af00      	add	r7, sp, #0
 800757c:	60f8      	str	r0, [r7, #12]
 800757e:	60b9      	str	r1, [r7, #8]
 8007580:	4613      	mov	r3, r2
 8007582:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	781a      	ldrb	r2, [r3, #0]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	785a      	ldrb	r2, [r3, #1]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	3302      	adds	r3, #2
 8007598:	781b      	ldrb	r3, [r3, #0]
 800759a:	b29a      	uxth	r2, r3
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	3303      	adds	r3, #3
 80075a0:	781b      	ldrb	r3, [r3, #0]
 80075a2:	b29b      	uxth	r3, r3
 80075a4:	021b      	lsls	r3, r3, #8
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	4313      	orrs	r3, r2
 80075aa:	b29a      	uxth	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	791a      	ldrb	r2, [r3, #4]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	795a      	ldrb	r2, [r3, #5]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80075c0:	68bb      	ldr	r3, [r7, #8]
 80075c2:	799a      	ldrb	r2, [r3, #6]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	79da      	ldrb	r2, [r3, #7]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	79db      	ldrb	r3, [r3, #7]
 80075d4:	2b20      	cmp	r3, #32
 80075d6:	dc11      	bgt.n	80075fc <USBH_ParseDevDesc+0x86>
 80075d8:	2b08      	cmp	r3, #8
 80075da:	db16      	blt.n	800760a <USBH_ParseDevDesc+0x94>
 80075dc:	3b08      	subs	r3, #8
 80075de:	2201      	movs	r2, #1
 80075e0:	fa02 f303 	lsl.w	r3, r2, r3
 80075e4:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 80075e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	bf14      	ite	ne
 80075f0:	2301      	movne	r3, #1
 80075f2:	2300      	moveq	r3, #0
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d102      	bne.n	8007600 <USBH_ParseDevDesc+0x8a>
 80075fa:	e006      	b.n	800760a <USBH_ParseDevDesc+0x94>
 80075fc:	2b40      	cmp	r3, #64	; 0x40
 80075fe:	d104      	bne.n	800760a <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	79da      	ldrb	r2, [r3, #7]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	71da      	strb	r2, [r3, #7]
      break;
 8007608:	e003      	b.n	8007612 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2240      	movs	r2, #64	; 0x40
 800760e:	71da      	strb	r2, [r3, #7]
      break;
 8007610:	bf00      	nop
  }

  if (length > 8U)
 8007612:	88fb      	ldrh	r3, [r7, #6]
 8007614:	2b08      	cmp	r3, #8
 8007616:	d939      	bls.n	800768c <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	3308      	adds	r3, #8
 800761c:	781b      	ldrb	r3, [r3, #0]
 800761e:	b29a      	uxth	r2, r3
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	3309      	adds	r3, #9
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	b29b      	uxth	r3, r3
 8007628:	021b      	lsls	r3, r3, #8
 800762a:	b29b      	uxth	r3, r3
 800762c:	4313      	orrs	r3, r2
 800762e:	b29a      	uxth	r2, r3
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	330a      	adds	r3, #10
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	b29a      	uxth	r2, r3
 800763c:	68bb      	ldr	r3, [r7, #8]
 800763e:	330b      	adds	r3, #11
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	b29b      	uxth	r3, r3
 8007644:	021b      	lsls	r3, r3, #8
 8007646:	b29b      	uxth	r3, r3
 8007648:	4313      	orrs	r3, r2
 800764a:	b29a      	uxth	r2, r3
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	330c      	adds	r3, #12
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	b29a      	uxth	r2, r3
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	330d      	adds	r3, #13
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	b29b      	uxth	r3, r3
 8007660:	021b      	lsls	r3, r3, #8
 8007662:	b29b      	uxth	r3, r3
 8007664:	4313      	orrs	r3, r2
 8007666:	b29a      	uxth	r2, r3
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	7b9a      	ldrb	r2, [r3, #14]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	7bda      	ldrb	r2, [r3, #15]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	7c1a      	ldrb	r2, [r3, #16]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	7c5a      	ldrb	r2, [r3, #17]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	745a      	strb	r2, [r3, #17]
  }
}
 800768c:	bf00      	nop
 800768e:	3714      	adds	r7, #20
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b08c      	sub	sp, #48	; 0x30
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	4613      	mov	r3, r2
 80076a4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80076ac:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80076ae:	2300      	movs	r3, #0
 80076b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80076b8:	2300      	movs	r3, #0
 80076ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 80076be:	2300      	movs	r3, #0
 80076c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	781a      	ldrb	r2, [r3, #0]
 80076cc:	6a3b      	ldr	r3, [r7, #32]
 80076ce:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	785a      	ldrb	r2, [r3, #1]
 80076d4:	6a3b      	ldr	r3, [r7, #32]
 80076d6:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	3302      	adds	r3, #2
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	b29a      	uxth	r2, r3
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	3303      	adds	r3, #3
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	021b      	lsls	r3, r3, #8
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	4313      	orrs	r3, r2
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076f4:	bf28      	it	cs
 80076f6:	f44f 7380 	movcs.w	r3, #256	; 0x100
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	6a3b      	ldr	r3, [r7, #32]
 80076fe:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	791a      	ldrb	r2, [r3, #4]
 8007704:	6a3b      	ldr	r3, [r7, #32]
 8007706:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	795a      	ldrb	r2, [r3, #5]
 800770c:	6a3b      	ldr	r3, [r7, #32]
 800770e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	799a      	ldrb	r2, [r3, #6]
 8007714:	6a3b      	ldr	r3, [r7, #32]
 8007716:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	79da      	ldrb	r2, [r3, #7]
 800771c:	6a3b      	ldr	r3, [r7, #32]
 800771e:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	7a1a      	ldrb	r2, [r3, #8]
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8007728:	6a3b      	ldr	r3, [r7, #32]
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	2b09      	cmp	r3, #9
 800772e:	d002      	beq.n	8007736 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007730:	6a3b      	ldr	r3, [r7, #32]
 8007732:	2209      	movs	r2, #9
 8007734:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007736:	88fb      	ldrh	r3, [r7, #6]
 8007738:	2b09      	cmp	r3, #9
 800773a:	f240 809d 	bls.w	8007878 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800773e:	2309      	movs	r3, #9
 8007740:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007742:	2300      	movs	r3, #0
 8007744:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007746:	e081      	b.n	800784c <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007748:	f107 0316 	add.w	r3, r7, #22
 800774c:	4619      	mov	r1, r3
 800774e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007750:	f000 f99f 	bl	8007a92 <USBH_GetNextDesc>
 8007754:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007758:	785b      	ldrb	r3, [r3, #1]
 800775a:	2b04      	cmp	r3, #4
 800775c:	d176      	bne.n	800784c <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800775e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	2b09      	cmp	r3, #9
 8007764:	d002      	beq.n	800776c <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007768:	2209      	movs	r2, #9
 800776a:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800776c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007770:	221a      	movs	r2, #26
 8007772:	fb02 f303 	mul.w	r3, r2, r3
 8007776:	3308      	adds	r3, #8
 8007778:	6a3a      	ldr	r2, [r7, #32]
 800777a:	4413      	add	r3, r2
 800777c:	3302      	adds	r3, #2
 800777e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007780:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007782:	69f8      	ldr	r0, [r7, #28]
 8007784:	f000 f87e 	bl	8007884 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007788:	2300      	movs	r3, #0
 800778a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800778e:	2300      	movs	r3, #0
 8007790:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007792:	e043      	b.n	800781c <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007794:	f107 0316 	add.w	r3, r7, #22
 8007798:	4619      	mov	r1, r3
 800779a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800779c:	f000 f979 	bl	8007a92 <USBH_GetNextDesc>
 80077a0:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80077a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a4:	785b      	ldrb	r3, [r3, #1]
 80077a6:	2b05      	cmp	r3, #5
 80077a8:	d138      	bne.n	800781c <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	795b      	ldrb	r3, [r3, #5]
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d10f      	bne.n	80077d2 <USBH_ParseCfgDesc+0x13a>
 80077b2:	69fb      	ldr	r3, [r7, #28]
 80077b4:	799b      	ldrb	r3, [r3, #6]
 80077b6:	2b02      	cmp	r3, #2
 80077b8:	d10b      	bne.n	80077d2 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	79db      	ldrb	r3, [r3, #7]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d10f      	bne.n	80077e2 <USBH_ParseCfgDesc+0x14a>
 80077c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	2b09      	cmp	r3, #9
 80077c8:	d00b      	beq.n	80077e2 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 80077ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077cc:	2209      	movs	r2, #9
 80077ce:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80077d0:	e007      	b.n	80077e2 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 80077d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	2b07      	cmp	r3, #7
 80077d8:	d004      	beq.n	80077e4 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80077da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077dc:	2207      	movs	r2, #7
 80077de:	701a      	strb	r2, [r3, #0]
 80077e0:	e000      	b.n	80077e4 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80077e2:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80077e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80077e8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80077ec:	3201      	adds	r2, #1
 80077ee:	00d2      	lsls	r2, r2, #3
 80077f0:	211a      	movs	r1, #26
 80077f2:	fb01 f303 	mul.w	r3, r1, r3
 80077f6:	4413      	add	r3, r2
 80077f8:	3308      	adds	r3, #8
 80077fa:	6a3a      	ldr	r2, [r7, #32]
 80077fc:	4413      	add	r3, r2
 80077fe:	3304      	adds	r3, #4
 8007800:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007802:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007804:	69b9      	ldr	r1, [r7, #24]
 8007806:	68f8      	ldr	r0, [r7, #12]
 8007808:	f000 f86b 	bl	80078e2 <USBH_ParseEPDesc>
 800780c:	4603      	mov	r3, r0
 800780e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8007812:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007816:	3301      	adds	r3, #1
 8007818:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	791b      	ldrb	r3, [r3, #4]
 8007820:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007824:	429a      	cmp	r2, r3
 8007826:	d204      	bcs.n	8007832 <USBH_ParseCfgDesc+0x19a>
 8007828:	6a3b      	ldr	r3, [r7, #32]
 800782a:	885a      	ldrh	r2, [r3, #2]
 800782c:	8afb      	ldrh	r3, [r7, #22]
 800782e:	429a      	cmp	r2, r3
 8007830:	d8b0      	bhi.n	8007794 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8007832:	69fb      	ldr	r3, [r7, #28]
 8007834:	791b      	ldrb	r3, [r3, #4]
 8007836:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800783a:	429a      	cmp	r2, r3
 800783c:	d201      	bcs.n	8007842 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800783e:	2303      	movs	r3, #3
 8007840:	e01c      	b.n	800787c <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8007842:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007846:	3301      	adds	r3, #1
 8007848:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800784c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007850:	2b01      	cmp	r3, #1
 8007852:	d805      	bhi.n	8007860 <USBH_ParseCfgDesc+0x1c8>
 8007854:	6a3b      	ldr	r3, [r7, #32]
 8007856:	885a      	ldrh	r2, [r3, #2]
 8007858:	8afb      	ldrh	r3, [r7, #22]
 800785a:	429a      	cmp	r2, r3
 800785c:	f63f af74 	bhi.w	8007748 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	791b      	ldrb	r3, [r3, #4]
 8007864:	2b02      	cmp	r3, #2
 8007866:	bf28      	it	cs
 8007868:	2302      	movcs	r3, #2
 800786a:	b2db      	uxtb	r3, r3
 800786c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007870:	429a      	cmp	r2, r3
 8007872:	d201      	bcs.n	8007878 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8007874:	2303      	movs	r3, #3
 8007876:	e001      	b.n	800787c <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8007878:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800787c:	4618      	mov	r0, r3
 800787e:	3730      	adds	r7, #48	; 0x30
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007884:	b480      	push	{r7}
 8007886:	b083      	sub	sp, #12
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	781a      	ldrb	r2, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	785a      	ldrb	r2, [r3, #1]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	789a      	ldrb	r2, [r3, #2]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	78da      	ldrb	r2, [r3, #3]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	791a      	ldrb	r2, [r3, #4]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	795a      	ldrb	r2, [r3, #5]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	799a      	ldrb	r2, [r3, #6]
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	79da      	ldrb	r2, [r3, #7]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	7a1a      	ldrb	r2, [r3, #8]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	721a      	strb	r2, [r3, #8]
}
 80078d6:	bf00      	nop
 80078d8:	370c      	adds	r7, #12
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 80078e2:	b480      	push	{r7}
 80078e4:	b087      	sub	sp, #28
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	60f8      	str	r0, [r7, #12]
 80078ea:	60b9      	str	r1, [r7, #8]
 80078ec:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80078ee:	2300      	movs	r3, #0
 80078f0:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	781a      	ldrb	r2, [r3, #0]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	785a      	ldrb	r2, [r3, #1]
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	789a      	ldrb	r2, [r3, #2]
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	78da      	ldrb	r2, [r3, #3]
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	3304      	adds	r3, #4
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	b29a      	uxth	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	3305      	adds	r3, #5
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	b29b      	uxth	r3, r3
 8007922:	021b      	lsls	r3, r3, #8
 8007924:	b29b      	uxth	r3, r3
 8007926:	4313      	orrs	r3, r2
 8007928:	b29a      	uxth	r2, r3
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	799a      	ldrb	r2, [r3, #6]
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	889b      	ldrh	r3, [r3, #4]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d102      	bne.n	8007944 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800793e:	2303      	movs	r3, #3
 8007940:	75fb      	strb	r3, [r7, #23]
 8007942:	e033      	b.n	80079ac <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	889b      	ldrh	r3, [r3, #4]
 8007948:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800794c:	f023 0307 	bic.w	r3, r3, #7
 8007950:	b29a      	uxth	r2, r3
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	889b      	ldrh	r3, [r3, #4]
 800795a:	b21a      	sxth	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	3304      	adds	r3, #4
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	b299      	uxth	r1, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	3305      	adds	r3, #5
 8007968:	781b      	ldrb	r3, [r3, #0]
 800796a:	b29b      	uxth	r3, r3
 800796c:	021b      	lsls	r3, r3, #8
 800796e:	b29b      	uxth	r3, r3
 8007970:	430b      	orrs	r3, r1
 8007972:	b29b      	uxth	r3, r3
 8007974:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007978:	2b00      	cmp	r3, #0
 800797a:	d110      	bne.n	800799e <USBH_ParseEPDesc+0xbc>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	3304      	adds	r3, #4
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	b299      	uxth	r1, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	3305      	adds	r3, #5
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	b29b      	uxth	r3, r3
 800798c:	021b      	lsls	r3, r3, #8
 800798e:	b29b      	uxth	r3, r3
 8007990:	430b      	orrs	r3, r1
 8007992:	b29b      	uxth	r3, r3
 8007994:	b21b      	sxth	r3, r3
 8007996:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800799a:	b21b      	sxth	r3, r3
 800799c:	e001      	b.n	80079a2 <USBH_ParseEPDesc+0xc0>
 800799e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079a2:	4313      	orrs	r3, r2
 80079a4:	b21b      	sxth	r3, r3
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d116      	bne.n	80079e4 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	78db      	ldrb	r3, [r3, #3]
 80079ba:	f003 0303 	and.w	r3, r3, #3
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d005      	beq.n	80079ce <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	78db      	ldrb	r3, [r3, #3]
 80079c6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80079ca:	2b03      	cmp	r3, #3
 80079cc:	d127      	bne.n	8007a1e <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	799b      	ldrb	r3, [r3, #6]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d003      	beq.n	80079de <USBH_ParseEPDesc+0xfc>
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	799b      	ldrb	r3, [r3, #6]
 80079da:	2b10      	cmp	r3, #16
 80079dc:	d91f      	bls.n	8007a1e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80079de:	2303      	movs	r3, #3
 80079e0:	75fb      	strb	r3, [r7, #23]
 80079e2:	e01c      	b.n	8007a1e <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	78db      	ldrb	r3, [r3, #3]
 80079e8:	f003 0303 	and.w	r3, r3, #3
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d10a      	bne.n	8007a06 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	799b      	ldrb	r3, [r3, #6]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d003      	beq.n	8007a00 <USBH_ParseEPDesc+0x11e>
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	799b      	ldrb	r3, [r3, #6]
 80079fc:	2b10      	cmp	r3, #16
 80079fe:	d90e      	bls.n	8007a1e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007a00:	2303      	movs	r3, #3
 8007a02:	75fb      	strb	r3, [r7, #23]
 8007a04:	e00b      	b.n	8007a1e <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	78db      	ldrb	r3, [r3, #3]
 8007a0a:	f003 0303 	and.w	r3, r3, #3
 8007a0e:	2b03      	cmp	r3, #3
 8007a10:	d105      	bne.n	8007a1e <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	799b      	ldrb	r3, [r3, #6]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d101      	bne.n	8007a1e <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8007a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	371c      	adds	r7, #28
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b087      	sub	sp, #28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	60f8      	str	r0, [r7, #12]
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	4613      	mov	r3, r2
 8007a38:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	2b03      	cmp	r3, #3
 8007a42:	d120      	bne.n	8007a86 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	1e9a      	subs	r2, r3, #2
 8007a4a:	88fb      	ldrh	r3, [r7, #6]
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	bf28      	it	cs
 8007a50:	4613      	movcs	r3, r2
 8007a52:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	3302      	adds	r3, #2
 8007a58:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	82fb      	strh	r3, [r7, #22]
 8007a5e:	e00b      	b.n	8007a78 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007a60:	8afb      	ldrh	r3, [r7, #22]
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	4413      	add	r3, r2
 8007a66:	781a      	ldrb	r2, [r3, #0]
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	3301      	adds	r3, #1
 8007a70:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007a72:	8afb      	ldrh	r3, [r7, #22]
 8007a74:	3302      	adds	r3, #2
 8007a76:	82fb      	strh	r3, [r7, #22]
 8007a78:	8afa      	ldrh	r2, [r7, #22]
 8007a7a:	8abb      	ldrh	r3, [r7, #20]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d3ef      	bcc.n	8007a60 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	2200      	movs	r2, #0
 8007a84:	701a      	strb	r2, [r3, #0]
  }
}
 8007a86:	bf00      	nop
 8007a88:	371c      	adds	r7, #28
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr

08007a92 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007a92:	b480      	push	{r7}
 8007a94:	b085      	sub	sp, #20
 8007a96:	af00      	add	r7, sp, #0
 8007a98:	6078      	str	r0, [r7, #4]
 8007a9a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	881a      	ldrh	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	4413      	add	r3, r2
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4413      	add	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007aba:	68fb      	ldr	r3, [r7, #12]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b086      	sub	sp, #24
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	4613      	mov	r3, r2
 8007ad4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	789b      	ldrb	r3, [r3, #2]
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	d002      	beq.n	8007ae8 <USBH_CtlReq+0x20>
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d00f      	beq.n	8007b06 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007ae6:	e027      	b.n	8007b38 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	68ba      	ldr	r2, [r7, #8]
 8007aec:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	88fa      	ldrh	r2, [r7, #6]
 8007af2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2201      	movs	r2, #1
 8007af8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2202      	movs	r2, #2
 8007afe:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007b00:	2301      	movs	r3, #1
 8007b02:	75fb      	strb	r3, [r7, #23]
      break;
 8007b04:	e018      	b.n	8007b38 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	f000 f81c 	bl	8007b44 <USBH_HandleControl>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007b10:	7dfb      	ldrb	r3, [r7, #23]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d002      	beq.n	8007b1c <USBH_CtlReq+0x54>
 8007b16:	7dfb      	ldrb	r3, [r7, #23]
 8007b18:	2b03      	cmp	r3, #3
 8007b1a:	d106      	bne.n	8007b2a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	761a      	strb	r2, [r3, #24]
      break;
 8007b28:	e005      	b.n	8007b36 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007b2a:	7dfb      	ldrb	r3, [r7, #23]
 8007b2c:	2b02      	cmp	r3, #2
 8007b2e:	d102      	bne.n	8007b36 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2201      	movs	r2, #1
 8007b34:	709a      	strb	r2, [r3, #2]
      break;
 8007b36:	bf00      	nop
  }
  return status;
 8007b38:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3718      	adds	r7, #24
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
	...

08007b44 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b086      	sub	sp, #24
 8007b48:	af02      	add	r7, sp, #8
 8007b4a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007b50:	2300      	movs	r3, #0
 8007b52:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	7e1b      	ldrb	r3, [r3, #24]
 8007b58:	3b01      	subs	r3, #1
 8007b5a:	2b0a      	cmp	r3, #10
 8007b5c:	f200 8156 	bhi.w	8007e0c <USBH_HandleControl+0x2c8>
 8007b60:	a201      	add	r2, pc, #4	; (adr r2, 8007b68 <USBH_HandleControl+0x24>)
 8007b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b66:	bf00      	nop
 8007b68:	08007b95 	.word	0x08007b95
 8007b6c:	08007baf 	.word	0x08007baf
 8007b70:	08007c19 	.word	0x08007c19
 8007b74:	08007c3f 	.word	0x08007c3f
 8007b78:	08007c77 	.word	0x08007c77
 8007b7c:	08007ca1 	.word	0x08007ca1
 8007b80:	08007cf3 	.word	0x08007cf3
 8007b84:	08007d15 	.word	0x08007d15
 8007b88:	08007d51 	.word	0x08007d51
 8007b8c:	08007d77 	.word	0x08007d77
 8007b90:	08007db5 	.word	0x08007db5
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f103 0110 	add.w	r1, r3, #16
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	795b      	ldrb	r3, [r3, #5]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f000 f943 	bl	8007e2c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2202      	movs	r2, #2
 8007baa:	761a      	strb	r2, [r3, #24]
      break;
 8007bac:	e139      	b.n	8007e22 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	795b      	ldrb	r3, [r3, #5]
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 fcc5 	bl	8008544 <USBH_LL_GetURBState>
 8007bba:	4603      	mov	r3, r0
 8007bbc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007bbe:	7bbb      	ldrb	r3, [r7, #14]
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d11e      	bne.n	8007c02 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	7c1b      	ldrb	r3, [r3, #16]
 8007bc8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007bcc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	8adb      	ldrh	r3, [r3, #22]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00a      	beq.n	8007bec <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007bd6:	7b7b      	ldrb	r3, [r7, #13]
 8007bd8:	2b80      	cmp	r3, #128	; 0x80
 8007bda:	d103      	bne.n	8007be4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2203      	movs	r2, #3
 8007be0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007be2:	e115      	b.n	8007e10 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2205      	movs	r2, #5
 8007be8:	761a      	strb	r2, [r3, #24]
      break;
 8007bea:	e111      	b.n	8007e10 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007bec:	7b7b      	ldrb	r3, [r7, #13]
 8007bee:	2b80      	cmp	r3, #128	; 0x80
 8007bf0:	d103      	bne.n	8007bfa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2209      	movs	r2, #9
 8007bf6:	761a      	strb	r2, [r3, #24]
      break;
 8007bf8:	e10a      	b.n	8007e10 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2207      	movs	r2, #7
 8007bfe:	761a      	strb	r2, [r3, #24]
      break;
 8007c00:	e106      	b.n	8007e10 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007c02:	7bbb      	ldrb	r3, [r7, #14]
 8007c04:	2b04      	cmp	r3, #4
 8007c06:	d003      	beq.n	8007c10 <USBH_HandleControl+0xcc>
 8007c08:	7bbb      	ldrb	r3, [r7, #14]
 8007c0a:	2b02      	cmp	r3, #2
 8007c0c:	f040 8100 	bne.w	8007e10 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	220b      	movs	r2, #11
 8007c14:	761a      	strb	r2, [r3, #24]
      break;
 8007c16:	e0fb      	b.n	8007e10 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007c1e:	b29a      	uxth	r2, r3
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6899      	ldr	r1, [r3, #8]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	899a      	ldrh	r2, [r3, #12]
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	791b      	ldrb	r3, [r3, #4]
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f000 f93a 	bl	8007eaa <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2204      	movs	r2, #4
 8007c3a:	761a      	strb	r2, [r3, #24]
      break;
 8007c3c:	e0f1      	b.n	8007e22 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	791b      	ldrb	r3, [r3, #4]
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 fc7d 	bl	8008544 <USBH_LL_GetURBState>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007c4e:	7bbb      	ldrb	r3, [r7, #14]
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d102      	bne.n	8007c5a <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2209      	movs	r2, #9
 8007c58:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007c5a:	7bbb      	ldrb	r3, [r7, #14]
 8007c5c:	2b05      	cmp	r3, #5
 8007c5e:	d102      	bne.n	8007c66 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007c60:	2303      	movs	r3, #3
 8007c62:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007c64:	e0d6      	b.n	8007e14 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007c66:	7bbb      	ldrb	r3, [r7, #14]
 8007c68:	2b04      	cmp	r3, #4
 8007c6a:	f040 80d3 	bne.w	8007e14 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	220b      	movs	r2, #11
 8007c72:	761a      	strb	r2, [r3, #24]
      break;
 8007c74:	e0ce      	b.n	8007e14 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6899      	ldr	r1, [r3, #8]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	899a      	ldrh	r2, [r3, #12]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	795b      	ldrb	r3, [r3, #5]
 8007c82:	2001      	movs	r0, #1
 8007c84:	9000      	str	r0, [sp, #0]
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f8ea 	bl	8007e60 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007c92:	b29a      	uxth	r2, r3
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2206      	movs	r2, #6
 8007c9c:	761a      	strb	r2, [r3, #24]
      break;
 8007c9e:	e0c0      	b.n	8007e22 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	795b      	ldrb	r3, [r3, #5]
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fc4c 	bl	8008544 <USBH_LL_GetURBState>
 8007cac:	4603      	mov	r3, r0
 8007cae:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007cb0:	7bbb      	ldrb	r3, [r7, #14]
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d103      	bne.n	8007cbe <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2207      	movs	r2, #7
 8007cba:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007cbc:	e0ac      	b.n	8007e18 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007cbe:	7bbb      	ldrb	r3, [r7, #14]
 8007cc0:	2b05      	cmp	r3, #5
 8007cc2:	d105      	bne.n	8007cd0 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	220c      	movs	r2, #12
 8007cc8:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007cca:	2303      	movs	r3, #3
 8007ccc:	73fb      	strb	r3, [r7, #15]
      break;
 8007cce:	e0a3      	b.n	8007e18 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007cd0:	7bbb      	ldrb	r3, [r7, #14]
 8007cd2:	2b02      	cmp	r3, #2
 8007cd4:	d103      	bne.n	8007cde <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2205      	movs	r2, #5
 8007cda:	761a      	strb	r2, [r3, #24]
      break;
 8007cdc:	e09c      	b.n	8007e18 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007cde:	7bbb      	ldrb	r3, [r7, #14]
 8007ce0:	2b04      	cmp	r3, #4
 8007ce2:	f040 8099 	bne.w	8007e18 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	220b      	movs	r2, #11
 8007cea:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007cec:	2302      	movs	r3, #2
 8007cee:	73fb      	strb	r3, [r7, #15]
      break;
 8007cf0:	e092      	b.n	8007e18 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	791b      	ldrb	r3, [r3, #4]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	2100      	movs	r1, #0
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f000 f8d5 	bl	8007eaa <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d06:	b29a      	uxth	r2, r3
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2208      	movs	r2, #8
 8007d10:	761a      	strb	r2, [r3, #24]

      break;
 8007d12:	e086      	b.n	8007e22 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	791b      	ldrb	r3, [r3, #4]
 8007d18:	4619      	mov	r1, r3
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fc12 	bl	8008544 <USBH_LL_GetURBState>
 8007d20:	4603      	mov	r3, r0
 8007d22:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007d24:	7bbb      	ldrb	r3, [r7, #14]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d105      	bne.n	8007d36 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	220d      	movs	r2, #13
 8007d2e:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007d30:	2300      	movs	r3, #0
 8007d32:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007d34:	e072      	b.n	8007e1c <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007d36:	7bbb      	ldrb	r3, [r7, #14]
 8007d38:	2b04      	cmp	r3, #4
 8007d3a:	d103      	bne.n	8007d44 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	220b      	movs	r2, #11
 8007d40:	761a      	strb	r2, [r3, #24]
      break;
 8007d42:	e06b      	b.n	8007e1c <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007d44:	7bbb      	ldrb	r3, [r7, #14]
 8007d46:	2b05      	cmp	r3, #5
 8007d48:	d168      	bne.n	8007e1c <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007d4a:	2303      	movs	r3, #3
 8007d4c:	73fb      	strb	r3, [r7, #15]
      break;
 8007d4e:	e065      	b.n	8007e1c <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	795b      	ldrb	r3, [r3, #5]
 8007d54:	2201      	movs	r2, #1
 8007d56:	9200      	str	r2, [sp, #0]
 8007d58:	2200      	movs	r2, #0
 8007d5a:	2100      	movs	r1, #0
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 f87f 	bl	8007e60 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d68:	b29a      	uxth	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	220a      	movs	r2, #10
 8007d72:	761a      	strb	r2, [r3, #24]
      break;
 8007d74:	e055      	b.n	8007e22 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	795b      	ldrb	r3, [r3, #5]
 8007d7a:	4619      	mov	r1, r3
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 fbe1 	bl	8008544 <USBH_LL_GetURBState>
 8007d82:	4603      	mov	r3, r0
 8007d84:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007d86:	7bbb      	ldrb	r3, [r7, #14]
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d105      	bne.n	8007d98 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	220d      	movs	r2, #13
 8007d94:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007d96:	e043      	b.n	8007e20 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007d98:	7bbb      	ldrb	r3, [r7, #14]
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d103      	bne.n	8007da6 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2209      	movs	r2, #9
 8007da2:	761a      	strb	r2, [r3, #24]
      break;
 8007da4:	e03c      	b.n	8007e20 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007da6:	7bbb      	ldrb	r3, [r7, #14]
 8007da8:	2b04      	cmp	r3, #4
 8007daa:	d139      	bne.n	8007e20 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	220b      	movs	r2, #11
 8007db0:	761a      	strb	r2, [r3, #24]
      break;
 8007db2:	e035      	b.n	8007e20 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	7e5b      	ldrb	r3, [r3, #25]
 8007db8:	3301      	adds	r3, #1
 8007dba:	b2da      	uxtb	r2, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	765a      	strb	r2, [r3, #25]
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	7e5b      	ldrb	r3, [r3, #25]
 8007dc4:	2b02      	cmp	r3, #2
 8007dc6:	d806      	bhi.n	8007dd6 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007dd4:	e025      	b.n	8007e22 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007ddc:	2106      	movs	r1, #6
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2200      	movs	r2, #0
 8007de6:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	795b      	ldrb	r3, [r3, #5]
 8007dec:	4619      	mov	r1, r3
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 f90c 	bl	800800c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	791b      	ldrb	r3, [r3, #4]
 8007df8:	4619      	mov	r1, r3
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 f906 	bl	800800c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2200      	movs	r2, #0
 8007e04:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007e06:	2302      	movs	r3, #2
 8007e08:	73fb      	strb	r3, [r7, #15]
      break;
 8007e0a:	e00a      	b.n	8007e22 <USBH_HandleControl+0x2de>

    default:
      break;
 8007e0c:	bf00      	nop
 8007e0e:	e008      	b.n	8007e22 <USBH_HandleControl+0x2de>
      break;
 8007e10:	bf00      	nop
 8007e12:	e006      	b.n	8007e22 <USBH_HandleControl+0x2de>
      break;
 8007e14:	bf00      	nop
 8007e16:	e004      	b.n	8007e22 <USBH_HandleControl+0x2de>
      break;
 8007e18:	bf00      	nop
 8007e1a:	e002      	b.n	8007e22 <USBH_HandleControl+0x2de>
      break;
 8007e1c:	bf00      	nop
 8007e1e:	e000      	b.n	8007e22 <USBH_HandleControl+0x2de>
      break;
 8007e20:	bf00      	nop
  }

  return status;
 8007e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b088      	sub	sp, #32
 8007e30:	af04      	add	r7, sp, #16
 8007e32:	60f8      	str	r0, [r7, #12]
 8007e34:	60b9      	str	r1, [r7, #8]
 8007e36:	4613      	mov	r3, r2
 8007e38:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007e3a:	79f9      	ldrb	r1, [r7, #7]
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	9303      	str	r3, [sp, #12]
 8007e40:	2308      	movs	r3, #8
 8007e42:	9302      	str	r3, [sp, #8]
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	9301      	str	r3, [sp, #4]
 8007e48:	2300      	movs	r3, #0
 8007e4a:	9300      	str	r3, [sp, #0]
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	2200      	movs	r2, #0
 8007e50:	68f8      	ldr	r0, [r7, #12]
 8007e52:	f000 fb46 	bl	80084e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007e56:	2300      	movs	r3, #0
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3710      	adds	r7, #16
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b088      	sub	sp, #32
 8007e64:	af04      	add	r7, sp, #16
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	4611      	mov	r1, r2
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	460b      	mov	r3, r1
 8007e70:	80fb      	strh	r3, [r7, #6]
 8007e72:	4613      	mov	r3, r2
 8007e74:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d001      	beq.n	8007e84 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007e80:	2300      	movs	r3, #0
 8007e82:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007e84:	7979      	ldrb	r1, [r7, #5]
 8007e86:	7e3b      	ldrb	r3, [r7, #24]
 8007e88:	9303      	str	r3, [sp, #12]
 8007e8a:	88fb      	ldrh	r3, [r7, #6]
 8007e8c:	9302      	str	r3, [sp, #8]
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	9301      	str	r3, [sp, #4]
 8007e92:	2301      	movs	r3, #1
 8007e94:	9300      	str	r3, [sp, #0]
 8007e96:	2300      	movs	r3, #0
 8007e98:	2200      	movs	r2, #0
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f000 fb21 	bl	80084e2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b088      	sub	sp, #32
 8007eae:	af04      	add	r7, sp, #16
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	460b      	mov	r3, r1
 8007eba:	80fb      	strh	r3, [r7, #6]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007ec0:	7979      	ldrb	r1, [r7, #5]
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	9303      	str	r3, [sp, #12]
 8007ec6:	88fb      	ldrh	r3, [r7, #6]
 8007ec8:	9302      	str	r3, [sp, #8]
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	9301      	str	r3, [sp, #4]
 8007ece:	2301      	movs	r3, #1
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f000 fb03 	bl	80084e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007edc:	2300      	movs	r3, #0

}
 8007ede:	4618      	mov	r0, r3
 8007ee0:	3710      	adds	r7, #16
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}

08007ee6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007ee6:	b580      	push	{r7, lr}
 8007ee8:	b088      	sub	sp, #32
 8007eea:	af04      	add	r7, sp, #16
 8007eec:	60f8      	str	r0, [r7, #12]
 8007eee:	60b9      	str	r1, [r7, #8]
 8007ef0:	4611      	mov	r1, r2
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	80fb      	strh	r3, [r7, #6]
 8007ef8:	4613      	mov	r3, r2
 8007efa:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d001      	beq.n	8007f0a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007f06:	2300      	movs	r3, #0
 8007f08:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007f0a:	7979      	ldrb	r1, [r7, #5]
 8007f0c:	7e3b      	ldrb	r3, [r7, #24]
 8007f0e:	9303      	str	r3, [sp, #12]
 8007f10:	88fb      	ldrh	r3, [r7, #6]
 8007f12:	9302      	str	r3, [sp, #8]
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	9301      	str	r3, [sp, #4]
 8007f18:	2301      	movs	r3, #1
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	2302      	movs	r3, #2
 8007f1e:	2200      	movs	r2, #0
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	f000 fade 	bl	80084e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3710      	adds	r7, #16
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b088      	sub	sp, #32
 8007f34:	af04      	add	r7, sp, #16
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	4611      	mov	r1, r2
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	460b      	mov	r3, r1
 8007f40:	80fb      	strh	r3, [r7, #6]
 8007f42:	4613      	mov	r3, r2
 8007f44:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007f46:	7979      	ldrb	r1, [r7, #5]
 8007f48:	2300      	movs	r3, #0
 8007f4a:	9303      	str	r3, [sp, #12]
 8007f4c:	88fb      	ldrh	r3, [r7, #6]
 8007f4e:	9302      	str	r3, [sp, #8]
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	9301      	str	r3, [sp, #4]
 8007f54:	2301      	movs	r3, #1
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	2302      	movs	r3, #2
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 fac0 	bl	80084e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007f62:	2300      	movs	r3, #0
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3710      	adds	r7, #16
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}

08007f6c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b086      	sub	sp, #24
 8007f70:	af04      	add	r7, sp, #16
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	4608      	mov	r0, r1
 8007f76:	4611      	mov	r1, r2
 8007f78:	461a      	mov	r2, r3
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	70fb      	strb	r3, [r7, #3]
 8007f7e:	460b      	mov	r3, r1
 8007f80:	70bb      	strb	r3, [r7, #2]
 8007f82:	4613      	mov	r3, r2
 8007f84:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007f86:	7878      	ldrb	r0, [r7, #1]
 8007f88:	78ba      	ldrb	r2, [r7, #2]
 8007f8a:	78f9      	ldrb	r1, [r7, #3]
 8007f8c:	8b3b      	ldrh	r3, [r7, #24]
 8007f8e:	9302      	str	r3, [sp, #8]
 8007f90:	7d3b      	ldrb	r3, [r7, #20]
 8007f92:	9301      	str	r3, [sp, #4]
 8007f94:	7c3b      	ldrb	r3, [r7, #16]
 8007f96:	9300      	str	r3, [sp, #0]
 8007f98:	4603      	mov	r3, r0
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 fa53 	bl	8008446 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3708      	adds	r7, #8
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b082      	sub	sp, #8
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
 8007fb2:	460b      	mov	r3, r1
 8007fb4:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007fb6:	78fb      	ldrb	r3, [r7, #3]
 8007fb8:	4619      	mov	r1, r3
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 fa72 	bl	80084a4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3708      	adds	r7, #8
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007fca:	b580      	push	{r7, lr}
 8007fcc:	b084      	sub	sp, #16
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f836 	bl	8008048 <USBH_GetFreePipe>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007fe0:	89fb      	ldrh	r3, [r7, #14]
 8007fe2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d00a      	beq.n	8008000 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007fea:	78fa      	ldrb	r2, [r7, #3]
 8007fec:	89fb      	ldrh	r3, [r7, #14]
 8007fee:	f003 030f 	and.w	r3, r3, #15
 8007ff2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ff6:	6879      	ldr	r1, [r7, #4]
 8007ff8:	33e0      	adds	r3, #224	; 0xe0
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	440b      	add	r3, r1
 8007ffe:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008000:	89fb      	ldrh	r3, [r7, #14]
 8008002:	b2db      	uxtb	r3, r3
}
 8008004:	4618      	mov	r0, r3
 8008006:	3710      	adds	r7, #16
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	460b      	mov	r3, r1
 8008016:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008018:	78fb      	ldrb	r3, [r7, #3]
 800801a:	2b0f      	cmp	r3, #15
 800801c:	d80d      	bhi.n	800803a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800801e:	78fb      	ldrb	r3, [r7, #3]
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	33e0      	adds	r3, #224	; 0xe0
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4413      	add	r3, r2
 8008028:	685a      	ldr	r2, [r3, #4]
 800802a:	78fb      	ldrb	r3, [r7, #3]
 800802c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008030:	6879      	ldr	r1, [r7, #4]
 8008032:	33e0      	adds	r3, #224	; 0xe0
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	440b      	add	r3, r1
 8008038:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008048:	b480      	push	{r7}
 800804a:	b085      	sub	sp, #20
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008050:	2300      	movs	r3, #0
 8008052:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008054:	2300      	movs	r3, #0
 8008056:	73fb      	strb	r3, [r7, #15]
 8008058:	e00f      	b.n	800807a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800805a:	7bfb      	ldrb	r3, [r7, #15]
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	33e0      	adds	r3, #224	; 0xe0
 8008060:	009b      	lsls	r3, r3, #2
 8008062:	4413      	add	r3, r2
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d102      	bne.n	8008074 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800806e:	7bfb      	ldrb	r3, [r7, #15]
 8008070:	b29b      	uxth	r3, r3
 8008072:	e007      	b.n	8008084 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8008074:	7bfb      	ldrb	r3, [r7, #15]
 8008076:	3301      	adds	r3, #1
 8008078:	73fb      	strb	r3, [r7, #15]
 800807a:	7bfb      	ldrb	r3, [r7, #15]
 800807c:	2b0f      	cmp	r3, #15
 800807e:	d9ec      	bls.n	800805a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008080:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008084:	4618      	mov	r0, r3
 8008086:	3714      	adds	r7, #20
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008094:	2201      	movs	r2, #1
 8008096:	490e      	ldr	r1, [pc, #56]	; (80080d0 <MX_USB_HOST_Init+0x40>)
 8008098:	480e      	ldr	r0, [pc, #56]	; (80080d4 <MX_USB_HOST_Init+0x44>)
 800809a:	f7fe fba7 	bl	80067ec <USBH_Init>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d001      	beq.n	80080a8 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80080a4:	f7f8 fe60 	bl	8000d68 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80080a8:	490b      	ldr	r1, [pc, #44]	; (80080d8 <MX_USB_HOST_Init+0x48>)
 80080aa:	480a      	ldr	r0, [pc, #40]	; (80080d4 <MX_USB_HOST_Init+0x44>)
 80080ac:	f7fe fc2c 	bl	8006908 <USBH_RegisterClass>
 80080b0:	4603      	mov	r3, r0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d001      	beq.n	80080ba <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80080b6:	f7f8 fe57 	bl	8000d68 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80080ba:	4806      	ldr	r0, [pc, #24]	; (80080d4 <MX_USB_HOST_Init+0x44>)
 80080bc:	f7fe fcb0 	bl	8006a20 <USBH_Start>
 80080c0:	4603      	mov	r3, r0
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d001      	beq.n	80080ca <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80080c6:	f7f8 fe4f 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80080ca:	bf00      	nop
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	080080f1 	.word	0x080080f1
 80080d4:	20000200 	.word	0x20000200
 80080d8:	2000000c 	.word	0x2000000c

080080dc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80080e0:	4802      	ldr	r0, [pc, #8]	; (80080ec <MX_USB_HOST_Process+0x10>)
 80080e2:	f7fe fcad 	bl	8006a40 <USBH_Process>
}
 80080e6:	bf00      	nop
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	20000200 	.word	0x20000200

080080f0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80080fc:	78fb      	ldrb	r3, [r7, #3]
 80080fe:	3b01      	subs	r3, #1
 8008100:	2b04      	cmp	r3, #4
 8008102:	d819      	bhi.n	8008138 <USBH_UserProcess+0x48>
 8008104:	a201      	add	r2, pc, #4	; (adr r2, 800810c <USBH_UserProcess+0x1c>)
 8008106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800810a:	bf00      	nop
 800810c:	08008139 	.word	0x08008139
 8008110:	08008129 	.word	0x08008129
 8008114:	08008139 	.word	0x08008139
 8008118:	08008131 	.word	0x08008131
 800811c:	08008121 	.word	0x08008121
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008120:	4b09      	ldr	r3, [pc, #36]	; (8008148 <USBH_UserProcess+0x58>)
 8008122:	2203      	movs	r2, #3
 8008124:	701a      	strb	r2, [r3, #0]
  break;
 8008126:	e008      	b.n	800813a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008128:	4b07      	ldr	r3, [pc, #28]	; (8008148 <USBH_UserProcess+0x58>)
 800812a:	2202      	movs	r2, #2
 800812c:	701a      	strb	r2, [r3, #0]
  break;
 800812e:	e004      	b.n	800813a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008130:	4b05      	ldr	r3, [pc, #20]	; (8008148 <USBH_UserProcess+0x58>)
 8008132:	2201      	movs	r2, #1
 8008134:	701a      	strb	r2, [r3, #0]
  break;
 8008136:	e000      	b.n	800813a <USBH_UserProcess+0x4a>

  default:
  break;
 8008138:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800813a:	bf00      	nop
 800813c:	370c      	adds	r7, #12
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	200005d8 	.word	0x200005d8

0800814c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b08a      	sub	sp, #40	; 0x28
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008154:	f107 0314 	add.w	r3, r7, #20
 8008158:	2200      	movs	r2, #0
 800815a:	601a      	str	r2, [r3, #0]
 800815c:	605a      	str	r2, [r3, #4]
 800815e:	609a      	str	r2, [r3, #8]
 8008160:	60da      	str	r2, [r3, #12]
 8008162:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800816c:	d147      	bne.n	80081fe <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800816e:	2300      	movs	r3, #0
 8008170:	613b      	str	r3, [r7, #16]
 8008172:	4b25      	ldr	r3, [pc, #148]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 8008174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008176:	4a24      	ldr	r2, [pc, #144]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 8008178:	f043 0301 	orr.w	r3, r3, #1
 800817c:	6313      	str	r3, [r2, #48]	; 0x30
 800817e:	4b22      	ldr	r3, [pc, #136]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 8008180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008182:	f003 0301 	and.w	r3, r3, #1
 8008186:	613b      	str	r3, [r7, #16]
 8008188:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800818a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800818e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008190:	2300      	movs	r3, #0
 8008192:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008194:	2300      	movs	r3, #0
 8008196:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008198:	f107 0314 	add.w	r3, r7, #20
 800819c:	4619      	mov	r1, r3
 800819e:	481b      	ldr	r0, [pc, #108]	; (800820c <HAL_HCD_MspInit+0xc0>)
 80081a0:	f7f9 fdb2 	bl	8001d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80081a4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80081a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80081aa:	2302      	movs	r3, #2
 80081ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081ae:	2300      	movs	r3, #0
 80081b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80081b2:	2300      	movs	r3, #0
 80081b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80081b6:	230a      	movs	r3, #10
 80081b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081ba:	f107 0314 	add.w	r3, r7, #20
 80081be:	4619      	mov	r1, r3
 80081c0:	4812      	ldr	r0, [pc, #72]	; (800820c <HAL_HCD_MspInit+0xc0>)
 80081c2:	f7f9 fda1 	bl	8001d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80081c6:	4b10      	ldr	r3, [pc, #64]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 80081c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081ca:	4a0f      	ldr	r2, [pc, #60]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 80081cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081d0:	6353      	str	r3, [r2, #52]	; 0x34
 80081d2:	2300      	movs	r3, #0
 80081d4:	60fb      	str	r3, [r7, #12]
 80081d6:	4b0c      	ldr	r3, [pc, #48]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 80081d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081da:	4a0b      	ldr	r2, [pc, #44]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 80081dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081e0:	6453      	str	r3, [r2, #68]	; 0x44
 80081e2:	4b09      	ldr	r3, [pc, #36]	; (8008208 <HAL_HCD_MspInit+0xbc>)
 80081e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081ea:	60fb      	str	r3, [r7, #12]
 80081ec:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80081ee:	2200      	movs	r2, #0
 80081f0:	2100      	movs	r1, #0
 80081f2:	2043      	movs	r0, #67	; 0x43
 80081f4:	f7f9 fd51 	bl	8001c9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80081f8:	2043      	movs	r0, #67	; 0x43
 80081fa:	f7f9 fd6a 	bl	8001cd2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80081fe:	bf00      	nop
 8008200:	3728      	adds	r7, #40	; 0x28
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	40023800 	.word	0x40023800
 800820c:	40020000 	.word	0x40020000

08008210 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b082      	sub	sp, #8
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800821e:	4618      	mov	r0, r3
 8008220:	f7fe ffed 	bl	80071fe <USBH_LL_IncTimer>
}
 8008224:	bf00      	nop
 8008226:	3708      	adds	r7, #8
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b082      	sub	sp, #8
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800823a:	4618      	mov	r0, r3
 800823c:	f7ff f825 	bl	800728a <USBH_LL_Connect>
}
 8008240:	bf00      	nop
 8008242:	3708      	adds	r7, #8
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b082      	sub	sp, #8
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008256:	4618      	mov	r0, r3
 8008258:	f7ff f82e 	bl	80072b8 <USBH_LL_Disconnect>
}
 800825c:	bf00      	nop
 800825e:	3708      	adds	r7, #8
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	460b      	mov	r3, r1
 800826e:	70fb      	strb	r3, [r7, #3]
 8008270:	4613      	mov	r3, r2
 8008272:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008274:	bf00      	nop
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b082      	sub	sp, #8
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800828e:	4618      	mov	r0, r3
 8008290:	f7fe ffdf 	bl	8007252 <USBH_LL_PortEnabled>
}
 8008294:	bf00      	nop
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7fe ffdf 	bl	800726e <USBH_LL_PortDisabled>
}
 80082b0:	bf00      	nop
 80082b2:	3708      	adds	r7, #8
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b082      	sub	sp, #8
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d12a      	bne.n	8008320 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80082ca:	4a18      	ldr	r2, [pc, #96]	; (800832c <USBH_LL_Init+0x74>)
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4a15      	ldr	r2, [pc, #84]	; (800832c <USBH_LL_Init+0x74>)
 80082d6:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80082da:	4b14      	ldr	r3, [pc, #80]	; (800832c <USBH_LL_Init+0x74>)
 80082dc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80082e0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80082e2:	4b12      	ldr	r3, [pc, #72]	; (800832c <USBH_LL_Init+0x74>)
 80082e4:	2208      	movs	r2, #8
 80082e6:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80082e8:	4b10      	ldr	r3, [pc, #64]	; (800832c <USBH_LL_Init+0x74>)
 80082ea:	2201      	movs	r2, #1
 80082ec:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80082ee:	4b0f      	ldr	r3, [pc, #60]	; (800832c <USBH_LL_Init+0x74>)
 80082f0:	2200      	movs	r2, #0
 80082f2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80082f4:	4b0d      	ldr	r3, [pc, #52]	; (800832c <USBH_LL_Init+0x74>)
 80082f6:	2202      	movs	r2, #2
 80082f8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80082fa:	4b0c      	ldr	r3, [pc, #48]	; (800832c <USBH_LL_Init+0x74>)
 80082fc:	2200      	movs	r2, #0
 80082fe:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008300:	480a      	ldr	r0, [pc, #40]	; (800832c <USBH_LL_Init+0x74>)
 8008302:	f7f9 feb6 	bl	8002072 <HAL_HCD_Init>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d001      	beq.n	8008310 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800830c:	f7f8 fd2c 	bl	8000d68 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008310:	4806      	ldr	r0, [pc, #24]	; (800832c <USBH_LL_Init+0x74>)
 8008312:	f7fa fa9a 	bl	800284a <HAL_HCD_GetCurrentFrame>
 8008316:	4603      	mov	r3, r0
 8008318:	4619      	mov	r1, r3
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7fe ff60 	bl	80071e0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3708      	adds	r7, #8
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}
 800832a:	bf00      	nop
 800832c:	200005dc 	.word	0x200005dc

08008330 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008338:	2300      	movs	r3, #0
 800833a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800833c:	2300      	movs	r3, #0
 800833e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008346:	4618      	mov	r0, r3
 8008348:	f7fa fa09 	bl	800275e <HAL_HCD_Start>
 800834c:	4603      	mov	r3, r0
 800834e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008350:	7bfb      	ldrb	r3, [r7, #15]
 8008352:	4618      	mov	r0, r3
 8008354:	f000 f95c 	bl	8008610 <USBH_Get_USB_Status>
 8008358:	4603      	mov	r3, r0
 800835a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800835c:	7bbb      	ldrb	r3, [r7, #14]
}
 800835e:	4618      	mov	r0, r3
 8008360:	3710      	adds	r7, #16
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}

08008366 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008366:	b580      	push	{r7, lr}
 8008368:	b084      	sub	sp, #16
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800836e:	2300      	movs	r3, #0
 8008370:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008372:	2300      	movs	r3, #0
 8008374:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800837c:	4618      	mov	r0, r3
 800837e:	f7fa fa11 	bl	80027a4 <HAL_HCD_Stop>
 8008382:	4603      	mov	r3, r0
 8008384:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008386:	7bfb      	ldrb	r3, [r7, #15]
 8008388:	4618      	mov	r0, r3
 800838a:	f000 f941 	bl	8008610 <USBH_Get_USB_Status>
 800838e:	4603      	mov	r3, r0
 8008390:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008392:	7bbb      	ldrb	r3, [r7, #14]
}
 8008394:	4618      	mov	r0, r3
 8008396:	3710      	adds	r7, #16
 8008398:	46bd      	mov	sp, r7
 800839a:	bd80      	pop	{r7, pc}

0800839c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80083a4:	2301      	movs	r3, #1
 80083a6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fa fa59 	bl	8002866 <HAL_HCD_GetCurrentSpeed>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b02      	cmp	r3, #2
 80083b8:	d00c      	beq.n	80083d4 <USBH_LL_GetSpeed+0x38>
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d80d      	bhi.n	80083da <USBH_LL_GetSpeed+0x3e>
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d002      	beq.n	80083c8 <USBH_LL_GetSpeed+0x2c>
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	d003      	beq.n	80083ce <USBH_LL_GetSpeed+0x32>
 80083c6:	e008      	b.n	80083da <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80083c8:	2300      	movs	r3, #0
 80083ca:	73fb      	strb	r3, [r7, #15]
    break;
 80083cc:	e008      	b.n	80083e0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80083ce:	2301      	movs	r3, #1
 80083d0:	73fb      	strb	r3, [r7, #15]
    break;
 80083d2:	e005      	b.n	80083e0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80083d4:	2302      	movs	r3, #2
 80083d6:	73fb      	strb	r3, [r7, #15]
    break;
 80083d8:	e002      	b.n	80083e0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80083da:	2301      	movs	r3, #1
 80083dc:	73fb      	strb	r3, [r7, #15]
    break;
 80083de:	bf00      	nop
  }
  return  speed;
 80083e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b084      	sub	sp, #16
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083f6:	2300      	movs	r3, #0
 80083f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008400:	4618      	mov	r0, r3
 8008402:	f7fa f9ec 	bl	80027de <HAL_HCD_ResetPort>
 8008406:	4603      	mov	r3, r0
 8008408:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	4618      	mov	r0, r3
 800840e:	f000 f8ff 	bl	8008610 <USBH_Get_USB_Status>
 8008412:	4603      	mov	r3, r0
 8008414:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008416:	7bbb      	ldrb	r3, [r7, #14]
}
 8008418:	4618      	mov	r0, r3
 800841a:	3710      	adds	r7, #16
 800841c:	46bd      	mov	sp, r7
 800841e:	bd80      	pop	{r7, pc}

08008420 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b082      	sub	sp, #8
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	460b      	mov	r3, r1
 800842a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008432:	78fa      	ldrb	r2, [r7, #3]
 8008434:	4611      	mov	r1, r2
 8008436:	4618      	mov	r0, r3
 8008438:	f7fa f9f3 	bl	8002822 <HAL_HCD_HC_GetXferCount>
 800843c:	4603      	mov	r3, r0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3708      	adds	r7, #8
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}

08008446 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008446:	b590      	push	{r4, r7, lr}
 8008448:	b089      	sub	sp, #36	; 0x24
 800844a:	af04      	add	r7, sp, #16
 800844c:	6078      	str	r0, [r7, #4]
 800844e:	4608      	mov	r0, r1
 8008450:	4611      	mov	r1, r2
 8008452:	461a      	mov	r2, r3
 8008454:	4603      	mov	r3, r0
 8008456:	70fb      	strb	r3, [r7, #3]
 8008458:	460b      	mov	r3, r1
 800845a:	70bb      	strb	r3, [r7, #2]
 800845c:	4613      	mov	r3, r2
 800845e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008460:	2300      	movs	r3, #0
 8008462:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008464:	2300      	movs	r3, #0
 8008466:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800846e:	787c      	ldrb	r4, [r7, #1]
 8008470:	78ba      	ldrb	r2, [r7, #2]
 8008472:	78f9      	ldrb	r1, [r7, #3]
 8008474:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008476:	9302      	str	r3, [sp, #8]
 8008478:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800847c:	9301      	str	r3, [sp, #4]
 800847e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	4623      	mov	r3, r4
 8008486:	f7f9 fe56 	bl	8002136 <HAL_HCD_HC_Init>
 800848a:	4603      	mov	r3, r0
 800848c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800848e:	7bfb      	ldrb	r3, [r7, #15]
 8008490:	4618      	mov	r0, r3
 8008492:	f000 f8bd 	bl	8008610 <USBH_Get_USB_Status>
 8008496:	4603      	mov	r3, r0
 8008498:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800849a:	7bbb      	ldrb	r3, [r7, #14]
}
 800849c:	4618      	mov	r0, r3
 800849e:	3714      	adds	r7, #20
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd90      	pop	{r4, r7, pc}

080084a4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
 80084ac:	460b      	mov	r3, r1
 80084ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084b0:	2300      	movs	r3, #0
 80084b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084b4:	2300      	movs	r3, #0
 80084b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80084be:	78fa      	ldrb	r2, [r7, #3]
 80084c0:	4611      	mov	r1, r2
 80084c2:	4618      	mov	r0, r3
 80084c4:	f7f9 fec6 	bl	8002254 <HAL_HCD_HC_Halt>
 80084c8:	4603      	mov	r3, r0
 80084ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80084cc:	7bfb      	ldrb	r3, [r7, #15]
 80084ce:	4618      	mov	r0, r3
 80084d0:	f000 f89e 	bl	8008610 <USBH_Get_USB_Status>
 80084d4:	4603      	mov	r3, r0
 80084d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80084da:	4618      	mov	r0, r3
 80084dc:	3710      	adds	r7, #16
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}

080084e2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80084e2:	b590      	push	{r4, r7, lr}
 80084e4:	b089      	sub	sp, #36	; 0x24
 80084e6:	af04      	add	r7, sp, #16
 80084e8:	6078      	str	r0, [r7, #4]
 80084ea:	4608      	mov	r0, r1
 80084ec:	4611      	mov	r1, r2
 80084ee:	461a      	mov	r2, r3
 80084f0:	4603      	mov	r3, r0
 80084f2:	70fb      	strb	r3, [r7, #3]
 80084f4:	460b      	mov	r3, r1
 80084f6:	70bb      	strb	r3, [r7, #2]
 80084f8:	4613      	mov	r3, r2
 80084fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084fc:	2300      	movs	r3, #0
 80084fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008500:	2300      	movs	r3, #0
 8008502:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800850a:	787c      	ldrb	r4, [r7, #1]
 800850c:	78ba      	ldrb	r2, [r7, #2]
 800850e:	78f9      	ldrb	r1, [r7, #3]
 8008510:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008514:	9303      	str	r3, [sp, #12]
 8008516:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008518:	9302      	str	r3, [sp, #8]
 800851a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800851c:	9301      	str	r3, [sp, #4]
 800851e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008522:	9300      	str	r3, [sp, #0]
 8008524:	4623      	mov	r3, r4
 8008526:	f7f9 feb9 	bl	800229c <HAL_HCD_HC_SubmitRequest>
 800852a:	4603      	mov	r3, r0
 800852c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800852e:	7bfb      	ldrb	r3, [r7, #15]
 8008530:	4618      	mov	r0, r3
 8008532:	f000 f86d 	bl	8008610 <USBH_Get_USB_Status>
 8008536:	4603      	mov	r3, r0
 8008538:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800853a:	7bbb      	ldrb	r3, [r7, #14]
}
 800853c:	4618      	mov	r0, r3
 800853e:	3714      	adds	r7, #20
 8008540:	46bd      	mov	sp, r7
 8008542:	bd90      	pop	{r4, r7, pc}

08008544 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	460b      	mov	r3, r1
 800854e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008556:	78fa      	ldrb	r2, [r7, #3]
 8008558:	4611      	mov	r1, r2
 800855a:	4618      	mov	r0, r3
 800855c:	f7fa f94d 	bl	80027fa <HAL_HCD_HC_GetURBState>
 8008560:	4603      	mov	r3, r0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3708      	adds	r7, #8
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}

0800856a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b082      	sub	sp, #8
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
 8008572:	460b      	mov	r3, r1
 8008574:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800857c:	2b01      	cmp	r3, #1
 800857e:	d103      	bne.n	8008588 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008580:	78fb      	ldrb	r3, [r7, #3]
 8008582:	4618      	mov	r0, r3
 8008584:	f000 f870 	bl	8008668 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008588:	20c8      	movs	r0, #200	; 0xc8
 800858a:	f7f8 fe87 	bl	800129c <HAL_Delay>
  return USBH_OK;
 800858e:	2300      	movs	r3, #0
}
 8008590:	4618      	mov	r0, r3
 8008592:	3708      	adds	r7, #8
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008598:	b480      	push	{r7}
 800859a:	b085      	sub	sp, #20
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	460b      	mov	r3, r1
 80085a2:	70fb      	strb	r3, [r7, #3]
 80085a4:	4613      	mov	r3, r2
 80085a6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80085ae:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80085b0:	78fb      	ldrb	r3, [r7, #3]
 80085b2:	68fa      	ldr	r2, [r7, #12]
 80085b4:	212c      	movs	r1, #44	; 0x2c
 80085b6:	fb01 f303 	mul.w	r3, r1, r3
 80085ba:	4413      	add	r3, r2
 80085bc:	333b      	adds	r3, #59	; 0x3b
 80085be:	781b      	ldrb	r3, [r3, #0]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d009      	beq.n	80085d8 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80085c4:	78fb      	ldrb	r3, [r7, #3]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	212c      	movs	r1, #44	; 0x2c
 80085ca:	fb01 f303 	mul.w	r3, r1, r3
 80085ce:	4413      	add	r3, r2
 80085d0:	3354      	adds	r3, #84	; 0x54
 80085d2:	78ba      	ldrb	r2, [r7, #2]
 80085d4:	701a      	strb	r2, [r3, #0]
 80085d6:	e008      	b.n	80085ea <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80085d8:	78fb      	ldrb	r3, [r7, #3]
 80085da:	68fa      	ldr	r2, [r7, #12]
 80085dc:	212c      	movs	r1, #44	; 0x2c
 80085de:	fb01 f303 	mul.w	r3, r1, r3
 80085e2:	4413      	add	r3, r2
 80085e4:	3355      	adds	r3, #85	; 0x55
 80085e6:	78ba      	ldrb	r2, [r7, #2]
 80085e8:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80085ea:	2300      	movs	r3, #0
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3714      	adds	r7, #20
 80085f0:	46bd      	mov	sp, r7
 80085f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f6:	4770      	bx	lr

080085f8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b082      	sub	sp, #8
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f7f8 fe4b 	bl	800129c <HAL_Delay>
}
 8008606:	bf00      	nop
 8008608:	3708      	adds	r7, #8
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
	...

08008610 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008610:	b480      	push	{r7}
 8008612:	b085      	sub	sp, #20
 8008614:	af00      	add	r7, sp, #0
 8008616:	4603      	mov	r3, r0
 8008618:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800861a:	2300      	movs	r3, #0
 800861c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800861e:	79fb      	ldrb	r3, [r7, #7]
 8008620:	2b03      	cmp	r3, #3
 8008622:	d817      	bhi.n	8008654 <USBH_Get_USB_Status+0x44>
 8008624:	a201      	add	r2, pc, #4	; (adr r2, 800862c <USBH_Get_USB_Status+0x1c>)
 8008626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800862a:	bf00      	nop
 800862c:	0800863d 	.word	0x0800863d
 8008630:	08008643 	.word	0x08008643
 8008634:	08008649 	.word	0x08008649
 8008638:	0800864f 	.word	0x0800864f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800863c:	2300      	movs	r3, #0
 800863e:	73fb      	strb	r3, [r7, #15]
    break;
 8008640:	e00b      	b.n	800865a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008642:	2302      	movs	r3, #2
 8008644:	73fb      	strb	r3, [r7, #15]
    break;
 8008646:	e008      	b.n	800865a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008648:	2301      	movs	r3, #1
 800864a:	73fb      	strb	r3, [r7, #15]
    break;
 800864c:	e005      	b.n	800865a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800864e:	2302      	movs	r3, #2
 8008650:	73fb      	strb	r3, [r7, #15]
    break;
 8008652:	e002      	b.n	800865a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008654:	2302      	movs	r3, #2
 8008656:	73fb      	strb	r3, [r7, #15]
    break;
 8008658:	bf00      	nop
  }
  return usb_status;
 800865a:	7bfb      	ldrb	r3, [r7, #15]
}
 800865c:	4618      	mov	r0, r3
 800865e:	3714      	adds	r7, #20
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	4603      	mov	r3, r0
 8008670:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008672:	79fb      	ldrb	r3, [r7, #7]
 8008674:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008676:	79fb      	ldrb	r3, [r7, #7]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d102      	bne.n	8008682 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800867c:	2300      	movs	r3, #0
 800867e:	73fb      	strb	r3, [r7, #15]
 8008680:	e001      	b.n	8008686 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8008682:	2301      	movs	r3, #1
 8008684:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008686:	7bfb      	ldrb	r3, [r7, #15]
 8008688:	461a      	mov	r2, r3
 800868a:	2101      	movs	r1, #1
 800868c:	4803      	ldr	r0, [pc, #12]	; (800869c <MX_DriverVbusFS+0x34>)
 800868e:	f7f9 fcd7 	bl	8002040 <HAL_GPIO_WritePin>
}
 8008692:	bf00      	nop
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	40020800 	.word	0x40020800

080086a0 <__errno>:
 80086a0:	4b01      	ldr	r3, [pc, #4]	; (80086a8 <__errno+0x8>)
 80086a2:	6818      	ldr	r0, [r3, #0]
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	2000002c 	.word	0x2000002c

080086ac <__libc_init_array>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	4d0d      	ldr	r5, [pc, #52]	; (80086e4 <__libc_init_array+0x38>)
 80086b0:	4c0d      	ldr	r4, [pc, #52]	; (80086e8 <__libc_init_array+0x3c>)
 80086b2:	1b64      	subs	r4, r4, r5
 80086b4:	10a4      	asrs	r4, r4, #2
 80086b6:	2600      	movs	r6, #0
 80086b8:	42a6      	cmp	r6, r4
 80086ba:	d109      	bne.n	80086d0 <__libc_init_array+0x24>
 80086bc:	4d0b      	ldr	r5, [pc, #44]	; (80086ec <__libc_init_array+0x40>)
 80086be:	4c0c      	ldr	r4, [pc, #48]	; (80086f0 <__libc_init_array+0x44>)
 80086c0:	f000 f92e 	bl	8008920 <_init>
 80086c4:	1b64      	subs	r4, r4, r5
 80086c6:	10a4      	asrs	r4, r4, #2
 80086c8:	2600      	movs	r6, #0
 80086ca:	42a6      	cmp	r6, r4
 80086cc:	d105      	bne.n	80086da <__libc_init_array+0x2e>
 80086ce:	bd70      	pop	{r4, r5, r6, pc}
 80086d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80086d4:	4798      	blx	r3
 80086d6:	3601      	adds	r6, #1
 80086d8:	e7ee      	b.n	80086b8 <__libc_init_array+0xc>
 80086da:	f855 3b04 	ldr.w	r3, [r5], #4
 80086de:	4798      	blx	r3
 80086e0:	3601      	adds	r6, #1
 80086e2:	e7f2      	b.n	80086ca <__libc_init_array+0x1e>
 80086e4:	0800895c 	.word	0x0800895c
 80086e8:	0800895c 	.word	0x0800895c
 80086ec:	0800895c 	.word	0x0800895c
 80086f0:	08008960 	.word	0x08008960

080086f4 <malloc>:
 80086f4:	4b02      	ldr	r3, [pc, #8]	; (8008700 <malloc+0xc>)
 80086f6:	4601      	mov	r1, r0
 80086f8:	6818      	ldr	r0, [r3, #0]
 80086fa:	f000 b87f 	b.w	80087fc <_malloc_r>
 80086fe:	bf00      	nop
 8008700:	2000002c 	.word	0x2000002c

08008704 <free>:
 8008704:	4b02      	ldr	r3, [pc, #8]	; (8008710 <free+0xc>)
 8008706:	4601      	mov	r1, r0
 8008708:	6818      	ldr	r0, [r3, #0]
 800870a:	f000 b80b 	b.w	8008724 <_free_r>
 800870e:	bf00      	nop
 8008710:	2000002c 	.word	0x2000002c

08008714 <memset>:
 8008714:	4402      	add	r2, r0
 8008716:	4603      	mov	r3, r0
 8008718:	4293      	cmp	r3, r2
 800871a:	d100      	bne.n	800871e <memset+0xa>
 800871c:	4770      	bx	lr
 800871e:	f803 1b01 	strb.w	r1, [r3], #1
 8008722:	e7f9      	b.n	8008718 <memset+0x4>

08008724 <_free_r>:
 8008724:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008726:	2900      	cmp	r1, #0
 8008728:	d044      	beq.n	80087b4 <_free_r+0x90>
 800872a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800872e:	9001      	str	r0, [sp, #4]
 8008730:	2b00      	cmp	r3, #0
 8008732:	f1a1 0404 	sub.w	r4, r1, #4
 8008736:	bfb8      	it	lt
 8008738:	18e4      	addlt	r4, r4, r3
 800873a:	f000 f8e3 	bl	8008904 <__malloc_lock>
 800873e:	4a1e      	ldr	r2, [pc, #120]	; (80087b8 <_free_r+0x94>)
 8008740:	9801      	ldr	r0, [sp, #4]
 8008742:	6813      	ldr	r3, [r2, #0]
 8008744:	b933      	cbnz	r3, 8008754 <_free_r+0x30>
 8008746:	6063      	str	r3, [r4, #4]
 8008748:	6014      	str	r4, [r2, #0]
 800874a:	b003      	add	sp, #12
 800874c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008750:	f000 b8de 	b.w	8008910 <__malloc_unlock>
 8008754:	42a3      	cmp	r3, r4
 8008756:	d908      	bls.n	800876a <_free_r+0x46>
 8008758:	6825      	ldr	r5, [r4, #0]
 800875a:	1961      	adds	r1, r4, r5
 800875c:	428b      	cmp	r3, r1
 800875e:	bf01      	itttt	eq
 8008760:	6819      	ldreq	r1, [r3, #0]
 8008762:	685b      	ldreq	r3, [r3, #4]
 8008764:	1949      	addeq	r1, r1, r5
 8008766:	6021      	streq	r1, [r4, #0]
 8008768:	e7ed      	b.n	8008746 <_free_r+0x22>
 800876a:	461a      	mov	r2, r3
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	b10b      	cbz	r3, 8008774 <_free_r+0x50>
 8008770:	42a3      	cmp	r3, r4
 8008772:	d9fa      	bls.n	800876a <_free_r+0x46>
 8008774:	6811      	ldr	r1, [r2, #0]
 8008776:	1855      	adds	r5, r2, r1
 8008778:	42a5      	cmp	r5, r4
 800877a:	d10b      	bne.n	8008794 <_free_r+0x70>
 800877c:	6824      	ldr	r4, [r4, #0]
 800877e:	4421      	add	r1, r4
 8008780:	1854      	adds	r4, r2, r1
 8008782:	42a3      	cmp	r3, r4
 8008784:	6011      	str	r1, [r2, #0]
 8008786:	d1e0      	bne.n	800874a <_free_r+0x26>
 8008788:	681c      	ldr	r4, [r3, #0]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	6053      	str	r3, [r2, #4]
 800878e:	4421      	add	r1, r4
 8008790:	6011      	str	r1, [r2, #0]
 8008792:	e7da      	b.n	800874a <_free_r+0x26>
 8008794:	d902      	bls.n	800879c <_free_r+0x78>
 8008796:	230c      	movs	r3, #12
 8008798:	6003      	str	r3, [r0, #0]
 800879a:	e7d6      	b.n	800874a <_free_r+0x26>
 800879c:	6825      	ldr	r5, [r4, #0]
 800879e:	1961      	adds	r1, r4, r5
 80087a0:	428b      	cmp	r3, r1
 80087a2:	bf04      	itt	eq
 80087a4:	6819      	ldreq	r1, [r3, #0]
 80087a6:	685b      	ldreq	r3, [r3, #4]
 80087a8:	6063      	str	r3, [r4, #4]
 80087aa:	bf04      	itt	eq
 80087ac:	1949      	addeq	r1, r1, r5
 80087ae:	6021      	streq	r1, [r4, #0]
 80087b0:	6054      	str	r4, [r2, #4]
 80087b2:	e7ca      	b.n	800874a <_free_r+0x26>
 80087b4:	b003      	add	sp, #12
 80087b6:	bd30      	pop	{r4, r5, pc}
 80087b8:	200008e0 	.word	0x200008e0

080087bc <sbrk_aligned>:
 80087bc:	b570      	push	{r4, r5, r6, lr}
 80087be:	4e0e      	ldr	r6, [pc, #56]	; (80087f8 <sbrk_aligned+0x3c>)
 80087c0:	460c      	mov	r4, r1
 80087c2:	6831      	ldr	r1, [r6, #0]
 80087c4:	4605      	mov	r5, r0
 80087c6:	b911      	cbnz	r1, 80087ce <sbrk_aligned+0x12>
 80087c8:	f000 f88c 	bl	80088e4 <_sbrk_r>
 80087cc:	6030      	str	r0, [r6, #0]
 80087ce:	4621      	mov	r1, r4
 80087d0:	4628      	mov	r0, r5
 80087d2:	f000 f887 	bl	80088e4 <_sbrk_r>
 80087d6:	1c43      	adds	r3, r0, #1
 80087d8:	d00a      	beq.n	80087f0 <sbrk_aligned+0x34>
 80087da:	1cc4      	adds	r4, r0, #3
 80087dc:	f024 0403 	bic.w	r4, r4, #3
 80087e0:	42a0      	cmp	r0, r4
 80087e2:	d007      	beq.n	80087f4 <sbrk_aligned+0x38>
 80087e4:	1a21      	subs	r1, r4, r0
 80087e6:	4628      	mov	r0, r5
 80087e8:	f000 f87c 	bl	80088e4 <_sbrk_r>
 80087ec:	3001      	adds	r0, #1
 80087ee:	d101      	bne.n	80087f4 <sbrk_aligned+0x38>
 80087f0:	f04f 34ff 	mov.w	r4, #4294967295
 80087f4:	4620      	mov	r0, r4
 80087f6:	bd70      	pop	{r4, r5, r6, pc}
 80087f8:	200008e4 	.word	0x200008e4

080087fc <_malloc_r>:
 80087fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008800:	1ccd      	adds	r5, r1, #3
 8008802:	f025 0503 	bic.w	r5, r5, #3
 8008806:	3508      	adds	r5, #8
 8008808:	2d0c      	cmp	r5, #12
 800880a:	bf38      	it	cc
 800880c:	250c      	movcc	r5, #12
 800880e:	2d00      	cmp	r5, #0
 8008810:	4607      	mov	r7, r0
 8008812:	db01      	blt.n	8008818 <_malloc_r+0x1c>
 8008814:	42a9      	cmp	r1, r5
 8008816:	d905      	bls.n	8008824 <_malloc_r+0x28>
 8008818:	230c      	movs	r3, #12
 800881a:	603b      	str	r3, [r7, #0]
 800881c:	2600      	movs	r6, #0
 800881e:	4630      	mov	r0, r6
 8008820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008824:	4e2e      	ldr	r6, [pc, #184]	; (80088e0 <_malloc_r+0xe4>)
 8008826:	f000 f86d 	bl	8008904 <__malloc_lock>
 800882a:	6833      	ldr	r3, [r6, #0]
 800882c:	461c      	mov	r4, r3
 800882e:	bb34      	cbnz	r4, 800887e <_malloc_r+0x82>
 8008830:	4629      	mov	r1, r5
 8008832:	4638      	mov	r0, r7
 8008834:	f7ff ffc2 	bl	80087bc <sbrk_aligned>
 8008838:	1c43      	adds	r3, r0, #1
 800883a:	4604      	mov	r4, r0
 800883c:	d14d      	bne.n	80088da <_malloc_r+0xde>
 800883e:	6834      	ldr	r4, [r6, #0]
 8008840:	4626      	mov	r6, r4
 8008842:	2e00      	cmp	r6, #0
 8008844:	d140      	bne.n	80088c8 <_malloc_r+0xcc>
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	4631      	mov	r1, r6
 800884a:	4638      	mov	r0, r7
 800884c:	eb04 0803 	add.w	r8, r4, r3
 8008850:	f000 f848 	bl	80088e4 <_sbrk_r>
 8008854:	4580      	cmp	r8, r0
 8008856:	d13a      	bne.n	80088ce <_malloc_r+0xd2>
 8008858:	6821      	ldr	r1, [r4, #0]
 800885a:	3503      	adds	r5, #3
 800885c:	1a6d      	subs	r5, r5, r1
 800885e:	f025 0503 	bic.w	r5, r5, #3
 8008862:	3508      	adds	r5, #8
 8008864:	2d0c      	cmp	r5, #12
 8008866:	bf38      	it	cc
 8008868:	250c      	movcc	r5, #12
 800886a:	4629      	mov	r1, r5
 800886c:	4638      	mov	r0, r7
 800886e:	f7ff ffa5 	bl	80087bc <sbrk_aligned>
 8008872:	3001      	adds	r0, #1
 8008874:	d02b      	beq.n	80088ce <_malloc_r+0xd2>
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	442b      	add	r3, r5
 800887a:	6023      	str	r3, [r4, #0]
 800887c:	e00e      	b.n	800889c <_malloc_r+0xa0>
 800887e:	6822      	ldr	r2, [r4, #0]
 8008880:	1b52      	subs	r2, r2, r5
 8008882:	d41e      	bmi.n	80088c2 <_malloc_r+0xc6>
 8008884:	2a0b      	cmp	r2, #11
 8008886:	d916      	bls.n	80088b6 <_malloc_r+0xba>
 8008888:	1961      	adds	r1, r4, r5
 800888a:	42a3      	cmp	r3, r4
 800888c:	6025      	str	r5, [r4, #0]
 800888e:	bf18      	it	ne
 8008890:	6059      	strne	r1, [r3, #4]
 8008892:	6863      	ldr	r3, [r4, #4]
 8008894:	bf08      	it	eq
 8008896:	6031      	streq	r1, [r6, #0]
 8008898:	5162      	str	r2, [r4, r5]
 800889a:	604b      	str	r3, [r1, #4]
 800889c:	4638      	mov	r0, r7
 800889e:	f104 060b 	add.w	r6, r4, #11
 80088a2:	f000 f835 	bl	8008910 <__malloc_unlock>
 80088a6:	f026 0607 	bic.w	r6, r6, #7
 80088aa:	1d23      	adds	r3, r4, #4
 80088ac:	1af2      	subs	r2, r6, r3
 80088ae:	d0b6      	beq.n	800881e <_malloc_r+0x22>
 80088b0:	1b9b      	subs	r3, r3, r6
 80088b2:	50a3      	str	r3, [r4, r2]
 80088b4:	e7b3      	b.n	800881e <_malloc_r+0x22>
 80088b6:	6862      	ldr	r2, [r4, #4]
 80088b8:	42a3      	cmp	r3, r4
 80088ba:	bf0c      	ite	eq
 80088bc:	6032      	streq	r2, [r6, #0]
 80088be:	605a      	strne	r2, [r3, #4]
 80088c0:	e7ec      	b.n	800889c <_malloc_r+0xa0>
 80088c2:	4623      	mov	r3, r4
 80088c4:	6864      	ldr	r4, [r4, #4]
 80088c6:	e7b2      	b.n	800882e <_malloc_r+0x32>
 80088c8:	4634      	mov	r4, r6
 80088ca:	6876      	ldr	r6, [r6, #4]
 80088cc:	e7b9      	b.n	8008842 <_malloc_r+0x46>
 80088ce:	230c      	movs	r3, #12
 80088d0:	603b      	str	r3, [r7, #0]
 80088d2:	4638      	mov	r0, r7
 80088d4:	f000 f81c 	bl	8008910 <__malloc_unlock>
 80088d8:	e7a1      	b.n	800881e <_malloc_r+0x22>
 80088da:	6025      	str	r5, [r4, #0]
 80088dc:	e7de      	b.n	800889c <_malloc_r+0xa0>
 80088de:	bf00      	nop
 80088e0:	200008e0 	.word	0x200008e0

080088e4 <_sbrk_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	4d06      	ldr	r5, [pc, #24]	; (8008900 <_sbrk_r+0x1c>)
 80088e8:	2300      	movs	r3, #0
 80088ea:	4604      	mov	r4, r0
 80088ec:	4608      	mov	r0, r1
 80088ee:	602b      	str	r3, [r5, #0]
 80088f0:	f7f8 fbf0 	bl	80010d4 <_sbrk>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d102      	bne.n	80088fe <_sbrk_r+0x1a>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	b103      	cbz	r3, 80088fe <_sbrk_r+0x1a>
 80088fc:	6023      	str	r3, [r4, #0]
 80088fe:	bd38      	pop	{r3, r4, r5, pc}
 8008900:	200008e8 	.word	0x200008e8

08008904 <__malloc_lock>:
 8008904:	4801      	ldr	r0, [pc, #4]	; (800890c <__malloc_lock+0x8>)
 8008906:	f000 b809 	b.w	800891c <__retarget_lock_acquire_recursive>
 800890a:	bf00      	nop
 800890c:	200008ec 	.word	0x200008ec

08008910 <__malloc_unlock>:
 8008910:	4801      	ldr	r0, [pc, #4]	; (8008918 <__malloc_unlock+0x8>)
 8008912:	f000 b804 	b.w	800891e <__retarget_lock_release_recursive>
 8008916:	bf00      	nop
 8008918:	200008ec 	.word	0x200008ec

0800891c <__retarget_lock_acquire_recursive>:
 800891c:	4770      	bx	lr

0800891e <__retarget_lock_release_recursive>:
 800891e:	4770      	bx	lr

08008920 <_init>:
 8008920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008922:	bf00      	nop
 8008924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008926:	bc08      	pop	{r3}
 8008928:	469e      	mov	lr, r3
 800892a:	4770      	bx	lr

0800892c <_fini>:
 800892c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800892e:	bf00      	nop
 8008930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008932:	bc08      	pop	{r3}
 8008934:	469e      	mov	lr, r3
 8008936:	4770      	bx	lr
