INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/BranchControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext5
INFO: [VRFC 10-311] analyzing module Ext16
INFO: [VRFC 10-311] analyzing module Ext18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module spMUX
INFO: [VRFC 10-311] analyzing module MMUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/myALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sources_1/new/regFIle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module all_test
WARNING: [VRFC 10-3248] data object 'dataOut' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:21]
ERROR: [VRFC 10-3703] second declaration of 'dataOut' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:21]
WARNING: [VRFC 10-3248] data object 'dataOut' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:32]
ERROR: [VRFC 10-3703] second declaration of 'dataOut' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:32]
WARNING: [VRFC 10-3248] data object 'data_in1' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:35]
ERROR: [VRFC 10-3703] second declaration of 'data_in1' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:35]
WARNING: [VRFC 10-3248] data object 'data_in2' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:36]
ERROR: [VRFC 10-3703] second declaration of 'data_in2' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:36]
WARNING: [VRFC 10-3248] data object 'dataOut' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:37]
ERROR: [VRFC 10-3703] second declaration of 'dataOut' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:37]
WARNING: [VRFC 10-3248] data object 'data_in1' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:40]
ERROR: [VRFC 10-3703] second declaration of 'data_in1' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:40]
WARNING: [VRFC 10-3248] data object 'data_in2' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:41]
ERROR: [VRFC 10-3703] second declaration of 'data_in2' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:41]
WARNING: [VRFC 10-3248] data object 'dataOut' is already declared [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:43]
ERROR: [VRFC 10-3703] second declaration of 'dataOut' ignored [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:43]
ERROR: [VRFC 10-2865] module 'all_test' ignored due to previous errors [C:/Users/wty02/Desktop/CPU/single_CPU/code/project_1/project_1.srcs/sim_1/new/myALU_test.v:2]
