#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HL6DT46
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 13 10:57:23 2022
Parse module hierarchy of project 'E:/Verilog22_1/25_ddr3_rw_top/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Thu Oct 13 10:57:35 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v(line number: 24)] Analyzing module ddr_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 24)] Analyzing module ddr3_rw_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v(line number: 24)] Analyzing module led_disp (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 24)] Analyzing module ddr3_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number: 26)] Analyzing module rw_ctrl_128bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 25)] Analyzing module ddr3_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 21)] Analyzing module ddr3_ip (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_rd_fifo (library work)
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 18)] Analyzing module rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 18)] Analyzing module wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_wr_fifo (library work)
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v successfully.
I: Module "ddr3_rw_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.676s wall, 0.016s user + 0.016s system = 0.031s CPU (1.9%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 24)] Elaborating module ddr3_rw_top
I: Module instance {ddr3_rw_top} parameter value:
    APP_ADDR_MIN = 28'b0000000000000000000000000000
    APP_ADDR_MAX = 28'b0000000000000001010000000000
    BURST_LENGTH = 8'b01000000
    DATA_MAX = 28'b0000000000000001010000000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 71)] Elaborating instance u_ddr3_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 24)] Elaborating module ddr3_top
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 108)] Elaborating instance u_rw_ctrl_128bit
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number: 26)] Elaborating module rw_ctrl_128bit
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 151)] Elaborating instance u_ddr3_ip
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 21)] Elaborating module ddr3_ip
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 407)] Elaborating instance u_pll_50_400
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 247)] Elaborating instance u_pll_e1
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 488)] Elaborating instance u_ipsl_hmic_h_phy_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top} parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    PHY_TMRD = 32'b00000000000000000000000000000010
    PHY_TMOD = 32'b00000000000000000000000000000110
    PHY_TZQINIT = 32'b00000000000000000000000100000000
    PHY_TXPR = 32'b00000000000000000000000000001110
    PHY_TRP = 32'b00000000000000000000000000000011
    PHY_TRFC = 32'b00000000000000000000000000111100
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    PHY_TXS = 8'b00111110
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 178)] Elaborating instance u_ddrphy_reset_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 198)] Elaborating instance u_ddrphy_training_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 207)] Elaborating instance u_ddrphy_dll_update_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 221)] Elaborating instance u_ddrphy_update_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl} parameter value:
    DATA_WIDTH = 16BIT
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Elaborating instance u_phy_io
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_phy_io} parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    TMRD = 32'b00000000000000000000000000000010
    TMOD = 32'b00000000000000000000000000000110
    TZQINIT = 32'b00000000000000000000000100000000
    TXPR = 32'b00000000000000000000000000001110
    TRP = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000000111100
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    TXS = 8'b00111110
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 949)] Elaborating instance u_gtp_ddrphy
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1084)] Elaborating instance ioclkbuf01_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1092)] Elaborating instance ioclkbuf02_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1100)] Elaborating instance ioclkdiv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1108)] Elaborating instance dll_hmemc_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1123)] Elaborating instance I_GTP_DLL_copy
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1136)] Elaborating instance dqs0_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1173)] Elaborating instance dqs1_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1213)] Elaborating instance dqs2_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1250)] Elaborating instance dqs3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1287)] Elaborating instance dqs4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1334)] Elaborating instance iol_oddr2_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1345)] Elaborating instance iol_iodelay3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1354)] Elaborating instance iol_iddr3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1365)] Elaborating instance iol_oddr3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1377)] Elaborating instance iol_iodelay4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1386)] Elaborating instance iol_iddr4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1397)] Elaborating instance iol_oddr4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1408)] Elaborating instance iol_iodelay5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1417)] Elaborating instance iol_iddr5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1428)] Elaborating instance iol_oddr5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1440)] Elaborating instance iol_iodelay6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1449)] Elaborating instance iol_iddr6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1460)] Elaborating instance iol_oddr6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1471)] Elaborating instance iol_iodelay7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1480)] Elaborating instance iol_iddr7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1491)] Elaborating instance iol_oddr7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1504)] Elaborating instance iol_oddr9_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1516)] Elaborating instance iol_iodelay10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1525)] Elaborating instance iol_iddr10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1536)] Elaborating instance iol_oddr10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1547)] Elaborating instance iol_iodelay11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1556)] Elaborating instance iol_iddr11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1567)] Elaborating instance iol_oddr11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1579)] Elaborating instance iol_iodelay12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1588)] Elaborating instance iol_iddr12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1599)] Elaborating instance iol_oddr12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1611)] Elaborating instance iol_oddr17_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1623)] Elaborating instance iol_oddr18_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1634)] Elaborating instance iol_oddr19_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1646)] Elaborating instance iol_oddr20_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1657)] Elaborating instance iol_oddr21_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1668)] Elaborating instance iol_oddr22_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1679)] Elaborating instance iol_oddr23_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1691)] Elaborating instance iol_oddr24_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1702)] Elaborating instance iol_oddr25_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1715)] Elaborating instance iol_iodelay27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1724)] Elaborating instance iol_iddr27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1735)] Elaborating instance iol_oddr27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1747)] Elaborating instance iol_iodelay28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1756)] Elaborating instance iol_iddr28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1767)] Elaborating instance iol_oddr28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1778)] Elaborating instance iol_iodelay29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1787)] Elaborating instance iol_iddr29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1798)] Elaborating instance iol_oddr29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1811)] Elaborating instance iol_oddr31_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1823)] Elaborating instance iol_iodelay32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1832)] Elaborating instance iol_iddr32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1843)] Elaborating instance iol_oddr32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1854)] Elaborating instance iol_iodelay33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1863)] Elaborating instance iol_iddr33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1874)] Elaborating instance iol_oddr33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1886)] Elaborating instance iol_iodelay34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1895)] Elaborating instance iol_iddr34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1906)] Elaborating instance iol_oddr34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1917)] Elaborating instance iol_iodelay35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1926)] Elaborating instance iol_iddr35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1937)] Elaborating instance iol_oddr35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1949)] Elaborating instance iol_iodelay36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1958)] Elaborating instance iol_iddr36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1969)] Elaborating instance iol_oddr36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1980)] Elaborating instance iol_oddr37_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1995)] Elaborating instance iol_oddr40_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2008)] Elaborating instance iol_oddr41_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2022)] Elaborating instance iol_oddr42_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2033)] Elaborating instance iol_oddr43_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2047)] Elaborating instance iol_oddr44_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2058)] Elaborating instance iol_oddr45_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2070)] Elaborating instance iol_oddr46_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2080)] Elaborating instance iol_oddr47_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2092)] Elaborating instance iol_oddr48_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2103)] Elaborating instance iol_oddr49_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2116)] Elaborating instance iol_oddr51_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2128)] Elaborating instance iol_oddr52_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2142)] Elaborating instance iol_oddr55_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2154)] Elaborating instance iol_oddr56_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2164)] Elaborating instance iol_oddr57_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2176)] Elaborating instance iol_oddr58_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2189)] Elaborating instance iol_oddr59_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2200)] Elaborating instance iob_00_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2205)] Elaborating instance iob_01_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2210)] Elaborating instance iob_02_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2216)] Elaborating instance iob_03_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2223)] Elaborating instance iob_04_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2230)] Elaborating instance iob_05_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2237)] Elaborating instance iob_06_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2244)] Elaborating instance iob_07_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2261)] Elaborating instance iob_08_09_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2271)] Elaborating instance iob_10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2279)] Elaborating instance iob_11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2287)] Elaborating instance iob_12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2295)] Elaborating instance iob_16_17_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2303)] Elaborating instance iob_18_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2310)] Elaborating instance iob_19_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2317)] Elaborating instance iob_20_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2324)] Elaborating instance iob_21_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2331)] Elaborating instance iob_22_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2338)] Elaborating instance iob_23_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2345)] Elaborating instance iob_24_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2352)] Elaborating instance iob_25_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2359)] Elaborating instance iob_27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2367)] Elaborating instance iob_28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2375)] Elaborating instance iob_29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2392)] Elaborating instance iob_30_31_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2403)] Elaborating instance iob_32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2411)] Elaborating instance iob_33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2419)] Elaborating instance iob_34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2427)] Elaborating instance iob_35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2435)] Elaborating instance iob_36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2443)] Elaborating instance iob_37_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2450)] Elaborating instance iob_38_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2456)] Elaborating instance iob_39_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2462)] Elaborating instance iob_40_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2469)] Elaborating instance iob_41_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2476)] Elaborating instance iob_42_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2483)] Elaborating instance iob_43_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2490)] Elaborating instance iob_44_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2497)] Elaborating instance iob_45_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2504)] Elaborating instance iob_46_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2511)] Elaborating instance iob_47_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2518)] Elaborating instance iob_48_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2525)] Elaborating instance iob_49_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2532)] Elaborating instance iob_50_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2539)] Elaborating instance iob_51_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2546)] Elaborating instance iob_52_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2553)] Elaborating instance iob_55_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2560)] Elaborating instance iob_56_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2567)] Elaborating instance iob_57_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2574)] Elaborating instance iob_58_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2581)] Elaborating instance iob_59_dut
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_phy_io
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Elaborating instance u_ipsl_hmic_h_ddrc_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 323)] Elaborating instance u_ddrc_reset_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 214)] Elaborating instance u_ddrc_apb_reset
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 351)] Elaborating instance u_gdp_ddrc
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin aclk_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlen_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awsize_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awburst_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlock_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wdata_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wlast_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin bready_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin araddr_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlen_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arsize_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arburst_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlock_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin rready_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 154)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 183)] Width mismatch between port areset_0 and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 185)] Width mismatch between port awid_0 and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 204)] Width mismatch between port arid_0 and signal bound to it for instantiated module ddr3_ip
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 226)] Elaborating instance u_ddr3_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 25)] Elaborating module ddr3_fifo_ctrl
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 42)] Elaborating instance u_rd_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 18)] Elaborating module rd_fifo
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_rd_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_rd_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_rd_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 677)] Case condition never applies
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[2] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[3] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[20] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[21] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[38] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[39] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[56] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[57] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[74] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[75] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[92] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[93] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[110] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[111] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[128] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[129] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 59)] Elaborating instance u_wr_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 18)] Elaborating module wr_fifo
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_wr_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_wr_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_wr_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 680)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 680)] Case condition never applies
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[2] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[3] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[20] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[21] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[38] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[39] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[56] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[57] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[74] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[75] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[92] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[93] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[110] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[111] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[128] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[129] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 110)] Elaborating instance u_ddr_test
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v(line number: 24)] Elaborating module ddr_test
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 123)] Elaborating instance u_led_disp
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v(line number: 24)] Elaborating module led_disp
Executing : rtl-elaborate successfully. Time elapsed: 0.113s wall, 0.109s user + 0.016s system = 0.125s CPU (110.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.052s wall, 0.047s user + 0.000s system = 0.047s CPU (91.0%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
Executing : rtl-infer successfully. Time elapsed: 0.603s wall, 0.391s user + 0.203s system = 0.594s CPU (98.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (179.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.068s wall, 0.062s user + 0.000s system = 0.062s CPU (91.3%)

Start FSM inference.
I: FSM state_cnt_fsm[3:0] inferred.
FSM state_cnt_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N40 N133 N203 N271 N279 axi_rlast init_start 
S0(0001)-->S1(0010): xxxxxx1
S1(0010)-->S1(0010): xxx00xx
S1(0010)-->S2(0011): xxx1xxx
S1(0010)-->S4(0101): xxx01xx
S2(0011)-->S2(0011): 0xxxxxx
S2(0011)-->S3(0100): 1xxxxxx
S1(0010)-->S2(0011): 0xx1xxx
S2(0011)-->S2(0011): 0xx1xxx
S3(0100)-->S1(0010): x1xxxxx
S3(0100)-->S3(0100): x0xxxxx
S4(0101)-->S4(0101): xx0xxxx
S4(0101)-->S5(0110): xx1xxxx
S5(0110)-->S1(0010): xxxxx1x
S5(0110)-->S5(0110): xxxxx0x
S3(0100)-->S1(0010): x1xxx1x
S5(0110)-->S1(0010): x1xxx1x
S0(0001)-->S0(0001): xxxxxx0

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N260 N275 cnt[3:1] dll_update_ack_rst_ctrl_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S3(0011): xxxxxx1
S3(0011)-->S4(0100): x1xxxxx
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S6(0110): xxxxx0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xx1xxxx
S8(1000)-->S9(1001): xxxx1xx
S9(1001)-->S10(1010): xxx1xxx
S10(1010)-->S7(0111): 1xxxxxx
S10(1010)-->S0(0000): xxxxxx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N104 cnt update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM ddrphy_update_type_fsm[1:0] inferred.
FSM ddrphy_update_type_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N440 N448 N450 manual_update 
S0(00)-->S0(00): x1xx
S1(01)-->S0(00): x1xx
S2(10)-->S0(00): x1xx
S0(00)-->S0(00): xx11
S1(01)-->S0(00): xx11
S2(10)-->S0(00): xx11
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): 1xxx
S2(10)-->S1(01): 1xxx
S0(00)-->S2(10): xx10
S1(01)-->S2(10): xx10
S2(10)-->S2(10): xx10

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: ddrphy_update_done 
S0(00)-->S1(10): x
S1(10)-->S0(00): 1
S0(00)-->S1(10): 0
S1(10)-->S1(10): 0

W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.047s wall, 0.031s user + 0.016s system = 0.047s CPU (99.5%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N842 (bmsPMUX).
I: Constant propagation done on N848 (bmsPMUX).
I: Constant propagation done on N854 (bmsPMUX).
I: Constant propagation done on N860 (bmsPMUX).
I: Constant propagation done on N866 (bmsPMUX).
I: Constant propagation done on N872 (bmsPMUX).
I: Constant propagation done on N878 (bmsPMUX).
I: Constant propagation done on N884 (bmsPMUX).
I: Constant propagation done on N890 (bmsPMUX).
I: Constant propagation done on N896 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.130s wall, 0.141s user + 0.000s system = 0.141s CPU (108.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Oct 13 10:57:39 2022
Action compile: Peak memory pool usage is 158 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Oct 13 10:57:40 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Constraint check end.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_div' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Start pre-mapping.
I: Removed bmsSUB inst N60 that is redundant to N29
I: Removed bmsSUB inst N225 that is redundant to N192
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'state_cnt_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number:255)] The user initial state for regs on FSM state_cnt_fsm[3:0] is 0001 and be encoded 000001.
I: Encoding table of FSM 'state_cnt_fsm[3:0]':
I: from  u_ddr3_top/u_rw_ctrl_128bit/state_cnt[3] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[2] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[1] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[0]
I: to  u_ddr3_top/u_rw_ctrl_128bit/state_cnt_5 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_4 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_3 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_2 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_1 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_0
I: 0001 => 000001
I: 0010 => 000010
I: 0011 => 000100
I: 0100 => 001000
I: 0101 => 010000
I: 0110 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number:55)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number:77)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:374)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
I: Encoding type of FSM 'ddrphy_update_type_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:398)] The user initial state for regs on FSM ddrphy_update_type_fsm[1:0] is 10 and be encoded 100.
I: Encoding table of FSM 'ddrphy_update_type_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_h[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_l[1:0] at 1 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.163s wall, 0.156s user + 0.000s system = 0.156s CPU (95.8%)

Start mod-gen.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rd_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N192 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N29
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N184 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N21
I: Removed bmsWIDEMUX inst u_ddr3_top/u_rw_ctrl_128bit/N1027 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N527
I: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awlen[7:0] that is redundant to u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0]
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 7 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.395s wall, 0.391s user + 0.000s system = 0.391s CPU (98.8%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[8] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[9] that is stuck at constant 0.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 15 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.439s wall, 0.422s user + 0.016s system = 0.438s CPU (99.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[9] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.095s wall, 0.109s user + 0.000s system = 0.109s CPU (114.9%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.397s wall, 0.328s user + 0.062s system = 0.391s CPU (98.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.125s wall, 0.125s user + 0.000s system = 0.125s CPU (99.8%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.305s wall, 0.297s user + 0.000s system = 0.297s CPU (97.2%)

W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1
W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1

Cell Usage:
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF_C                   276 uses
GTP_DFF_CE                  301 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                    6 uses
GTP_DLL                       2 uses
GTP_DRM18K                   16 uses
GTP_GRS                       1 use
GTP_INV                      53 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                      6 uses
GTP_LUT2                    103 uses
GTP_LUT3                     85 uses
GTP_LUT4                     60 uses
GTP_LUT5                    164 uses
GTP_LUT5CARRY               379 uses
GTP_LUT5M                     3 uses
GTP_OSERDES                  46 uses
GTP_PLL_E1                    1 use
GTP_ROM128X1                 30 uses
GTP_ROM32X1                   5 uses
GTP_ROM64X1                   6 uses

I/O ports: 55
GTP_INBUF                   2 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 937 of 17536 (5.34%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 937
Total Registers: 592 of 26304 (2.25%)
Total Latches: 0

DRM18K:
Total DRM18K = 16.0 of 48 (33.33%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 58 of 240 (24.17%)


Overview of Control Sets:

Number of unique control sets : 40

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 9        | 0                 9
  [4, 6)      | 5        | 0                 5
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 5        | 0                 5
  [10, 12)    | 5        | 0                 5
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 2        | 0                 2
  [16, Inf)   | 10       | 0                 10
--------------------------------------------------------------
  The maximum fanout: 78
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                285
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                307
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ddr3_rw_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ddr3_rw_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_error' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Thu Oct 13 10:57:45 2022
Action synthesize: Peak memory pool usage is 271 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Oct 13 10:57:45 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'ddr3_rw_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/axi_clk in design, driver pin CLKOUT2(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/u_ddr3_ip/pll_pclk in design, driver pin CLKOUT1(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ddr_test/N10_1_1/gateop, insts:27.
I: Infer CARRY group, base inst: u_ddr_test/N45_1_1/gateop, insts:27.
I: Infer CARRY group, base inst: u_ddr_test/N63.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_led_disp/N11_1_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N46_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N97.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N113_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N141_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N209_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N23_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N21_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_6.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_7.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_8.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.27 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 592      | 26304         | 3                  
| LUT                   | 937      | 17536         | 6                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 2        | 6             | 34                 
| DQSL                  | 5        | 18            | 28                 
| DRM                   | 16       | 48            | 34                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 58       | 240           | 25                 
| IOCKDIV               | 1        | 12            | 9                  
| IOCKGATE              | 2        | 12            | 17                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 20            | 15                 
| HMEMC                 | 1        | 2             | 50                 
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'ddr3_rw_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Verilog22_1/25_ddr3_rw_top/prj/device_map/ddr3_rw_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Thu Oct 13 10:57:49 2022
Action dev_map: Peak memory pool usage is 234 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Oct 13 10:57:50 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE successfully
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
The driver sys_clk_ibuf/opit_1 of pin CLKIN1 of PLL u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll fixs in IOL_7_298, and PLL fixs in PLL_82_71, it is incompatible.
C: Place-2039: The placement site of sys_clk_ibuf/opit_1 and u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll is incompatible.
Phase 1.1 1st GP placement started.
Design Utilization : 6%.
Wirelength after clock region global placement is 28262.
1st GP placement takes 1.36 sec.

Phase 1.2 Clock placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_106.
Clock placement takes 0.06 sec.

Pre global placement takes 2.16 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_ddr_init_done_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst led_error_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_106.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
I: The IO driver of u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -1718.
	4 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
2nd GP placement takes 1.00 sec.

Wirelength after global placement is 27610.
Global placement takes 1.03 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 28156.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -1718.
	4 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
3rd GP placement takes 0.92 sec.

Wirelength after post global placement is 27248.
Post global placement takes 0.92 sec.

Phase 4 Legalization started.
The average distance in LP is 0.989510.
Wirelength after legalization is 28076.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1606.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 28076.
Phase 5.2 DP placement started.
Legalized cost 1606.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.05 sec.

Wirelength after detailed placement is 28076.
Timing-driven detailed placement takes 0.14 sec.

Worst slack is 1606, TNS after placement is 0.
Placement done.
Total placement takes 4.80 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 0.53 sec.
Worst slack is 1606, TNS before global route is 0.
Processing design graph takes 0.14 sec.
Total memory for routing:
	48.017380 M.
Total nets for routing : 2445.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 57 nets, it takes 0.02 sec.
Unrouted nets 145 at the end of iteration 0.
Unrouted nets 121 at the end of iteration 1.
Unrouted nets 77 at the end of iteration 2.
Unrouted nets 44 at the end of iteration 3.
Unrouted nets 36 at the end of iteration 4.
Unrouted nets 17 at the end of iteration 5.
Unrouted nets 16 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 2 processed 253 nets, it takes 0.38 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 5 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 396 nets, it takes 0.06 sec.
Global routing takes 0.45 sec.
Total 2550 subnets.
    forward max bucket size 246 , backward 204.
        Unrouted nets 1153 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.312500 sec.
    forward max bucket size 381 , backward 203.
        Unrouted nets 951 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.281250 sec.
    forward max bucket size 351 , backward 174.
        Unrouted nets 761 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.234375 sec.
    forward max bucket size 426 , backward 184.
        Unrouted nets 606 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.234375 sec.
    forward max bucket size 439 , backward 427.
        Unrouted nets 515 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.171875 sec.
    forward max bucket size 571 , backward 860.
        Unrouted nets 411 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.156250 sec.
    forward max bucket size 515 , backward 629.
        Unrouted nets 301 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.125000 sec.
    forward max bucket size 673 , backward 668.
        Unrouted nets 208 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.093750 sec.
    forward max bucket size 548 , backward 331.
        Unrouted nets 172 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.093750 sec.
    forward max bucket size 764 , backward 301.
        Unrouted nets 138 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.046875 sec.
    forward max bucket size 565 , backward 324.
        Unrouted nets 94 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.031250 sec.
    forward max bucket size 514 , backward 308.
        Unrouted nets 59 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.031250 sec.
    forward max bucket size 470 , backward 338.
        Unrouted nets 56 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 466 , backward 190.
        Unrouted nets 44 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 497 , backward 239.
        Unrouted nets 46 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 590 , backward 198.
        Unrouted nets 38 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 569 , backward 338.
        Unrouted nets 38 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 559 , backward 165.
        Unrouted nets 36 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 589 , backward 393.
        Unrouted nets 41 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.031250 sec.
    forward max bucket size 434 , backward 99.
        Unrouted nets 41 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.031250 sec.
    forward max bucket size 665 , backward 124.
        Unrouted nets 38 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 612 , backward 395.
        Unrouted nets 46 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 535 , backward 371.
        Unrouted nets 46 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
    forward max bucket size 586 , backward 208.
        Unrouted nets 36 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 642 , backward 277.
        Unrouted nets 33 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 397 , backward 165.
        Unrouted nets 31 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 518 , backward 259.
        Unrouted nets 26 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 395 , backward 274.
        Unrouted nets 25 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 782 , backward 420.
        Unrouted nets 27 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.015625 sec.
    forward max bucket size 658 , backward 273.
        Unrouted nets 9 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 419 , backward 88.
        Unrouted nets 6 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 623 , backward 68.
        Unrouted nets 7 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015625 sec.
    forward max bucket size 428 , backward 70.
        Unrouted nets 11 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 657 , backward 184.
        Unrouted nets 9 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 301 , backward 35.
        Unrouted nets 7 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 404 , backward 43.
        Unrouted nets 11 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 281 , backward 96.
        Unrouted nets 11 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 272 , backward 82.
        Unrouted nets 7 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 262 , backward 81.
        Unrouted nets 8 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 349 , backward 150.
        Unrouted nets 11 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.015625 sec.
    forward max bucket size 391 , backward 146.
        Unrouted nets 17 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 422 , backward 229.
        Unrouted nets 25 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 308 , backward 139.
        Unrouted nets 23 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 900 , backward 284.
        Unrouted nets 25 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 416 , backward 192.
        Unrouted nets 24 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 348 , backward 185.
        Unrouted nets 21 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.015625 sec.
    forward max bucket size 403 , backward 283.
        Unrouted nets 16 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 590 , backward 219.
        Unrouted nets 9 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 441 , backward 129.
        Unrouted nets 16 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.015625 sec.
    forward max bucket size 389 , backward 636.
        Unrouted nets 17 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 346 , backward 499.
        Unrouted nets 22 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 344 , backward 396.
        Unrouted nets 14 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.015625 sec.
    forward max bucket size 731 , backward 541.
        Unrouted nets 27 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.031250 sec.
    forward max bucket size 592 , backward 255.
        Unrouted nets 22 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015625 sec.
    forward max bucket size 483 , backward 211.
        Unrouted nets 23 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.015625 sec.
    forward max bucket size 449 , backward 83.
        Unrouted nets 17 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 422 , backward 255.
        Unrouted nets 12 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.015625 sec.
    forward max bucket size 421 , backward 199.
        Unrouted nets 13 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.031250 sec.
    forward max bucket size 215 , backward 132.
        Unrouted nets 4 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.015625 sec.
    forward max bucket size 214 , backward 80.
        Unrouted nets 4 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 264 , backward 108.
        Unrouted nets 6 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 845 , backward 702.
        Unrouted nets 5 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.015625 sec.
    forward max bucket size 313 , backward 51.
        Unrouted nets 2 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 38 , backward 63.
        Unrouted nets 2 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 43 , backward 63.
        Unrouted nets 0 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
Detailed routing takes 64 iterations
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_wlast/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:WLAST_0 is routed by SRB.
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:ARVALID_0 is routed by SRB.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 2.50 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.17 sec.
Hold violation fix iter 0 takes 2.86 sec, total_step_forward 647197.
Incremental timing analysis takes 0.12 sec.
Hold violation fix iter 1 takes 0.52 sec, total_step_forward 123701.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 2 takes 0.50 sec, total_step_forward 120799.
Incremental timing analysis takes 0.12 sec.
Hold violation fix iter 3 takes 0.50 sec, total_step_forward 120811.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 4 takes 0.50 sec, total_step_forward 121385.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 5 takes 0.50 sec, total_step_forward 120939.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 6.39 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.12 sec.
Used SRB routing arc is 17926.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 10.36 sec.
W: Timing-4105: The worst slack of endpoint u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D of clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred is -1306ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 1 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 260      | 3274          | 8                  
|   FF                     | 457      | 19644         | 3                  
|   LUT                    | 761      | 13096         | 6                  
|   LUT-FF pairs           | 141      | 13096         | 2                  
| Use of CLMS              | 81       | 1110          | 8                  
|   FF                     | 135      | 6660          | 3                  
|   LUT                    | 225      | 4440          | 6                  
|   LUT-FF pairs           | 43       | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 2        | 6             | 34                 
| Use of DQSL              | 5        | 18            | 28                 
| Use of DRM               | 16       | 48            | 34                 
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 1        | 2             | 50                 
| Use of IO                | 58       | 240           | 25                 
|   IOBD                   | 29       | 120           | 25                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 29       | 114           | 26                 
| Use of IOCKDIV           | 1        | 12            | 9                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 2        | 12            | 17                 
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 58       | 240           | 25                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 20            | 15                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:10s)
Design 'ddr3_rw_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:20s)
Action pnr: Real time elapsed is 0h:0m:23s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Thu Oct 13 10:58:12 2022
Action pnr: Peak memory pool usage is 635 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Oct 13 10:58:12 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_error' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Thu Oct 13 10:58:18 2022
Action report_timing: Peak memory pool usage is 655 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Oct 13 10:58:18 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.281250 sec.
Generating architecture configuration.
The bitstream file is "E:/Verilog22_1/25_ddr3_rw_top/prj/generate_bitstream/ddr3_rw_top.sbit"
Generate programming file takes 3.031250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:8s
Action gen_bit_stream: CPU time elapsed is 0h:0m:5s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:5s
Current time: Thu Oct 13 10:58:25 2022
Action gen_bit_stream: Peak memory pool usage is 354 MB
Process "Generate Bitstream" done.
Parse module hierarchy of project 'E:/Verilog22_1/25_ddr3_rw_top/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v". 


Process "Compile" started.
Current time: Thu Oct 13 10:59:29 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v(line number: 24)] Analyzing module ddr_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 24)] Analyzing module ddr3_rw_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v(line number: 24)] Analyzing module led_disp (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 24)] Analyzing module ddr3_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number: 26)] Analyzing module rw_ctrl_128bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 25)] Analyzing module ddr3_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 21)] Analyzing module ddr3_ip (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_rd_fifo (library work)
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 18)] Analyzing module rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 18)] Analyzing module wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_wr_fifo (library work)
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v successfully.
I: Module "ddr3_rw_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.692s wall, 0.016s user + 0.016s system = 0.031s CPU (1.8%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 24)] Elaborating module ddr3_rw_top
I: Module instance {ddr3_rw_top} parameter value:
    APP_ADDR_MIN = 28'b0000000000000000000000000000
    APP_ADDR_MAX = 28'b0000000000000001010000000000
    BURST_LENGTH = 8'b01000000
    DATA_MAX = 28'b0000000000000001010000000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 71)] Elaborating instance u_ddr3_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 24)] Elaborating module ddr3_top
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 108)] Elaborating instance u_rw_ctrl_128bit
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number: 26)] Elaborating module rw_ctrl_128bit
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 151)] Elaborating instance u_ddr3_ip
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 21)] Elaborating module ddr3_ip
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 407)] Elaborating instance u_pll_50_400
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 247)] Elaborating instance u_pll_e1
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 488)] Elaborating instance u_ipsl_hmic_h_phy_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top} parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    PHY_TMRD = 32'b00000000000000000000000000000010
    PHY_TMOD = 32'b00000000000000000000000000000110
    PHY_TZQINIT = 32'b00000000000000000000000100000000
    PHY_TXPR = 32'b00000000000000000000000000001110
    PHY_TRP = 32'b00000000000000000000000000000011
    PHY_TRFC = 32'b00000000000000000000000000111100
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    PHY_TXS = 8'b00111110
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 178)] Elaborating instance u_ddrphy_reset_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 198)] Elaborating instance u_ddrphy_training_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 207)] Elaborating instance u_ddrphy_dll_update_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 221)] Elaborating instance u_ddrphy_update_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl} parameter value:
    DATA_WIDTH = 16BIT
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Elaborating instance u_phy_io
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_phy_io} parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    TMRD = 32'b00000000000000000000000000000010
    TMOD = 32'b00000000000000000000000000000110
    TZQINIT = 32'b00000000000000000000000100000000
    TXPR = 32'b00000000000000000000000000001110
    TRP = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000000111100
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    TXS = 8'b00111110
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 949)] Elaborating instance u_gtp_ddrphy
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1084)] Elaborating instance ioclkbuf01_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1092)] Elaborating instance ioclkbuf02_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1100)] Elaborating instance ioclkdiv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1108)] Elaborating instance dll_hmemc_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1123)] Elaborating instance I_GTP_DLL_copy
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1136)] Elaborating instance dqs0_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1173)] Elaborating instance dqs1_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1213)] Elaborating instance dqs2_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1250)] Elaborating instance dqs3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1287)] Elaborating instance dqs4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1334)] Elaborating instance iol_oddr2_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1345)] Elaborating instance iol_iodelay3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1354)] Elaborating instance iol_iddr3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1365)] Elaborating instance iol_oddr3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1377)] Elaborating instance iol_iodelay4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1386)] Elaborating instance iol_iddr4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1397)] Elaborating instance iol_oddr4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1408)] Elaborating instance iol_iodelay5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1417)] Elaborating instance iol_iddr5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1428)] Elaborating instance iol_oddr5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1440)] Elaborating instance iol_iodelay6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1449)] Elaborating instance iol_iddr6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1460)] Elaborating instance iol_oddr6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1471)] Elaborating instance iol_iodelay7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1480)] Elaborating instance iol_iddr7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1491)] Elaborating instance iol_oddr7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1504)] Elaborating instance iol_oddr9_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1516)] Elaborating instance iol_iodelay10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1525)] Elaborating instance iol_iddr10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1536)] Elaborating instance iol_oddr10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1547)] Elaborating instance iol_iodelay11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1556)] Elaborating instance iol_iddr11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1567)] Elaborating instance iol_oddr11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1579)] Elaborating instance iol_iodelay12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1588)] Elaborating instance iol_iddr12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1599)] Elaborating instance iol_oddr12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1611)] Elaborating instance iol_oddr17_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1623)] Elaborating instance iol_oddr18_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1634)] Elaborating instance iol_oddr19_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1646)] Elaborating instance iol_oddr20_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1657)] Elaborating instance iol_oddr21_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1668)] Elaborating instance iol_oddr22_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1679)] Elaborating instance iol_oddr23_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1691)] Elaborating instance iol_oddr24_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1702)] Elaborating instance iol_oddr25_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1715)] Elaborating instance iol_iodelay27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1724)] Elaborating instance iol_iddr27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1735)] Elaborating instance iol_oddr27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1747)] Elaborating instance iol_iodelay28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1756)] Elaborating instance iol_iddr28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1767)] Elaborating instance iol_oddr28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1778)] Elaborating instance iol_iodelay29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1787)] Elaborating instance iol_iddr29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1798)] Elaborating instance iol_oddr29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1811)] Elaborating instance iol_oddr31_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1823)] Elaborating instance iol_iodelay32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1832)] Elaborating instance iol_iddr32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1843)] Elaborating instance iol_oddr32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1854)] Elaborating instance iol_iodelay33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1863)] Elaborating instance iol_iddr33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1874)] Elaborating instance iol_oddr33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1886)] Elaborating instance iol_iodelay34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1895)] Elaborating instance iol_iddr34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1906)] Elaborating instance iol_oddr34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1917)] Elaborating instance iol_iodelay35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1926)] Elaborating instance iol_iddr35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1937)] Elaborating instance iol_oddr35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1949)] Elaborating instance iol_iodelay36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1958)] Elaborating instance iol_iddr36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1969)] Elaborating instance iol_oddr36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1980)] Elaborating instance iol_oddr37_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1995)] Elaborating instance iol_oddr40_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2008)] Elaborating instance iol_oddr41_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2022)] Elaborating instance iol_oddr42_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2033)] Elaborating instance iol_oddr43_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2047)] Elaborating instance iol_oddr44_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2058)] Elaborating instance iol_oddr45_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2070)] Elaborating instance iol_oddr46_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2080)] Elaborating instance iol_oddr47_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2092)] Elaborating instance iol_oddr48_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2103)] Elaborating instance iol_oddr49_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2116)] Elaborating instance iol_oddr51_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2128)] Elaborating instance iol_oddr52_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2142)] Elaborating instance iol_oddr55_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2154)] Elaborating instance iol_oddr56_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2164)] Elaborating instance iol_oddr57_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2176)] Elaborating instance iol_oddr58_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2189)] Elaborating instance iol_oddr59_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2200)] Elaborating instance iob_00_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2205)] Elaborating instance iob_01_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2210)] Elaborating instance iob_02_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2216)] Elaborating instance iob_03_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2223)] Elaborating instance iob_04_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2230)] Elaborating instance iob_05_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2237)] Elaborating instance iob_06_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2244)] Elaborating instance iob_07_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2261)] Elaborating instance iob_08_09_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2271)] Elaborating instance iob_10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2279)] Elaborating instance iob_11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2287)] Elaborating instance iob_12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2295)] Elaborating instance iob_16_17_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2303)] Elaborating instance iob_18_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2310)] Elaborating instance iob_19_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2317)] Elaborating instance iob_20_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2324)] Elaborating instance iob_21_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2331)] Elaborating instance iob_22_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2338)] Elaborating instance iob_23_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2345)] Elaborating instance iob_24_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2352)] Elaborating instance iob_25_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2359)] Elaborating instance iob_27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2367)] Elaborating instance iob_28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2375)] Elaborating instance iob_29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2392)] Elaborating instance iob_30_31_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2403)] Elaborating instance iob_32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2411)] Elaborating instance iob_33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2419)] Elaborating instance iob_34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2427)] Elaborating instance iob_35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2435)] Elaborating instance iob_36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2443)] Elaborating instance iob_37_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2450)] Elaborating instance iob_38_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2456)] Elaborating instance iob_39_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2462)] Elaborating instance iob_40_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2469)] Elaborating instance iob_41_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2476)] Elaborating instance iob_42_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2483)] Elaborating instance iob_43_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2490)] Elaborating instance iob_44_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2497)] Elaborating instance iob_45_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2504)] Elaborating instance iob_46_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2511)] Elaborating instance iob_47_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2518)] Elaborating instance iob_48_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2525)] Elaborating instance iob_49_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2532)] Elaborating instance iob_50_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2539)] Elaborating instance iob_51_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2546)] Elaborating instance iob_52_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2553)] Elaborating instance iob_55_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2560)] Elaborating instance iob_56_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2567)] Elaborating instance iob_57_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2574)] Elaborating instance iob_58_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2581)] Elaborating instance iob_59_dut
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_phy_io
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Elaborating instance u_ipsl_hmic_h_ddrc_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 323)] Elaborating instance u_ddrc_reset_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 214)] Elaborating instance u_ddrc_apb_reset
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 351)] Elaborating instance u_gdp_ddrc
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin aclk_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlen_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awsize_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awburst_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlock_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wdata_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wlast_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin bready_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin araddr_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlen_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arsize_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arburst_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlock_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin rready_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 154)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 183)] Width mismatch between port areset_0 and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 185)] Width mismatch between port awid_0 and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 204)] Width mismatch between port arid_0 and signal bound to it for instantiated module ddr3_ip
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 226)] Elaborating instance u_ddr3_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 25)] Elaborating module ddr3_fifo_ctrl
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 42)] Elaborating instance u_rd_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 18)] Elaborating module rd_fifo
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_rd_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_rd_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_rd_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 677)] Case condition never applies
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[2] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[3] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[20] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[21] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[38] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[39] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[56] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[57] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[74] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[75] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[92] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[93] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[110] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[111] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[128] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[129] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 59)] Elaborating instance u_wr_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 18)] Elaborating module wr_fifo
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_wr_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_wr_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_wr_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 680)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 680)] Case condition never applies
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[2] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[3] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[20] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[21] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[38] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[39] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[56] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[57] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[74] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[75] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[92] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[93] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[110] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[111] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[128] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[129] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 110)] Elaborating instance u_ddr_test
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v(line number: 24)] Elaborating module ddr_test
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 123)] Elaborating instance u_led_disp
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v(line number: 24)] Elaborating module led_disp
Executing : rtl-elaborate successfully. Time elapsed: 0.113s wall, 0.109s user + 0.016s system = 0.125s CPU (110.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.051s wall, 0.047s user + 0.000s system = 0.047s CPU (91.6%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
Executing : rtl-infer successfully. Time elapsed: 0.614s wall, 0.297s user + 0.312s system = 0.609s CPU (99.3%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (182.8%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.067s wall, 0.062s user + 0.000s system = 0.062s CPU (93.2%)

Start FSM inference.
I: FSM state_cnt_fsm[3:0] inferred.
FSM state_cnt_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N40 N133 N203 N271 N279 axi_rlast init_start 
S0(0001)-->S1(0010): xxxxxx1
S1(0010)-->S1(0010): xxx00xx
S1(0010)-->S2(0011): xxx1xxx
S1(0010)-->S4(0101): xxx01xx
S2(0011)-->S2(0011): 0xxxxxx
S2(0011)-->S3(0100): 1xxxxxx
S1(0010)-->S2(0011): 0xx1xxx
S2(0011)-->S2(0011): 0xx1xxx
S3(0100)-->S1(0010): x1xxxxx
S3(0100)-->S3(0100): x0xxxxx
S4(0101)-->S4(0101): xx0xxxx
S4(0101)-->S5(0110): xx1xxxx
S5(0110)-->S1(0010): xxxxx1x
S5(0110)-->S5(0110): xxxxx0x
S3(0100)-->S1(0010): x1xxx1x
S5(0110)-->S1(0010): x1xxx1x
S0(0001)-->S0(0001): xxxxxx0

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N260 N275 cnt[3:1] dll_update_ack_rst_ctrl_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S3(0011): xxxxxx1
S3(0011)-->S4(0100): x1xxxxx
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S6(0110): xxxxx0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xx1xxxx
S8(1000)-->S9(1001): xxxx1xx
S9(1001)-->S10(1010): xxx1xxx
S10(1010)-->S7(0111): 1xxxxxx
S10(1010)-->S0(0000): xxxxxx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N104 cnt update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM ddrphy_update_type_fsm[1:0] inferred.
FSM ddrphy_update_type_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N440 N448 N450 manual_update 
S0(00)-->S0(00): x1xx
S1(01)-->S0(00): x1xx
S2(10)-->S0(00): x1xx
S0(00)-->S0(00): xx11
S1(01)-->S0(00): xx11
S2(10)-->S0(00): xx11
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): 1xxx
S2(10)-->S1(01): 1xxx
S0(00)-->S2(10): xx10
S1(01)-->S2(10): xx10
S2(10)-->S2(10): xx10

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: ddrphy_update_done 
S0(00)-->S1(10): x
S1(10)-->S0(00): 1
S0(00)-->S1(10): 0
S1(10)-->S1(10): 0

W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.047s wall, 0.031s user + 0.016s system = 0.047s CPU (100.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N842 (bmsPMUX).
I: Constant propagation done on N848 (bmsPMUX).
I: Constant propagation done on N854 (bmsPMUX).
I: Constant propagation done on N860 (bmsPMUX).
I: Constant propagation done on N866 (bmsPMUX).
I: Constant propagation done on N872 (bmsPMUX).
I: Constant propagation done on N878 (bmsPMUX).
I: Constant propagation done on N884 (bmsPMUX).
I: Constant propagation done on N890 (bmsPMUX).
I: Constant propagation done on N896 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.128s wall, 0.125s user + 0.000s system = 0.125s CPU (98.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Oct 13 10:59:33 2022
Action compile: Peak memory pool usage is 158 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Oct 13 10:59:34 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Constraint check end.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_div' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Start pre-mapping.
I: Removed bmsSUB inst N60 that is redundant to N29
I: Removed bmsSUB inst N225 that is redundant to N192
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'state_cnt_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number:255)] The user initial state for regs on FSM state_cnt_fsm[3:0] is 0001 and be encoded 000001.
I: Encoding table of FSM 'state_cnt_fsm[3:0]':
I: from  u_ddr3_top/u_rw_ctrl_128bit/state_cnt[3] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[2] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[1] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[0]
I: to  u_ddr3_top/u_rw_ctrl_128bit/state_cnt_5 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_4 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_3 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_2 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_1 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_0
I: 0001 => 000001
I: 0010 => 000010
I: 0011 => 000100
I: 0100 => 001000
I: 0101 => 010000
I: 0110 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number:55)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number:77)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:374)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
I: Encoding type of FSM 'ddrphy_update_type_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:398)] The user initial state for regs on FSM ddrphy_update_type_fsm[1:0] is 10 and be encoded 100.
I: Encoding table of FSM 'ddrphy_update_type_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_h[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_l[1:0] at 1 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.163s wall, 0.141s user + 0.016s system = 0.156s CPU (96.0%)

Start mod-gen.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rd_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N192 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N29
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N184 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N21
I: Removed bmsWIDEMUX inst u_ddr3_top/u_rw_ctrl_128bit/N1027 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N527
I: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awlen[7:0] that is redundant to u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0]
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 7 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.395s wall, 0.406s user + 0.000s system = 0.406s CPU (102.8%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[8] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[9] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/rd_cnt[27:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/rd_cnt_d0[27:0] at 0 that is stuck at constant 0.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 15 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.437s wall, 0.422s user + 0.016s system = 0.438s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[9] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.094s wall, 0.094s user + 0.000s system = 0.094s CPU (99.6%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.391s wall, 0.359s user + 0.031s system = 0.391s CPU (100.0%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.126s wall, 0.125s user + 0.000s system = 0.125s CPU (99.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.305s wall, 0.297s user + 0.000s system = 0.297s CPU (97.5%)

W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1
W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1

Cell Usage:
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF_C                   275 uses
GTP_DFF_CE                  300 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                    6 uses
GTP_DLL                       2 uses
GTP_DRM18K                   16 uses
GTP_GRS                       1 use
GTP_INV                      53 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                      6 uses
GTP_LUT2                    110 uses
GTP_LUT3                     90 uses
GTP_LUT4                     61 uses
GTP_LUT5                    158 uses
GTP_LUT5CARRY               378 uses
GTP_LUT5M                     5 uses
GTP_OSERDES                  46 uses
GTP_PLL_E1                    1 use
GTP_ROM128X1                 30 uses
GTP_ROM32X1                   5 uses
GTP_ROM64X1                   6 uses

I/O ports: 55
GTP_INBUF                   2 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 945 of 17536 (5.39%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 945
Total Registers: 590 of 26304 (2.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 16.0 of 48 (33.33%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 58 of 240 (24.17%)


Overview of Control Sets:

Number of unique control sets : 40

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 9        | 0                 9
  [4, 6)      | 5        | 0                 5
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 5        | 0                 5
  [10, 12)    | 5        | 0                 5
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 2        | 0                 2
  [16, Inf)   | 10       | 0                 10
--------------------------------------------------------------
  The maximum fanout: 78
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                284
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                306
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ddr3_rw_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ddr3_rw_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_error' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Thu Oct 13 10:59:39 2022
Action synthesize: Peak memory pool usage is 273 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Oct 13 10:59:40 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'ddr3_rw_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/axi_clk in design, driver pin CLKOUT2(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/u_ddr3_ip/pll_pclk in design, driver pin CLKOUT1(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ddr_test/N10_1_1/gateop, insts:27.
I: Infer CARRY group, base inst: u_ddr_test/N45_1_1/gateop, insts:26.
I: Infer CARRY group, base inst: u_ddr_test/N63.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_led_disp/N11_1_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N46_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N97.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N113_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N141_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N209_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N23_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N21_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_6.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_7.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_8.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.28 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 590      | 26304         | 3                  
| LUT                   | 945      | 17536         | 6                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 2        | 6             | 34                 
| DQSL                  | 5        | 18            | 28                 
| DRM                   | 16       | 48            | 34                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 58       | 240           | 25                 
| IOCKDIV               | 1        | 12            | 9                  
| IOCKGATE              | 2        | 12            | 17                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 20            | 15                 
| HMEMC                 | 1        | 2             | 50                 
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'ddr3_rw_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Verilog22_1/25_ddr3_rw_top/prj/device_map/ddr3_rw_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:5s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Thu Oct 13 10:59:44 2022
Action dev_map: Peak memory pool usage is 234 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Oct 13 10:59:44 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE successfully
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
The driver sys_clk_ibuf/opit_1 of pin CLKIN1 of PLL u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll fixs in IOL_7_298, and PLL fixs in PLL_82_71, it is incompatible.
C: Place-2039: The placement site of sys_clk_ibuf/opit_1 and u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll is incompatible.
Phase 1.1 1st GP placement started.
Design Utilization : 6%.
Wirelength after clock region global placement is 27766.
1st GP placement takes 1.27 sec.

Phase 1.2 Clock placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_106.
Clock placement takes 0.06 sec.

Pre global placement takes 2.03 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_ddr_init_done_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst led_error_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_106.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
I: The IO driver of u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -1214.
	3 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
2nd GP placement takes 0.98 sec.

Wirelength after global placement is 28579.
Global placement takes 1.02 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 29046.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -1214.
	3 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
3rd GP placement takes 0.88 sec.

Wirelength after post global placement is 27904.
Post global placement takes 0.89 sec.

Phase 4 Legalization started.
The average distance in LP is 0.904046.
Wirelength after legalization is 28661.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1595.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 28661.
Phase 5.2 DP placement started.
Legalized cost 1595.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.05 sec.

Wirelength after detailed placement is 28661.
Timing-driven detailed placement takes 0.14 sec.

Worst slack is 1595, TNS after placement is 0.
Placement done.
Total placement takes 4.61 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 0.55 sec.
Worst slack is 1595, TNS before global route is 0.
Processing design graph takes 0.16 sec.
Total memory for routing:
	48.020760 M.
Total nets for routing : 2447.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 53 nets, it takes 0.02 sec.
Unrouted nets 137 at the end of iteration 0.
Unrouted nets 114 at the end of iteration 1.
Unrouted nets 84 at the end of iteration 2.
Unrouted nets 51 at the end of iteration 3.
Unrouted nets 37 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 2 processed 247 nets, it takes 0.33 sec.
Unrouted nets 5 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 392 nets, it takes 0.05 sec.
Global routing takes 0.41 sec.
Total 2546 subnets.
    forward max bucket size 258 , backward 222.
        Unrouted nets 1138 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.312500 sec.
    forward max bucket size 283 , backward 168.
        Unrouted nets 927 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.296875 sec.
    forward max bucket size 351 , backward 186.
        Unrouted nets 727 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.265625 sec.
    forward max bucket size 323 , backward 161.
        Unrouted nets 574 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.218750 sec.
    forward max bucket size 482 , backward 296.
        Unrouted nets 485 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.171875 sec.
    forward max bucket size 630 , backward 315.
        Unrouted nets 405 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.125000 sec.
    forward max bucket size 555 , backward 211.
        Unrouted nets 317 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.140625 sec.
    forward max bucket size 548 , backward 191.
        Unrouted nets 251 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.078125 sec.
    forward max bucket size 553 , backward 245.
        Unrouted nets 200 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.062500 sec.
    forward max bucket size 691 , backward 224.
        Unrouted nets 182 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.062500 sec.
    forward max bucket size 769 , backward 271.
        Unrouted nets 147 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.062500 sec.
    forward max bucket size 783 , backward 364.
        Unrouted nets 115 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.062500 sec.
    forward max bucket size 591 , backward 214.
        Unrouted nets 82 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 534 , backward 195.
        Unrouted nets 80 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.046875 sec.
    forward max bucket size 536 , backward 149.
        Unrouted nets 77 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.031250 sec.
    forward max bucket size 588 , backward 288.
        Unrouted nets 75 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.046875 sec.
    forward max bucket size 503 , backward 345.
        Unrouted nets 55 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.031250 sec.
    forward max bucket size 553 , backward 357.
        Unrouted nets 55 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 533 , backward 256.
        Unrouted nets 41 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.046875 sec.
    forward max bucket size 507 , backward 98.
        Unrouted nets 32 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 474 , backward 238.
        Unrouted nets 41 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 368 , backward 235.
        Unrouted nets 48 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 699 , backward 264.
        Unrouted nets 55 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.109375 sec.
    forward max bucket size 487 , backward 197.
        Unrouted nets 46 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 481 , backward 331.
        Unrouted nets 27 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.031250 sec.
    forward max bucket size 345 , backward 195.
        Unrouted nets 17 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.015625 sec.
    forward max bucket size 346 , backward 226.
        Unrouted nets 13 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 538 , backward 122.
        Unrouted nets 16 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 517 , backward 121.
        Unrouted nets 16 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 480 , backward 155.
        Unrouted nets 26 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.015625 sec.
    forward max bucket size 562 , backward 285.
        Unrouted nets 27 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.015625 sec.
    forward max bucket size 463 , backward 171.
        Unrouted nets 24 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.031250 sec.
    forward max bucket size 547 , backward 195.
        Unrouted nets 18 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 441 , backward 246.
        Unrouted nets 17 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.015625 sec.
    forward max bucket size 316 , backward 279.
        Unrouted nets 17 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 457 , backward 114.
        Unrouted nets 11 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.015625 sec.
    forward max bucket size 325 , backward 173.
        Unrouted nets 2 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 313 , backward 11.
        Unrouted nets 0 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.015625 sec.
Detailed routing takes 37 iterations
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:ARVALID_0 is routed by SRB.
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_wlast/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:WLAST_0 is routed by SRB.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 2.53 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.17 sec.
Hold violation fix iter 0 takes 4.95 sec, total_step_forward 1135868.
Incremental timing analysis takes 0.12 sec.
Hold violation fix iter 1 takes 2.12 sec, total_step_forward 487634.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 2 takes 3.14 sec, total_step_forward 728791.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 3 takes 2.80 sec, total_step_forward 649523.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 4 takes 3.23 sec, total_step_forward 745370.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 5 takes 2.44 sec, total_step_forward 562598.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 19.72 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.12 sec.
Used SRB routing arc is 18050.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 23.70 sec.
W: Timing-4105: The worst slack of endpoint u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/D of clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred is -3768ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 4 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 253      | 3274          | 8                  
|   FF                     | 448      | 19644         | 3                  
|   LUT                    | 730      | 13096         | 6                  
|   LUT-FF pairs           | 150      | 13096         | 2                  
| Use of CLMS              | 89       | 1110          | 9                  
|   FF                     | 142      | 6660          | 3                  
|   LUT                    | 260      | 4440          | 6                  
|   LUT-FF pairs           | 45       | 4440          | 2                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 2        | 6             | 34                 
| Use of DQSL              | 5        | 18            | 28                 
| Use of DRM               | 16       | 48            | 34                 
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1        | 2745          | 1                  
| Use of HMEMC             | 1        | 2             | 50                 
| Use of IO                | 58       | 240           | 25                 
|   IOBD                   | 29       | 120           | 25                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 29       | 114           | 26                 
| Use of IOCKDIV           | 1        | 12            | 9                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 2        | 12            | 17                 
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 58       | 240           | 25                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 20            | 15                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:23s)
Design 'ddr3_rw_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:33s)
Action pnr: Real time elapsed is 0h:0m:36s
Action pnr: CPU time elapsed is 0h:0m:34s
Action pnr: Process CPU time elapsed is 0h:0m:34s
Current time: Thu Oct 13 11:00:19 2022
Action pnr: Peak memory pool usage is 635 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Oct 13 11:00:19 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_error' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Thu Oct 13 11:00:25 2022
Action report_timing: Peak memory pool usage is 655 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Oct 13 11:00:25 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.281250 sec.
Generating architecture configuration.
The bitstream file is "E:/Verilog22_1/25_ddr3_rw_top/prj/generate_bitstream/ddr3_rw_top.sbit"
Generate programming file takes 3.015625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Thu Oct 13 11:00:32 2022
Action gen_bit_stream: Peak memory pool usage is 354 MB
Process "Generate Bitstream" done.
Parse module hierarchy of project 'E:/Verilog22_1/25_ddr3_rw_top/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v". 


Process "Compile" started.
Current time: Thu Oct 13 11:01:16 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v(line number: 24)] Analyzing module ddr_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 24)] Analyzing module ddr3_rw_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v(line number: 24)] Analyzing module led_disp (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 24)] Analyzing module ddr3_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number: 26)] Analyzing module rw_ctrl_128bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 25)] Analyzing module ddr3_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Analyzing module pll_50_400_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_apb_reset_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_training_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrphy_update_ctrl_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_ddrc_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_top_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Analyzing module ipsl_hmic_h_phy_io_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 21)] Analyzing module ddr3_ip (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Analyzing module ipml_fifo_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_rd_fifo (library work)
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 18)] Analyzing module rd_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 18)] Analyzing module wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 20)] Analyzing module ipml_sdpram_v1_6_wr_fifo (library work)
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 309)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 312)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 399)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 404)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 405)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 408)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 409)] Ignore 'system task' $finish
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 414)] Ignore 'system task' $display
W: Verilog-2008: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 415)] Ignore 'system task' $finish
W: Verilog-2010: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 306)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v successfully.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0001: Analyzing file E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v
I: Verilog-0002: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 25)] Analyzing module ipml_fifo_v1_6_wr_fifo (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/Verilog22_1/25_ddr3_rw_top/prj} E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v successfully.
I: Module "ddr3_rw_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.800s wall, 0.000s user + 0.031s system = 0.031s CPU (1.7%)

Start rtl-elaborate.
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 24)] Elaborating module ddr3_rw_top
I: Module instance {ddr3_rw_top} parameter value:
    APP_ADDR_MIN = 28'b0000000000000000000000000000
    APP_ADDR_MAX = 28'b0000000000000001010000000000
    BURST_LENGTH = 8'b01000000
    DATA_MAX = 28'b0000000000000001010000000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 71)] Elaborating instance u_ddr3_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 24)] Elaborating module ddr3_top
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 108)] Elaborating instance u_rw_ctrl_128bit
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number: 26)] Elaborating module rw_ctrl_128bit
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 151)] Elaborating instance u_ddr3_ip
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 21)] Elaborating module ddr3_ip
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 407)] Elaborating instance u_pll_50_400
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 21)] Elaborating module pll_50_400_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 247)] Elaborating instance u_pll_e1
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 136)] Net clkfb in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 139)] Net pfden in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 141)] Net clkout0_2pad_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 142)] Net clkout1_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 143)] Net clkout2_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 144)] Net clkout3_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 145)] Net clkout4_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 146)] Net clkout5_gate in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 147)] Net dyn_idiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 148)] Net dyn_odiv0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 149)] Net dyn_odiv1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 150)] Net dyn_odiv2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 151)] Net dyn_odiv3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 152)] Net dyn_odiv4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 153)] Net dyn_fdiv in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 154)] Net dyn_duty0 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 155)] Net dyn_duty1 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 156)] Net dyn_duty2 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 157)] Net dyn_duty3 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2021: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 158)] Net dyn_duty4 in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 159)] Net dyn_phase0[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 160)] Net dyn_phase1[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 161)] Net dyn_phase2[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 162)] Net dyn_phase3[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[0] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[1] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[2] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[3] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[4] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[5] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[6] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[7] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[8] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[9] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[10] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[11] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/pll/pll_50_400_v1_1.v(line number: 163)] Net dyn_phase4[12] in pll_50_400_v1_1(original module pll_50_400_v1_1) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 488)] Elaborating instance u_ipsl_hmic_h_phy_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_top_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top} parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    PHY_TMRD = 32'b00000000000000000000000000000010
    PHY_TMOD = 32'b00000000000000000000000000000110
    PHY_TZQINIT = 32'b00000000000000000000000100000000
    PHY_TXPR = 32'b00000000000000000000000000001110
    PHY_TRP = 32'b00000000000000000000000000000011
    PHY_TRFC = 32'b00000000000000000000000000111100
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    PHY_TXS = 8'b00111110
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 178)] Elaborating instance u_ddrphy_reset_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 198)] Elaborating instance u_ddrphy_training_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 207)] Elaborating instance u_ddrphy_dll_update_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 221)] Elaborating instance u_ddrphy_update_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl} parameter value:
    DATA_WIDTH = 16BIT
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Elaborating instance u_phy_io
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_phy_io_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_phy_io} parameter value:
    DQS_GATE_LOOP = TRUE
    R_EXTEND = FALSE
    CORE_CLK_SEL = 1'b0
    TEST_PATTERN2 = 32'b01111111011111110111111101111111
    TEST_PATTERN3 = 32'b01010000101111000101000010111100
    T200US = 32'b00000000000000001001110001000000
    MR0_DDR3 = 16'b0001010100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101010011
    EMR1_DDR2 = 16'b0000000000011100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000110011
    EMR_LPDDR = 16'b0000000000000000
    TMRD = 32'b00000000000000000000000000000010
    TMOD = 32'b00000000000000000000000000000110
    TZQINIT = 32'b00000000000000000000000100000000
    TXPR = 32'b00000000000000000000000000001110
    TRP = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000000111100
    WL_EN = TRUE
    DDR_TYPE = DDR3
    DATA_WIDTH = 16BIT
    DQS_GATE_MODE = 2'b01
    WRDATA_PATH_ADJ = FALSE
    CTRL_PATH_ADJ = FALSE
    WL_MAX_STEP = 8'b11111111
    WL_MAX_CHECK = 5'b11111
    MAN_WRLVL_DQS_L = FALSE
    MAN_WRLVL_DQS_H = FALSE
    WL_CTRL_L = 3'b001
    WL_CTRL_H = 3'b001
    INIT_READ_CLK_CTRL = 2'b11
    INIT_READ_CLK_CTRL_H = 2'b11
    INIT_SLIP_STEP = 4'b0111
    INIT_SLIP_STEP_H = 4'b0111
    FORCE_READ_CLK_CTRL_L = FALSE
    FORCE_READ_CLK_CTRL_H = FALSE
    STOP_WITH_ERROR = FALSE
    DQGT_DEBUG = 1'b0
    WRITE_DEBUG = 1'b0
    RDEL_ADJ_MAX_RANG = 5'b11111
    MIN_DQSI_WIN = 4'b0110
    INIT_SAMP_POSITION = 8'b00000000
    INIT_SAMP_POSITION_H = 8'b00000000
    FORCE_SAMP_POSITION_L = FALSE
    FORCE_SAMP_POSITION_H = FALSE
    RDEL_RD_CNT = 19'b0000000000001000000
    T400NS = 32'b00000000000000000000000001010000
    T_LPDDR = 9'b000000000
    REF_CNT = 8'b00110100
    APB_VLD = FALSE
    TEST_PATTERN1 = 128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111
    TRAIN_RST_TYPE = TRUE
    TXS = 8'b00111110
    WL_SETTING = 1'b0
    WCLK_DEL_SEL = 1'b0
    INIT_WRLVL_STEP_L = 8'b00000000
    INIT_WRLVL_STEP_H = 8'b00000000
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 949)] Elaborating instance u_gtp_ddrphy
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1084)] Elaborating instance ioclkbuf01_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1092)] Elaborating instance ioclkbuf02_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1100)] Elaborating instance ioclkdiv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1108)] Elaborating instance dll_hmemc_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1123)] Elaborating instance I_GTP_DLL_copy
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1136)] Elaborating instance dqs0_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1173)] Elaborating instance dqs1_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1213)] Elaborating instance dqs2_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1250)] Elaborating instance dqs3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1287)] Elaborating instance dqs4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1326)] Elaborating instance inv_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1334)] Elaborating instance iol_oddr2_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1345)] Elaborating instance iol_iodelay3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1354)] Elaborating instance iol_iddr3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1365)] Elaborating instance iol_oddr3_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1377)] Elaborating instance iol_iodelay4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1386)] Elaborating instance iol_iddr4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1397)] Elaborating instance iol_oddr4_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1408)] Elaborating instance iol_iodelay5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1417)] Elaborating instance iol_iddr5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1428)] Elaborating instance iol_oddr5_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1440)] Elaborating instance iol_iodelay6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1449)] Elaborating instance iol_iddr6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1460)] Elaborating instance iol_oddr6_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1471)] Elaborating instance iol_iodelay7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1480)] Elaborating instance iol_iddr7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1491)] Elaborating instance iol_oddr7_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1504)] Elaborating instance iol_oddr9_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1516)] Elaborating instance iol_iodelay10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1525)] Elaborating instance iol_iddr10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1536)] Elaborating instance iol_oddr10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1547)] Elaborating instance iol_iodelay11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1556)] Elaborating instance iol_iddr11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1567)] Elaborating instance iol_oddr11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1579)] Elaborating instance iol_iodelay12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1588)] Elaborating instance iol_iddr12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1599)] Elaborating instance iol_oddr12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1611)] Elaborating instance iol_oddr17_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1623)] Elaborating instance iol_oddr18_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1634)] Elaborating instance iol_oddr19_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1646)] Elaborating instance iol_oddr20_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1657)] Elaborating instance iol_oddr21_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1668)] Elaborating instance iol_oddr22_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1679)] Elaborating instance iol_oddr23_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1691)] Elaborating instance iol_oddr24_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1702)] Elaborating instance iol_oddr25_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1715)] Elaborating instance iol_iodelay27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1724)] Elaborating instance iol_iddr27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1735)] Elaborating instance iol_oddr27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1747)] Elaborating instance iol_iodelay28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1756)] Elaborating instance iol_iddr28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1767)] Elaborating instance iol_oddr28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1778)] Elaborating instance iol_iodelay29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1787)] Elaborating instance iol_iddr29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1798)] Elaborating instance iol_oddr29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1811)] Elaborating instance iol_oddr31_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1823)] Elaborating instance iol_iodelay32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1832)] Elaborating instance iol_iddr32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1843)] Elaborating instance iol_oddr32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1854)] Elaborating instance iol_iodelay33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1863)] Elaborating instance iol_iddr33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1874)] Elaborating instance iol_oddr33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1886)] Elaborating instance iol_iodelay34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1895)] Elaborating instance iol_iddr34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1906)] Elaborating instance iol_oddr34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1917)] Elaborating instance iol_iodelay35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1926)] Elaborating instance iol_iddr35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1937)] Elaborating instance iol_oddr35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1949)] Elaborating instance iol_iodelay36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1958)] Elaborating instance iol_iddr36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1969)] Elaborating instance iol_oddr36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1980)] Elaborating instance iol_oddr37_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 1995)] Elaborating instance iol_oddr40_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2008)] Elaborating instance iol_oddr41_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2022)] Elaborating instance iol_oddr42_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2033)] Elaborating instance iol_oddr43_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2047)] Elaborating instance iol_oddr44_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2058)] Elaborating instance iol_oddr45_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2070)] Elaborating instance iol_oddr46_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2080)] Elaborating instance iol_oddr47_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2092)] Elaborating instance iol_oddr48_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2103)] Elaborating instance iol_oddr49_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2116)] Elaborating instance iol_oddr51_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2128)] Elaborating instance iol_oddr52_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2142)] Elaborating instance iol_oddr55_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2154)] Elaborating instance iol_oddr56_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2164)] Elaborating instance iol_oddr57_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2176)] Elaborating instance iol_oddr58_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2189)] Elaborating instance iol_oddr59_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2200)] Elaborating instance iob_00_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2205)] Elaborating instance iob_01_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2210)] Elaborating instance iob_02_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2216)] Elaborating instance iob_03_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2223)] Elaborating instance iob_04_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2230)] Elaborating instance iob_05_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2237)] Elaborating instance iob_06_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2244)] Elaborating instance iob_07_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2261)] Elaborating instance iob_08_09_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2271)] Elaborating instance iob_10_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2279)] Elaborating instance iob_11_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2287)] Elaborating instance iob_12_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2295)] Elaborating instance iob_16_17_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2303)] Elaborating instance iob_18_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2310)] Elaborating instance iob_19_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2317)] Elaborating instance iob_20_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2324)] Elaborating instance iob_21_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2331)] Elaborating instance iob_22_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2338)] Elaborating instance iob_23_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2345)] Elaborating instance iob_24_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2352)] Elaborating instance iob_25_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2359)] Elaborating instance iob_27_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2367)] Elaborating instance iob_28_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2375)] Elaborating instance iob_29_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2392)] Elaborating instance iob_30_31_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2403)] Elaborating instance iob_32_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2411)] Elaborating instance iob_33_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2419)] Elaborating instance iob_34_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2427)] Elaborating instance iob_35_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2435)] Elaborating instance iob_36_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2443)] Elaborating instance iob_37_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2450)] Elaborating instance iob_38_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2456)] Elaborating instance iob_39_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2462)] Elaborating instance iob_40_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2469)] Elaborating instance iob_41_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2476)] Elaborating instance iob_42_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2483)] Elaborating instance iob_43_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2490)] Elaborating instance iob_44_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2497)] Elaborating instance iob_45_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2504)] Elaborating instance iob_46_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2511)] Elaborating instance iob_47_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2518)] Elaborating instance iob_48_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2525)] Elaborating instance iob_49_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2532)] Elaborating instance iob_50_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2539)] Elaborating instance iob_51_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2546)] Elaborating instance iob_52_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2553)] Elaborating instance iob_55_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2560)] Elaborating instance iob_56_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2567)] Elaborating instance iob_57_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2574)] Elaborating instance iob_58_dut
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_io_v1_1.v(line number: 2581)] Elaborating instance iob_59_dut
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_phy_top_v1_1.v(line number: 302)] Give initial value 0 for the no drive pin srb_core_clk in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_phy_top.u_phy_io
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Elaborating instance u_ipsl_hmic_h_ddrc_top
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_top_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 323)] Elaborating instance u_ddrc_reset_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v(line number: 214)] Elaborating instance u_ddrc_apb_reset
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v(line number: 17)] Elaborating module ipsl_hmic_h_ddrc_apb_reset_v1_1
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset} parameter value:
    TRFC_MIN = 10'b0000111100
    TREFI = 12'b000000110000
    T_MRD = 6'b000010
    T_MOD = 10'b0000000110
    DDR_TYPE = DDR3
    MR = 16'b0001010100100000
    EMR = 16'b0000000000010100
    EMR2 = 16'b0000000000000000
    EMR3 = 16'b0000000000000000
    WR2PRE = 7'b0001010
    T_FAW = 6'b001001
    T_RAS_MAX = 7'b1111111
    T_RAS_MIN = 6'b001000
    T_XP = 5'b00010
    RD2PRE = 6'b000100
    T_RC = 7'b0001010
    WL = 6'b000101
    RL = 6'b000101
    RD2WR = 6'b000100
    WR2RD = 6'b000110
    T_RCD = 5'b00001
    T_CCD = 4'b0010
    T_RRD = 4'b0010
    T_RP = 5'b00011
    T_CKSRX = 4'b0100
    T_CKSRE = 4'b0110
    T_CKESR = 6'b000011
    T_CKE = 5'b00010
    DFI_T_RDDATA_EN = 7'b0000100
    DFI_TPHY_WRLAT = 6'b001001
    DATA_BUS_WIDTH = 2'b00
    ADDRESS_MAPPING_SEL = 8'b00000000
    MEM_ROW_ADDRESS = 8'b00001111
    MEM_COLUMN_ADDRESS = 8'b00001010
    MEM_BANK_ADDRESS = 8'b00000011
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrc_top_v1_1.v(line number: 351)] Elaborating instance u_gdp_ddrc
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin aclk_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlen_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awsize_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awburst_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlock_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wdata_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wlast_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin bready_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin araddr_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlen_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arsize_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arburst_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlock_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin rready_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin aclk_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awaddr_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlen_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awsize_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awburst_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awlock_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awurgent_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin awpoison_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wdata_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wstrb_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wlast_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin wvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin bready_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin araddr_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlen_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arsize_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arburst_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arlock_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arvalid_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arpoison_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin rready_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin arurgent_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_1 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin csysreq_2 in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin paddr in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin pwdata in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin pwrite in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin penable in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2023: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/ddr3_ip.v(line number: 596)] Give initial value 0 for the no drive pin psel in module instance ddr3_rw_top.u_ddr3_top.u_ddr3_ip.u_ipsl_hmic_h_ddrc_top
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 154)] Width mismatch between port ddrc_rst and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 183)] Width mismatch between port areset_0 and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 185)] Width mismatch between port awid_0 and signal bound to it for instantiated module ddr3_ip
W: Verilog-2019: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 204)] Width mismatch between port arid_0 and signal bound to it for instantiated module ddr3_ip
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_top.v(line number: 226)] Elaborating instance u_ddr3_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 25)] Elaborating module ddr3_fifo_ctrl
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 42)] Elaborating instance u_rd_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 18)] Elaborating module rd_fifo
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rd_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_rd_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_rd_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_rd_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_WR_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 482)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 483)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 484)] Case condition never applies
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 677)] Case condition never applies
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[2] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[3] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[4] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[5] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[6] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[7] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[9] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[10] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[11] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[12] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[13] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[14] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[15] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[16] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[20] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[21] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[22] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[23] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[24] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[25] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[27] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[28] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[29] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[30] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[31] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[32] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[33] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[34] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[38] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[39] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[40] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[41] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[42] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[43] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[45] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[46] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[47] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[48] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[49] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[50] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[51] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[52] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[56] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[57] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[58] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[59] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[60] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[61] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[63] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[64] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[65] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[66] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[67] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[68] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[69] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[70] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[74] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[75] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[76] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[77] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[78] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[79] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[81] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[82] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[83] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[84] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[85] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[86] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[87] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[88] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[92] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[93] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[94] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[95] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[96] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[97] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[99] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[100] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[101] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[102] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[103] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[104] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[105] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[106] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[110] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[111] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[112] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[113] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[114] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[115] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[117] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[118] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[119] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[120] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[121] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[122] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[123] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[124] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[128] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[129] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[130] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[131] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[132] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[133] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[135] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[136] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[137] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[138] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[139] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[140] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[141] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[142] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_sdpram_v1_6_rd_fifo.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_rd_fifo(original module ipml_sdpram_v1_6_rd_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_v1_6_rd_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_rd_fifo.U_ipml_fifo_rd_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_fifo_ctrl.v(line number: 59)] Elaborating instance u_wr_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 18)] Elaborating module wr_fifo
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/wr_fifo.v(line number: 164)] Elaborating instance U_ipml_fifo_wr_fifo
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 25)] Elaborating module ipml_fifo_v1_6_wr_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 93)] Elaborating instance U_ipml_sdpram
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 20)] Elaborating module ipml_sdpram_v1_6_wr_fifo
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo.U_ipml_sdpram} parameter value:
    c_SIM_DEVICE = PGL22G
    c_WR_ADDR_WIDTH = 32'b00000000000000000000000000001101
    c_WR_DATA_WIDTH = 32'b00000000000000000000000000010000
    c_RD_ADDR_WIDTH = 32'b00000000000000000000000000001010
    c_RD_DATA_WIDTH = 32'b00000000000000000000000010000000
    c_OUTPUT_REG = 32'b00000000000000000000000000000000
    c_RD_OCE_EN = 32'b00000000000000000000000000000000
    c_WR_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_RD_ADDR_STROBE_EN = 32'b00000000000000000000000000000000
    c_WR_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_EN = 32'b00000000000000000000000000000001
    c_RD_CLK_OR_POL_INV = 32'b00000000000000000000000000000000
    c_RESET_TYPE = ASYNC_RESET
    c_POWER_OPT = 32'b00000000000000000000000000000000
    c_INIT_FILE = NONE
    c_INIT_FORMAT = BIN
    c_WR_BYTE_EN = 32'b00000000000000000000000000000000
    c_BE_WIDTH = 32'b00000000000000000000000000000001
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 469)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 471)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 481)] Case condition never applies
W: Verilog-2039: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 617)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 677)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 678)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 679)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 680)] Case condition never applies
W: Verilog-2038: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 680)] Case condition never applies
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 846)] Elaborating instance U_GTP_DRM18K
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[2] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[3] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[4] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[5] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[6] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[7] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[9] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[10] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[11] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[12] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[13] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[14] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[15] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[16] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[20] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[21] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[22] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[23] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[24] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[25] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[27] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[28] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[29] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[30] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[31] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[32] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[33] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[34] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[38] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[39] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[40] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[41] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[42] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[43] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[45] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[46] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[47] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[48] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[49] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[50] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[51] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[52] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[56] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[57] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[58] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[59] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[60] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[61] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[63] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[64] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[65] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[66] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[67] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[68] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[69] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[70] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[74] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[75] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[76] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[77] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[78] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[79] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[81] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[82] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[83] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[84] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[85] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[86] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[87] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[88] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[92] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[93] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[94] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[95] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[96] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[97] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[99] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[100] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[101] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[102] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[103] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[104] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[105] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[106] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[110] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[111] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[112] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[113] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[114] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[115] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[117] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[118] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[119] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[120] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[121] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[122] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[123] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[124] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[128] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[129] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[130] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[131] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[132] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[133] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[135] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[136] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[137] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[138] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[139] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[140] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[141] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[142] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 768)] Net DA_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[8] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[17] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[26] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[35] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[44] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[53] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[62] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[71] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[80] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[89] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[98] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[107] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[116] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[125] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[134] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
W: Verilog-2020: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_sdpram_v1_6_wr_fifo.v(line number: 769)] Net DB_bus[143] in ipml_sdpram_v1_6_wr_fifo(original module ipml_sdpram_v1_6_wr_fifo) does not have a driver, tie it to 0
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/wr_fifo/rtl/ipml_fifo_v1_6_wr_fifo.v(line number: 121)] Elaborating instance U_ipml_fifo_ctrl
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/rd_fifo/rtl/ipml_fifo_ctrl_v1_3.v(line number: 21)] Elaborating module ipml_fifo_ctrl_v1_3
I: Module instance {ddr3_rw_top.u_ddr3_top.u_ddr3_fifo_ctrl.u_wr_fifo.U_ipml_fifo_wr_fifo.U_ipml_fifo_ctrl} parameter value:
    c_WR_DEPTH_WIDTH = 32'b00000000000000000000000000001101
    c_RD_DEPTH_WIDTH = 32'b00000000000000000000000000001010
    c_FIFO_TYPE = ASYN
    c_ALMOST_FULL_NUM = 32'b00000000000000000000000011111100
    c_ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 110)] Elaborating instance u_ddr_test
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr_test.v(line number: 24)] Elaborating module ddr_test
I: Verilog-0004: [E:/Verilog22_1/25_ddr3_rw_top/rtl/ddr3_rw_top.v(line number: 123)] Elaborating instance u_led_disp
I: Verilog-0003: [E:/Verilog22_1/25_ddr3_rw_top/rtl/led_disp.v(line number: 24)] Elaborating module led_disp
Executing : rtl-elaborate successfully. Time elapsed: 0.123s wall, 0.078s user + 0.047s system = 0.125s CPU (101.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.056s wall, 0.062s user + 0.000s system = 0.062s CPU (112.2%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Removed inst init_ddrc_rst that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset1 that is redundant to init_axi_reset0.
I: Removed inst init_axi_reset2 that is redundant to init_axi_reset0.
I: Removed inst srb_ioclkdiv_rstn that is redundant to srb_dqs_rstn.
Executing : rtl-infer successfully. Time elapsed: 0.686s wall, 0.391s user + 0.297s system = 0.688s CPU (100.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.070s wall, 0.078s user + 0.000s system = 0.078s CPU (110.9%)

Start FSM inference.
I: FSM state_cnt_fsm[3:0] inferred.
FSM state_cnt_fsm[3:0] STG:
Number of reachable states: 6
Input nets: N40 N133 N203 N271 N279 axi_rlast init_start 
S0(0001)-->S1(0010): xxxxxx1
S1(0010)-->S1(0010): xxx00xx
S1(0010)-->S2(0011): xxx1xxx
S1(0010)-->S4(0101): xxx01xx
S2(0011)-->S2(0011): 0xxxxxx
S2(0011)-->S3(0100): 1xxxxxx
S1(0010)-->S2(0011): 0xx1xxx
S2(0011)-->S2(0011): 0xx1xxx
S3(0100)-->S1(0010): x1xxxxx
S3(0100)-->S3(0100): x0xxxxx
S4(0101)-->S4(0101): xx0xxxx
S4(0101)-->S5(0110): xx1xxxx
S5(0110)-->S1(0010): xxxxx1x
S5(0110)-->S5(0110): xxxxx0x
S3(0100)-->S1(0010): x1xxx1x
S5(0110)-->S1(0010): x1xxx1x
S0(0001)-->S0(0001): xxxxxx0

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 11
Input nets: N260 N275 cnt[3:1] dll_update_ack_rst_ctrl_d[1] pll_lock_d[1] 
S0(0000)-->S1(0001): xxxxxxx
S1(0001)-->S2(0010): xx1xxxx
S2(0010)-->S3(0011): xxxxxx1
S3(0011)-->S4(0100): x1xxxxx
S4(0100)-->S5(0101): xxxxx1x
S5(0101)-->S6(0110): xxxxx0x
S6(0110)-->S7(0111): xxx1xxx
S7(0111)-->S8(1000): xx1xxxx
S8(1000)-->S9(1001): xxxx1xx
S9(1001)-->S10(1010): xxx1xxx
S10(1010)-->S7(0111): 1xxxxxx
S10(1010)-->S0(0000): xxxxxx0

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 4
Input nets: N104 cnt update_req 
S0(00)-->S1(01): xx1
S1(01)-->S2(10): x1x
S2(10)-->S3(11): 1xx
S3(11)-->S0(00): xx0

I: FSM ddrphy_update_type_fsm[1:0] inferred.
FSM ddrphy_update_type_fsm[1:0] STG:
Number of reachable states: 3
Input nets: N440 N448 N450 manual_update 
S0(00)-->S0(00): x1xx
S1(01)-->S0(00): x1xx
S2(10)-->S0(00): x1xx
S0(00)-->S0(00): xx11
S1(01)-->S0(00): xx11
S2(10)-->S0(00): xx11
S0(00)-->S1(01): 1xxx
S1(01)-->S1(01): 1xxx
S2(10)-->S1(01): 1xxx
S0(00)-->S2(10): xx10
S1(01)-->S2(10): xx10
S2(10)-->S2(10): xx10

I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 2
Input nets: ddrphy_update_done 
S0(00)-->S1(10): x
S1(10)-->S0(00): 1
S0(00)-->S1(10): 0
S1(10)-->S1(10): 0

W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.055s wall, 0.047s user + 0.016s system = 0.062s CPU (114.4%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N842 (bmsPMUX).
I: Constant propagation done on N848 (bmsPMUX).
I: Constant propagation done on N854 (bmsPMUX).
I: Constant propagation done on N860 (bmsPMUX).
I: Constant propagation done on N866 (bmsPMUX).
I: Constant propagation done on N872 (bmsPMUX).
I: Constant propagation done on N878 (bmsPMUX).
I: Constant propagation done on N884 (bmsPMUX).
I: Constant propagation done on N890 (bmsPMUX).
I: Constant propagation done on N896 (bmsPMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.136s wall, 0.125s user + 0.000s system = 0.125s CPU (91.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Thu Oct 13 11:01:20 2022
Action compile: Peak memory pool usage is 158 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Thu Oct 13 11:01:23 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Constraint check end.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -8.750000 -17.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_div' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred -source [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT0] [get_pins u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut:CLKDIVOUT] -master_clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred -edges {1 2 3} -edge_shift {0.000000 1.250000 2.500000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 0.000000 0.000000} -add successfully.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_pll_50_400/clkout2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2
Executing : get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2 successfully.
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred -source [get_ports sys_clk] [get_pins u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1:CLKOUT2] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Start pre-mapping.
I: Removed bmsSUB inst N60 that is redundant to N29
I: Removed bmsSUB inst N225 that is redundant to N192
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Encoding type of FSM 'state_cnt_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/rtl/rw_ctrl_128bit.v(line number:255)] The user initial state for regs on FSM state_cnt_fsm[3:0] is 0001 and be encoded 000001.
I: Encoding table of FSM 'state_cnt_fsm[3:0]':
I: from  u_ddr3_top/u_rw_ctrl_128bit/state_cnt[3] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[2] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[1] u_ddr3_top/u_rw_ctrl_128bit/state_cnt[0]
I: to  u_ddr3_top/u_rw_ctrl_128bit/state_cnt_5 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_4 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_3 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_2 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_1 u_ddr3_top/u_rw_ctrl_128bit/state_cnt_0
I: 0001 => 000001
I: 0010 => 000010
I: 0011 => 000100
I: 0100 => 001000
I: 0101 => 010000
I: 0110 => 100000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v(line number:55)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 0001.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0
I: 00 => 0001
I: 01 => 0010
I: 10 => 0100
I: 11 => 1000
I: Encoding type of FSM 'state_fsm[3:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v(line number:77)] The user initial state for regs on FSM state_fsm[3:0] is 0000 and be encoded 00000000001.
I: Encoding table of FSM 'state_fsm[3:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[3] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[2] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_10 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_9 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_8 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_7 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_3 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
I: 0000 => 00000000001
I: 0001 => 00000000010
I: 0010 => 00000000100
I: 0011 => 00000001000
I: 0100 => 00000010000
I: 0101 => 00000100000
I: 0110 => 00001000000
I: 0111 => 00010000000
I: 1000 => 00100000000
I: 1001 => 01000000000
I: 1010 => 10000000000
I: Encoding type of FSM 'state_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:374)] The user initial state for regs on FSM state_fsm[1:0] is 00 and be encoded 01.
I: Encoding table of FSM 'state_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0
I: 00 => 01
I: 10 => 10
I: Encoding type of FSM 'ddrphy_update_type_fsm[1:0]' is: onehot.
I: [E:/Verilog22_1/25_ddr3_rw_top/prj/ipcore/ddr3_ip/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v(line number:398)] The user initial state for regs on FSM ddrphy_update_type_fsm[1:0] is 10 and be encoded 100.
I: Encoding table of FSM 'ddrphy_update_type_fsm[1:0]':
I: from  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1] u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]
I: to  u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_2 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_1 u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_h[1:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst ddrphy_update_comp_val_l[1:0] at 1 that is stuck at constant 0.
Executing : pre-mapping successfully. Time elapsed: 0.167s wall, 0.156s user + 0.016s system = 0.172s CPU (103.1%)

Start mod-gen.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wr_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rd_water_level[13:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N192 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N29
I: Removed bmsSUB inst u_ddr3_top/u_rw_ctrl_128bit/N184 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N21
I: Removed bmsWIDEMUX inst u_ddr3_top/u_rw_ctrl_128bit/N1027 that is redundant to u_ddr3_top/u_rw_ctrl_128bit/N527
I: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awlen[7:0] that is redundant to u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0]
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7:0] at 7 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.438s wall, 0.453s user + 0.000s system = 0.453s CPU (103.4%)

Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[0] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[1] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[2] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[3] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[4] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[5] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[6] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[7] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[8] that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr3_top/u_rw_ctrl_128bit/axi_awaddr_n[9] that is stuck at constant 0.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type_0' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFCPE inst u_ddr_test/wr_data[15:0] at 15 that is stuck at constant 0.
Executing : logic-optimization successfully. Time elapsed: 0.484s wall, 0.484s user + 0.000s system = 0.484s CPU (100.0%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[16]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[17]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[18]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[19]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[24]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[25]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[26]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/rd_cnt_d0[27]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr_test/wr_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_rw_ctrl_128bit/axi_arlen[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rd_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[1] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_ddr3_top/u_rw_ctrl_128bit/axi_araddr_n[9] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.103s wall, 0.094s user + 0.016s system = 0.109s CPU (106.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.435s wall, 0.375s user + 0.047s system = 0.422s CPU (96.9%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.147s wall, 0.156s user + 0.000s system = 0.156s CPU (106.0%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.322s wall, 0.312s user + 0.000s system = 0.312s CPU (97.1%)

W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1
W: Unable to honor max fanout constraint for gtp_inv driven net pll_rst_1

Cell Usage:
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF_C                   276 uses
GTP_DFF_CE                  301 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                    6 uses
GTP_DLL                       2 uses
GTP_DRM18K                   16 uses
GTP_GRS                       1 use
GTP_INV                      53 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                      6 uses
GTP_LUT2                    103 uses
GTP_LUT3                     85 uses
GTP_LUT4                     60 uses
GTP_LUT5                    164 uses
GTP_LUT5CARRY               379 uses
GTP_LUT5M                     3 uses
GTP_OSERDES                  46 uses
GTP_PLL_E1                    1 use
GTP_ROM128X1                 30 uses
GTP_ROM32X1                   5 uses
GTP_ROM64X1                   6 uses

I/O ports: 55
GTP_INBUF                   2 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  4 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 937 of 17536 (5.34%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 937
Total Registers: 592 of 26304 (2.25%)
Total Latches: 0

DRM18K:
Total DRM18K = 16.0 of 48 (33.33%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 58 of 240 (24.17%)


Overview of Control Sets:

Number of unique control sets : 40

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 0                 2
  [2, 4)      | 9        | 0                 9
  [4, 6)      | 5        | 0                 5
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 5        | 0                 5
  [10, 12)    | 5        | 0                 5
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 2        | 0                 2
  [16, Inf)   | 10       | 0                 10
--------------------------------------------------------------
  The maximum fanout: 78
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                285
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                307
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'ddr3_rw_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to ddr3_rw_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB' (GTP_DDC_E1.CLKB) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/ICLK' (GTP_ISERDES.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK' (GTP_ISERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/OCLK' (GTP_OSERDES.OCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK' (GTP_OSERDES.RCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/SERCLK' (GTP_OSERDES.SERCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_error' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:7s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Thu Oct 13 11:01:29 2022
Action synthesize: Peak memory pool usage is 272 MB
Process "Synthesize" done.


Process "Device Map" started.
Current time: Thu Oct 13 11:01:29 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351433

C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'ddr3_rw_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/axi_clk in design, driver pin CLKOUT2(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/u_ddr3_ip/pll_pclk in design, driver pin CLKOUT1(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ddr_test/N10_1_1/gateop, insts:27.
I: Infer CARRY group, base inst: u_ddr_test/N45_1_1/gateop, insts:27.
I: Infer CARRY group, base inst: u_ddr_test/N63.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_led_disp/N11_1_1/gateop, insts:24.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N46_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N97.lt_0/gateop, insts:3.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N113_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N141_1_1/gateop, insts:9.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N209_1_1/gateop, insts:21.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N23_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N21_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N2_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N79_1_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_6.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_7.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N334_8.fsub_1/gateop, insts:11.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.30 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 592      | 26304         | 3                  
| LUT                   | 937      | 17536         | 6                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 2        | 6             | 34                 
| DQSL                  | 5        | 18            | 28                 
| DRM                   | 16       | 48            | 34                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 58       | 240           | 25                 
| IOCKDIV               | 1        | 12            | 9                  
| IOCKGATE              | 2        | 12            | 17                 
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 20            | 15                 
| HMEMC                 | 1        | 2             | 50                 
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'ddr3_rw_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/Verilog22_1/25_ddr3_rw_top/prj/device_map/ddr3_rw_top.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:5s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Thu Oct 13 11:01:33 2022
Action dev_map: Peak memory pool usage is 233 MB
Process "Device Map" done.


Process "Place & Route" started.
Current time: Thu Oct 13 11:01:33 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[0]} LOC=T8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[1]} LOC=T6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[2]} LOC=R6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[3]} LOC=R9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[4]} LOC=T9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[5]} LOC=N4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[6]} LOC=N5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[7]} LOC=P6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[8]} LOC=T4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[9]} LOC=V9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[10]} LOC=U9 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[11]} LOC=V7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[12]} LOC=U7 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[13]} LOC=V6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[14]} LOC=U6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dq_ch0[15]} LOC=V5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[0]} LOC=N6 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqs_ch0[1]} LOC=U8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[0]} LOC=N7 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_dqsn_ch0[1]} LOC=V8 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_ddr_init_done} LOC=F3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE
Executing : def_port {led_error} LOC=J6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[0]} LOC=M4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[1]} LOC=M3 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[2]} LOC=P2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[3]} LOC=P1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[4]} LOC=L5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[5]} LOC=M5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[6]} LOC=N2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[7]} LOC=N1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[8]} LOC=K4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[9]} LOC=M1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[10]} LOC=M6 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[11]} LOC=L1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[12]} LOC=K2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[13]} LOC=K1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[14]} LOC=J2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_addr_ch0[15]} LOC=J1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[0]} LOC=U2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[1]} LOC=U1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ba_ch0[2]} LOC=T2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_casn_ch0} LOC=T1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_cke_ch0} LOC=L4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_csn_ch0} LOC=R1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clk_w} LOC=U3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_ddr_clkn_w} LOC=V3 VCCIO=1.5 IOSTANDARD=SSTL15D_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[0]} LOC=R8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_dm_rdqs_ch0[1]} LOC=U5 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out} LOC=P8 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_loop_out_h} LOC=U4 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_odt_ch0} LOC=V2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rasn_ch0} LOC=R2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_rstn_ch0} LOC=M2 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE
Executing : def_port {pad_wen_ch0} LOC=V1 VCCIO=1.5 IOSTANDARD=SSTL15_I DRIVE=7.5 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in} LOC=P7 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE
Executing : def_port {pad_loop_in_h} LOC=V4 VCCIO=1.5 IOSTANDARD=SSTL15_I VREF_MODE=IN VREF_MODE_VALUE=0.5 DDR_TERM_MODE=ON UNUSED=TRUE successfully
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=B5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE
Executing : def_port {sys_rst_n} LOC=G5 VCCIO=1.5 IOSTANDARD=SSTL15_I PULLUP=TRUE successfully
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71
Executing : def_inst_site {u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll} PLL_82_71 successfully
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

I: Column Clock Check close.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
The driver sys_clk_ibuf/opit_1 of pin CLKIN1 of PLL u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll fixs in IOL_7_298, and PLL fixs in PLL_82_71, it is incompatible.
C: Place-2039: The placement site of sys_clk_ibuf/opit_1 and u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll is incompatible.
Phase 1.1 1st GP placement started.
Design Utilization : 6%.
Wirelength after clock region global placement is 28262.
1st GP placement takes 1.44 sec.

Phase 1.2 Clock placement started.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_2/gopclkbufg to USCM_74_106.
Clock placement takes 0.06 sec.

Pre global placement takes 2.22 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst led_ddr_init_done_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst led_error_obuf/opit_1 on IOL_7_226.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst sys_rst_n_ibuf/opit_1 on IOL_7_241.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_105.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_74_106.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_2_144.
Placed fixed instance BKCL_auto_2 on BKCL_2_20.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
I: The IO driver of u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll(CLKIN1) is not constraint at pllpad, its clock path will pass through SRB.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -1718.
	4 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
2nd GP placement takes 1.05 sec.

Wirelength after global placement is 27610.
Global placement takes 1.06 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 28156.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -1718.
	4 iterations finished.
	Final slack 197.
Super clustering done.
Design Utilization : 6%.
3rd GP placement takes 0.95 sec.

Wirelength after post global placement is 27248.
Post global placement takes 0.95 sec.

Phase 4 Legalization started.
The average distance in LP is 0.989510.
Wirelength after legalization is 28076.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 1606.
Replication placement takes 0.09 sec.

Wirelength after replication placement is 28076.
Phase 5.2 DP placement started.
Legalized cost 1606.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.06 sec.

Wirelength after detailed placement is 28076.
Timing-driven detailed placement takes 0.16 sec.

Worst slack is 1606, TNS after placement is 0.
Placement done.
Total placement takes 4.94 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Building routing graph takes 0.55 sec.
Worst slack is 1606, TNS before global route is 0.
Processing design graph takes 0.12 sec.
Total memory for routing:
	48.017380 M.
Total nets for routing : 2445.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 57 nets, it takes 0.02 sec.
Unrouted nets 145 at the end of iteration 0.
Unrouted nets 121 at the end of iteration 1.
Unrouted nets 77 at the end of iteration 2.
Unrouted nets 44 at the end of iteration 3.
Unrouted nets 36 at the end of iteration 4.
Unrouted nets 17 at the end of iteration 5.
Unrouted nets 16 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 0 at the end of iteration 10.
Global Routing step 2 processed 253 nets, it takes 0.41 sec.
Unrouted nets 6 at the end of iteration 0.
Unrouted nets 5 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 3 processed 396 nets, it takes 0.05 sec.
Global routing takes 0.47 sec.
Total 2550 subnets.
    forward max bucket size 246 , backward 204.
        Unrouted nets 1153 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.328125 sec.
    forward max bucket size 381 , backward 203.
        Unrouted nets 951 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.281250 sec.
    forward max bucket size 351 , backward 174.
        Unrouted nets 761 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.250000 sec.
    forward max bucket size 426 , backward 184.
        Unrouted nets 606 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.234375 sec.
    forward max bucket size 439 , backward 427.
        Unrouted nets 515 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.187500 sec.
    forward max bucket size 571 , backward 860.
        Unrouted nets 411 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.140625 sec.
    forward max bucket size 515 , backward 629.
        Unrouted nets 301 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.140625 sec.
    forward max bucket size 673 , backward 668.
        Unrouted nets 208 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.093750 sec.
    forward max bucket size 548 , backward 331.
        Unrouted nets 172 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.093750 sec.
    forward max bucket size 764 , backward 301.
        Unrouted nets 138 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.046875 sec.
    forward max bucket size 565 , backward 324.
        Unrouted nets 94 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.046875 sec.
    forward max bucket size 514 , backward 308.
        Unrouted nets 59 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 470 , backward 338.
        Unrouted nets 56 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.015625 sec.
    forward max bucket size 466 , backward 190.
        Unrouted nets 44 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.031250 sec.
    forward max bucket size 497 , backward 239.
        Unrouted nets 46 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.015625 sec.
    forward max bucket size 590 , backward 198.
        Unrouted nets 38 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.015625 sec.
    forward max bucket size 569 , backward 338.
        Unrouted nets 38 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 559 , backward 165.
        Unrouted nets 36 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.031250 sec.
    forward max bucket size 589 , backward 393.
        Unrouted nets 41 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 434 , backward 99.
        Unrouted nets 41 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 665 , backward 124.
        Unrouted nets 38 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.031250 sec.
    forward max bucket size 612 , backward 395.
        Unrouted nets 46 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 535 , backward 371.
        Unrouted nets 46 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.031250 sec.
    forward max bucket size 586 , backward 208.
        Unrouted nets 36 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 642 , backward 277.
        Unrouted nets 33 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.015625 sec.
    forward max bucket size 397 , backward 165.
        Unrouted nets 31 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 518 , backward 259.
        Unrouted nets 26 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 395 , backward 274.
        Unrouted nets 25 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.031250 sec.
    forward max bucket size 782 , backward 420.
        Unrouted nets 27 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.015625 sec.
    forward max bucket size 658 , backward 273.
        Unrouted nets 9 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 419 , backward 88.
        Unrouted nets 6 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 623 , backward 68.
        Unrouted nets 7 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.000000 sec.
    forward max bucket size 428 , backward 70.
        Unrouted nets 11 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.015625 sec.
    forward max bucket size 657 , backward 184.
        Unrouted nets 9 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 301 , backward 35.
        Unrouted nets 7 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 404 , backward 43.
        Unrouted nets 11 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 281 , backward 96.
        Unrouted nets 11 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.015625 sec.
    forward max bucket size 272 , backward 82.
        Unrouted nets 7 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 262 , backward 81.
        Unrouted nets 8 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 349 , backward 150.
        Unrouted nets 11 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 391 , backward 146.
        Unrouted nets 17 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 422 , backward 229.
        Unrouted nets 25 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.015625 sec.
    forward max bucket size 308 , backward 139.
        Unrouted nets 23 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.015625 sec.
    forward max bucket size 900 , backward 284.
        Unrouted nets 25 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.015625 sec.
    forward max bucket size 416 , backward 192.
        Unrouted nets 24 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.000000 sec.
    forward max bucket size 348 , backward 185.
        Unrouted nets 21 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.015625 sec.
    forward max bucket size 403 , backward 283.
        Unrouted nets 16 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.015625 sec.
    forward max bucket size 590 , backward 219.
        Unrouted nets 9 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 441 , backward 129.
        Unrouted nets 16 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.015625 sec.
    forward max bucket size 389 , backward 636.
        Unrouted nets 17 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.015625 sec.
    forward max bucket size 346 , backward 499.
        Unrouted nets 22 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.015625 sec.
    forward max bucket size 344 , backward 396.
        Unrouted nets 14 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.015625 sec.
    forward max bucket size 731 , backward 541.
        Unrouted nets 27 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.015625 sec.
    forward max bucket size 592 , backward 255.
        Unrouted nets 22 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.015625 sec.
    forward max bucket size 483 , backward 211.
        Unrouted nets 23 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.015625 sec.
    forward max bucket size 449 , backward 83.
        Unrouted nets 17 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.015625 sec.
    forward max bucket size 422 , backward 255.
        Unrouted nets 12 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.015625 sec.
    forward max bucket size 421 , backward 199.
        Unrouted nets 13 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.046875 sec.
    forward max bucket size 215 , backward 132.
        Unrouted nets 4 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 214 , backward 80.
        Unrouted nets 4 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.015625 sec.
    forward max bucket size 264 , backward 108.
        Unrouted nets 6 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 845 , backward 702.
        Unrouted nets 5 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 313 , backward 51.
        Unrouted nets 2 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.015625 sec.
    forward max bucket size 38 , backward 63.
        Unrouted nets 2 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.015625 sec.
    forward max bucket size 43 , backward 63.
        Unrouted nets 0 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
Detailed routing takes 64 iterations
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_wlast/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:WLAST_0 is routed by SRB.
C: Route-2036: The clock path from u_ddr3_top/u_rw_ctrl_128bit/axi_arvalid/opit_0_inv_L5Q:Q to u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC:ARVALID_0 is routed by SRB.
C: Route-2036: The clock path from sys_clk_ibuf/opit_1:OUT to u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/goppll:CLKIN1 is routed by SRB.
Detailed routing takes 2.59 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.14 sec.
Hold violation fix iter 0 takes 3.02 sec, total_step_forward 647197.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 1 takes 0.53 sec, total_step_forward 123701.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 2 takes 0.52 sec, total_step_forward 120799.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 3 takes 0.50 sec, total_step_forward 120811.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 4 takes 0.52 sec, total_step_forward 121385.
Incremental timing analysis takes 0.14 sec.
Hold violation fix iter 5 takes 0.52 sec, total_step_forward 120939.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 6.61 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used SRB routing arc is 17926.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 10.70 sec.
W: Timing-4105: The worst slack of endpoint u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D of clock sys_clk|u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1/CLKOUT2_Inferred is -1306ps(slow corner), but required hold violation threshold is 200ps.
C: STA-3017: There are 1 clock cross SRB paths do not meet the required hold violation threshold(200ps).


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 3        | 6             | 50                 
| Use of CLMA              | 260      | 3274          | 8                  
|   FF                     | 457      | 19644         | 3                  
|   LUT                    | 761      | 13096         | 6                  
|   LUT-FF pairs           | 141      | 13096         | 2                  
| Use of CLMS              | 81       | 1110          | 8                  
|   FF                     | 135      | 6660          | 3                  
|   LUT                    | 225      | 4440          | 6                  
|   LUT-FF pairs           | 43       | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 2        | 6             | 34                 
| Use of DQSL              | 5        | 18            | 28                 
| Use of DRM               | 16       | 48            | 34                 
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 1        | 2             | 50                 
| Use of IO                | 58       | 240           | 25                 
|   IOBD                   | 29       | 120           | 25                 
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 29       | 114           | 26                 
| Use of IOCKDIV           | 1        | 12            | 9                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 2        | 12            | 17                 
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 58       | 240           | 25                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 6             | 17                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 1        | 24            | 5                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 20            | 15                 
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:10s)
Design 'ddr3_rw_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:21s)
Action pnr: Real time elapsed is 0h:0m:23s
Action pnr: CPU time elapsed is 0h:0m:22s
Action pnr: Process CPU time elapsed is 0h:0m:22s
Current time: Thu Oct 13 11:01:56 2022
Action pnr: Peak memory pool usage is 635 MB
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Thu Oct 13 11:01:56 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 4002569

Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK' (gopIOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK' (gopIOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_19_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_20_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_21_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_22_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_23_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_24_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_25_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_42_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_43_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_44_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_45_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_46_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_47_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_48_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_49_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_51_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_52_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_57_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_58_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SERCLK' (gopOMDDR.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iob_59_dut/opit_1_IOL/TCLK' (gopOMDDR.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/ICLK' (gopIOMDDRDEL.ICLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SERCLK' (gopIOMDDRDEL.SERCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/gateop_inv_IO/TCLK' (gopIOMDDRDEL.TCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_error' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Thu Oct 13 11:02:02 2022
Action report_timing: Peak memory pool usage is 655 MB
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Thu Oct 13 11:02:03 2022
Compiling architecture definition.
Analyzing project file 'E:/Verilog22_1/25_ddr3_rw_top/prj/ddr3_rw_top.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.296875 sec.
Generating architecture configuration.
The bitstream file is "E:/Verilog22_1/25_ddr3_rw_top/prj/generate_bitstream/ddr3_rw_top.sbit"
Generate programming file takes 3.078125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:7s
Action gen_bit_stream: CPU time elapsed is 0h:0m:6s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:6s
Current time: Thu Oct 13 11:02:09 2022
Action gen_bit_stream: Peak memory pool usage is 354 MB
Process "Generate Bitstream" done.
Process exit normally.
