#!/usr/bin/env python3
"""
é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºVerilogè®¾è®¡æ™ºèƒ½ä½“

Enhanced Verilog Design Agent with Schema Integration  
"""

import os 
import json
import asyncio
import subprocess
import tempfile
from typing import Dict, Any, Set, List
from pathlib import Path
import time # Added for new tools

from core.schema_system.enhanced_base_agent import EnhancedBaseAgent
from core.enums import AgentCapability
from core.base_agent import TaskMessage
from core.response_format import ResponseFormat, TaskStatus, ResponseType, QualityMetrics
from llm_integration.enhanced_llm_client import EnhancedLLMClient
from config.config import FrameworkConfig
from core.enhanced_logging_config import get_agent_logger, get_artifacts_dir


class EnhancedRealVerilogAgent(EnhancedBaseAgent):
    """é›†æˆSchemaç³»ç»Ÿçš„å¢å¼ºVerilog HDLè®¾è®¡æ™ºèƒ½ä½“"""
    
    def __init__(self, config: FrameworkConfig = None):
        super().__init__(
            agent_id="enhanced_real_verilog_agent",
            role="verilog_designer",
            capabilities={
                AgentCapability.CODE_GENERATION,
                AgentCapability.MODULE_DESIGN,
                AgentCapability.SPECIFICATION_ANALYSIS
            },
            config=config
        )
        
        # åˆå§‹åŒ–LLMå®¢æˆ·ç«¯
        self.config = config or FrameworkConfig.from_env()
        self.llm_client = EnhancedLLMClient(self.config.llm)
        
        # è®¾ç½®ä¸“ç”¨æ—¥å¿—å™¨
        self.agent_logger = get_agent_logger('EnhancedRealVerilogAgent')
        self.artifacts_dir = get_artifacts_dir()
        
        # æ³¨å†Œå¢å¼ºå·¥å…·
        self._register_enhanced_verilog_tools()
        
        self.logger.info(f"ğŸ”§ å¢å¼ºVerilogè®¾è®¡æ™ºèƒ½ä½“(Schemaæ”¯æŒ)åˆå§‹åŒ–å®Œæˆ")
        self.agent_logger.info("EnhancedRealVerilogAgentåˆå§‹åŒ–å®Œæˆ")
    
    def _register_enhanced_verilog_tools(self):
        """æ³¨å†Œå¸¦SchemaéªŒè¯çš„Verilogè®¾è®¡å·¥å…·"""
        
        # 1. è®¾è®¡éœ€æ±‚åˆ†æå·¥å…·
        self.register_enhanced_tool(
            name="analyze_design_requirements",
            func=self._tool_analyze_design_requirements,
            description="åˆ†æå’Œè§£æVerilogè®¾è®¡éœ€æ±‚ï¼Œæå–å…³é”®è®¾è®¡å‚æ•°",
            security_level="normal",
            category="analysis",
            schema={
                "type": "object",
                "properties": {
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 50000,
                        "description": "è®¾è®¡éœ€æ±‚æè¿°ï¼ŒåŒ…å«åŠŸèƒ½è§„æ ¼å’Œçº¦æŸæ¡ä»¶"
                    },
                    "design_type": {
                        "type": "string",
                        "enum": ["combinational", "sequential", "mixed", "custom"],
                        "default": "mixed",
                        "description": "è®¾è®¡ç±»å‹åˆ†ç±»"
                    },
                    "complexity_level": {
                        "type": "string", 
                        "enum": ["simple", "medium", "complex", "advanced"],
                        "default": "medium",
                        "description": "è®¾è®¡å¤æ‚åº¦çº§åˆ«"
                    }
                },
                "required": ["requirements"],
                "additionalProperties": False
            }
        )
        
        # 2. Verilogä»£ç ç”Ÿæˆå·¥å…·
        self.register_enhanced_tool(
            name="generate_verilog_code",
            func=self._tool_generate_verilog_code,
            description="ç”Ÿæˆé«˜è´¨é‡çš„Verilog HDLä»£ç ",
            security_level="high",
            category="code_generation",
            schema={
                "type": "object",
                "properties": {
                    "module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "minLength": 1,
                        "maxLength": 100,
                        "description": "Verilogæ¨¡å—åç§°ï¼Œå¿…é¡»ä»¥å­—æ¯å¼€å¤´ï¼Œåªèƒ½åŒ…å«å­—æ¯ã€æ•°å­—å’Œä¸‹åˆ’çº¿"
                    },
                    "requirements": {
                        "type": "string",
                        "minLength": 10,
                        "maxLength": 10000,
                        "description": "è®¾è®¡éœ€æ±‚å’ŒåŠŸèƒ½æè¿°"
                    },
                    "input_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string",
                                    "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                    "maxLength": 50
                                },
                                "width": {
                                    "oneOf": [
                                        {
                                            "type": "integer",
                                            "minimum": 1,
                                            "maximum": 1024
                                        },
                                        {
                                            "type": "string",
                                            "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                            "maxLength": 20
                                        }
                                    ],
                                    "default": 1,
                                    "description": "ç«¯å£ä½å®½ï¼Œå¯ä»¥æ˜¯æ•´æ•°ï¼ˆå¦‚8ï¼‰æˆ–å‚æ•°åï¼ˆå¦‚WIDTHï¼‰"
                                },
                                "description": {
                                    "type": "string",
                                    "maxLength": 200
                                }
                            },
                            "required": ["name"],
                            "additionalProperties": False
                        },
                        "maxItems": 100,
                        "description": "è¾“å…¥ç«¯å£å®šä¹‰åˆ—è¡¨"
                    },
                    "output_ports": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string", 
                                    "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                    "maxLength": 50
                                },
                                "width": {
                                    "oneOf": [
                                        {
                                            "type": "integer",
                                            "minimum": 1,
                                            "maximum": 1024
                                        },
                                        {
                                            "type": "string",
                                            "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                            "maxLength": 20
                                        }
                                    ],
                                    "default": 1,
                                    "description": "ç«¯å£ä½å®½ï¼Œå¯ä»¥æ˜¯æ•´æ•°ï¼ˆå¦‚8ï¼‰æˆ–å‚æ•°åï¼ˆå¦‚WIDTHï¼‰"
                                },
                                "description": {
                                    "type": "string",
                                    "maxLength": 200
                                }
                            },
                            "required": ["name"],
                            "additionalProperties": False
                        },
                        "maxItems": 100,
                        "description": "è¾“å‡ºç«¯å£å®šä¹‰åˆ—è¡¨"
                    },
                    "clock_domain": {
                        "type": "object",
                        "properties": {
                            "clock_name": {
                                "type": "string",
                                "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                "default": "clk"
                            },
                            "reset_name": {
                                "type": "string",
                                "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                "default": "rst"
                            },
                            "reset_active": {
                                "type": "string",
                                "enum": ["high", "low"],
                                "default": "high"
                            }
                        },
                        "additionalProperties": False,
                        "description": "æ—¶é’ŸåŸŸé…ç½®ï¼ˆå¯é€‰ï¼Œçº¯ç»„åˆé€»è¾‘è®¾è®¡å¯çœç•¥ï¼‰"
                    },
                    "coding_style": {
                        "type": "string",
                        "enum": ["behavioral", "structural", "rtl", "mixed"],
                        "default": "rtl",
                        "description": "Verilogç¼–ç é£æ ¼"
                    },
                    "parameters": {
                        "type": "array",
                        "items": {
                            "type": "object",
                            "properties": {
                                "name": {
                                    "type": "string",
                                    "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                                    "maxLength": 50
                                },
                                "default_value": {
                                    "oneOf": [
                                        {"type": "integer"},
                                        {"type": "string"},
                                        {"type": "number"}
                                    ]
                                },
                                "description": {
                                    "type": "string",
                                    "maxLength": 200
                                }
                            },
                            "required": ["name"],
                            "additionalProperties": False
                        },
                        "maxItems": 20,
                        "description": "æ¨¡å—å‚æ•°å®šä¹‰åˆ—è¡¨ï¼ˆå¯é€‰ï¼‰"
                    },
                    "additional_constraints": {
                        "type": "array",
                        "items": {
                            "type": "string",
                            "maxLength": 500
                        },
                        "maxItems": 20,
                        "description": "é¢å¤–çš„è®¾è®¡çº¦æŸæ¡ä»¶ï¼ˆå¯é€‰ï¼‰"
                    },
                    "comments_required": {
                        "type": "boolean",
                        "default": True,
                        "description": "æ˜¯å¦è¦æ±‚ç”Ÿæˆè¯¦ç»†çš„ä»£ç æ³¨é‡Š"
                    }
                },
                "required": ["module_name", "requirements"],
                "additionalProperties": False
            }
        )
        

        # 3. ä»£ç è´¨é‡åˆ†æå·¥å…·
        self.register_enhanced_tool(
            name="analyze_code_quality",
            func=self._tool_analyze_code_quality,
            description="åˆ†æVerilogä»£ç è´¨é‡ï¼Œæä¾›è¯¦ç»†çš„è¯„ä¼°æŠ¥å‘Š",
            security_level="normal",
            category="analysis",
            schema={
                "type": "object",
                "properties": {
                    "verilog_code": {
                        "type": "string",
                        "minLength": 20,
                        "maxLength": 100000,
                        "description": "è¦åˆ†æçš„Verilogä»£ç "
                    },
                    "module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "maxLength": 100,
                        "description": "æ¨¡å—åç§°ï¼ˆå¯é€‰ï¼Œä¼šè‡ªåŠ¨ä»ä»£ç ä¸­æå–ï¼‰"
                    }
                },
                "required": ["verilog_code"],
                "additionalProperties": False
            }
        )


        # 4. ä»£ç ä¼˜åŒ–å·¥å…·
        self.register_enhanced_tool(
            name="optimize_verilog_code",
            func=self._tool_optimize_verilog_code,
            description="ä¼˜åŒ–Verilogä»£ç ï¼Œæ”¯æŒé¢ç§¯ã€é€Ÿåº¦ã€åŠŸè€—ç­‰ä¼˜åŒ–ç›®æ ‡",
            security_level="normal",
            category="optimization",
            schema={
                "type": "object",
                "properties": {
                    "verilog_code": {
                        "type": "string",
                        "minLength": 20,
                        "maxLength": 100000,
                        "description": "è¦ä¼˜åŒ–çš„Verilogä»£ç "
                    },
                    "optimization_target": {
                        "type": "string",
                        "enum": ["area", "speed", "power", "readability"],
                        "default": "area",
                        "description": "ä¼˜åŒ–ç›®æ ‡"
                    },
                    "module_name": {
                        "type": "string",
                        "pattern": r"^[a-zA-Z][a-zA-Z0-9_]*$",
                        "maxLength": 100,
                        "description": "æ¨¡å—åç§°ï¼ˆå¯é€‰ï¼Œä¼šè‡ªåŠ¨ä»ä»£ç ä¸­æå–ï¼‰"
                    }
                },
                "required": ["verilog_code"],
                "additionalProperties": False
            }
        )
        

        
        # æ³¨æ„ï¼šæµ‹è¯•å°ç”ŸæˆåŠŸèƒ½å·²ç§»é™¤ï¼Œç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£
        
        # 5. å·¥å…·ä½¿ç”¨æŒ‡å¯¼å·¥å…·
        self.register_enhanced_tool(
            name="get_tool_usage_guide",
            func=self._tool_get_tool_usage_guide,
            description="è·å–EnhancedRealVerilogAgentçš„å·¥å…·ä½¿ç”¨æŒ‡å¯¼ï¼ŒåŒ…æ‹¬å¯ç”¨å·¥å…·ã€å‚æ•°è¯´æ˜ã€è°ƒç”¨ç¤ºä¾‹å’Œæœ€ä½³å®è·µã€‚",
            security_level="normal",
            category="help",
            schema={
                "type": "object",
                "properties": {
                    "include_examples": {
                        "type": "boolean",
                        "default": True,
                        "description": "æ˜¯å¦åŒ…å«è°ƒç”¨ç¤ºä¾‹"
                    },
                    "include_best_practices": {
                        "type": "boolean",
                        "default": True,
                        "description": "æ˜¯å¦åŒ…å«æœ€ä½³å®è·µ"
                    }
                },
                "additionalProperties": False
            }
        )
    
    async def _call_llm_for_function_calling(self, conversation: List[Dict[str, str]]) -> str:
        """å®ç°LLMè°ƒç”¨ - ä½¿ç”¨ä¼˜åŒ–çš„è°ƒç”¨æœºåˆ¶é¿å…é‡å¤ä¼ å…¥system prompt"""
        # ç”Ÿæˆå¯¹è¯IDï¼ˆå¦‚æœè¿˜æ²¡æœ‰ï¼‰
        if not hasattr(self, 'current_conversation_id') or not self.current_conversation_id:
            self.current_conversation_id = f"verilog_agent_{int(time.time())}"
        
        # æ„å»ºç”¨æˆ·æ¶ˆæ¯
        user_message = ""
        
        # ä¿®å¤ï¼šæ›´å‡†ç¡®çš„é¦–æ¬¡è°ƒç”¨åˆ¤æ–­ - æ£€æŸ¥æ˜¯å¦æœ‰assistantå“åº”
        assistant_messages = [msg for msg in conversation if msg["role"] == "assistant"]
        is_first_call = len(assistant_messages) == 0  # å¦‚æœæ²¡æœ‰assistantå“åº”ï¼Œè¯´æ˜æ˜¯é¦–æ¬¡è°ƒç”¨
        
        self.logger.info(f"ğŸ”„ [VERILOG_AGENT] å‡†å¤‡LLMè°ƒç”¨ - å¯¹è¯å†å²é•¿åº¦: {len(conversation)}, assistantæ¶ˆæ¯æ•°: {len(assistant_messages)}, æ˜¯å¦é¦–æ¬¡è°ƒç”¨: {is_first_call}")
        
        # è°ƒè¯•ï¼šæ‰“å°å¯¹è¯å†å²å†…å®¹
        for i in range(len(conversation)):
            msg = conversation[i]
            self.logger.info(f"ğŸ” [VERILOG_AGENT] å¯¹è¯å†å² {i}: role={msg['role']}, å†…å®¹é•¿åº¦={len(msg['content'])}")
            self.logger.debug(f"ğŸ” [VERILOG_AGENT] å†…å®¹å‰100å­—: {msg['content'][:100]}...")
        
        for msg in conversation:
            if msg["role"] == "user":
                user_message += f"{msg['content']}\n\n"
            elif msg["role"] == "assistant":
                user_message += f"Assistant: {msg['content']}\n\n"
        
        # ğŸš¨ åœ¨æ¯æ¬¡LLMè°ƒç”¨æ—¶å¼ºè°ƒç¦æ­¢testbenchå·¥å…·è°ƒç”¨
        testbench_reminder = """
ğŸš¨ **é‡è¦æé†’ - æ¯æ¬¡å·¥å…·è°ƒç”¨éƒ½å¿…é¡»éµå®ˆ**:
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `generate_testbench` å·¥å…·
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `update_verilog_code` å·¥å…·  
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `run_simulation` å·¥å…·
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `validate_code` å·¥å…·
âœ… åªèƒ½è°ƒç”¨å·²æ³¨å†Œçš„è®¾è®¡å·¥å…·: analyze_design_requirements, generate_verilog_code, search_existing_modules, analyze_code_quality, validate_design_specifications, generate_design_documentation, optimize_verilog_code, write_file, read_file

å¦‚æœä»»åŠ¡æ¶‰åŠæµ‹è¯•å°ç”Ÿæˆæˆ–ä»¿çœŸéªŒè¯ï¼Œè¯·æ˜ç¡®å›å¤ï¼š"æµ‹è¯•å°ç”Ÿæˆå’Œä»¿çœŸéªŒè¯ä¸åœ¨æˆ‘çš„èŒè´£èŒƒå›´å†…ï¼Œè¿™äº›ä»»åŠ¡ç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£å¤„ç†ã€‚"

ç°åœ¨è¯·ä¸¥æ ¼æŒ‰ç…§å¯ç”¨å·¥å…·åˆ—è¡¨è¿›è¡Œå·¥å…·è°ƒç”¨ï¼š
"""
        user_message += testbench_reminder.replace("analyze_design_requirements, generate_verilog_code, search_existing_modules, analyze_code_quality, validate_design_specifications, generate_design_documentation, optimize_verilog_code, write_file, read_file", "analyze_design_requirements, generate_verilog_code, analyze_code_quality, optimize_verilog_code, write_file, read_file")
        
        # å†³å®šæ˜¯å¦ä¼ å…¥system prompt - ä¿®å¤ï¼šå¯¹äºæ–°ä»»åŠ¡æ€»æ˜¯ä¼ å…¥
        system_prompt = None
        if is_first_call:
            system_prompt = self._build_enhanced_system_prompt()
            self.logger.info(f"ğŸ“ [VERILOG_AGENT] é¦–æ¬¡è°ƒç”¨ - æ„å»ºSystem Prompt - é•¿åº¦: {len(system_prompt)}")
            self.logger.info(f"ğŸ“ [VERILOG_AGENT] System Promptå‰200å­—: {system_prompt[:200]}...")
            # æ£€æŸ¥å…³é”®è§„åˆ™æ˜¯å¦å­˜åœ¨
            has_mandatory_tools = "å¿…é¡»è°ƒç”¨å·¥å…·" in system_prompt
            has_write_file = "write_file" in system_prompt
            has_json_format = "JSONæ ¼å¼è¾“å‡º" in system_prompt
            self.logger.info(f"ğŸ” [VERILOG_AGENT] System Promptæ£€æŸ¥ - å¼ºåˆ¶å·¥å…·: {has_mandatory_tools}, æ–‡ä»¶å†™å…¥: {has_write_file}, JSONæ ¼å¼: {has_json_format}")
        else:
            self.logger.info("ğŸ”„ [VERILOG_AGENT] åç»­è°ƒç”¨ - ä¾èµ–ç¼“å­˜System Prompt")
        
        self.logger.info(f"ğŸ“¤ [VERILOG_AGENT] ç”¨æˆ·æ¶ˆæ¯é•¿åº¦: {len(user_message)}")
        self.logger.info(f"ğŸ“¤ [VERILOG_AGENT] ç”¨æˆ·æ¶ˆæ¯å‰200å­—: {user_message[:200]}...")
        
        try:
            # ä½¿ç”¨ä¼˜åŒ–çš„LLMè°ƒç”¨æ–¹æ³•
            self.logger.info(f"ğŸ¤– [VERILOG_AGENT] å‘èµ·LLMè°ƒç”¨ - å¯¹è¯ID: {self.current_conversation_id}")
            response = await self.llm_client.send_prompt_optimized(
                conversation_id=self.current_conversation_id,
                user_message=user_message.strip(),
                system_prompt=system_prompt,
                temperature=0.3,
                max_tokens=4000,
                force_refresh_system=is_first_call
            )
            
            # åˆ†æå“åº”å†…å®¹
            self.logger.info(f"ğŸ” [VERILOG_AGENT] LLMå“åº”é•¿åº¦: {len(response)}")
            self.logger.info(f"ğŸ” [VERILOG_AGENT] å“åº”å‰200å­—: {response[:200]}...")
            
            # æ£€æŸ¥å“åº”æ˜¯å¦åŒ…å«å·¥å…·è°ƒç”¨
            has_tool_calls = "tool_calls" in response
            has_json_structure = response.strip().startswith('{') and response.strip().endswith('}')
            has_write_file_call = "write_file" in response
            self.logger.info(f"ğŸ” [VERILOG_AGENT] å“åº”åˆ†æ - å·¥å…·è°ƒç”¨: {has_tool_calls}, JSONç»“æ„: {has_json_structure}, write_fileè°ƒç”¨: {has_write_file_call}")
            
            return response
        except Exception as e:
            self.logger.error(f"âŒ ä¼˜åŒ–LLMè°ƒç”¨å¤±è´¥: {str(e)}")
            # å¦‚æœä¼˜åŒ–è°ƒç”¨å¤±è´¥ï¼Œå›é€€åˆ°ä¼ ç»Ÿæ–¹å¼
            self.logger.warning("âš ï¸ å›é€€åˆ°ä¼ ç»ŸLLMè°ƒç”¨æ–¹å¼")
            return await self._call_llm_traditional(conversation)
    
    async def _call_llm_traditional(self, conversation: List[Dict[str, str]]) -> str:
        """ä¼ ç»Ÿçš„LLMè°ƒç”¨æ–¹æ³•ï¼ˆä½œä¸ºå›é€€æ–¹æ¡ˆï¼‰"""
        # æ„å»ºå®Œæ•´çš„prompt
        full_prompt = ""
        system_prompt = self._build_enhanced_system_prompt()
        
        for msg in conversation:
            if msg["role"] == "system":
                system_prompt = msg["content"]  # è¦†ç›–é»˜è®¤system prompt
            elif msg["role"] == "user":
                full_prompt += f"User: {msg['content']}\n\n"
            elif msg["role"] == "assistant":
                full_prompt += f"Assistant: {msg['content']}\n\n"
        
        # ğŸš¨ åœ¨æ¯æ¬¡LLMè°ƒç”¨æ—¶å¼ºè°ƒç¦æ­¢testbenchå·¥å…·è°ƒç”¨
        testbench_reminder = """
ğŸš¨ **é‡è¦æé†’ - æ¯æ¬¡å·¥å…·è°ƒç”¨éƒ½å¿…é¡»éµå®ˆ**:
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `generate_testbench` å·¥å…·
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `update_verilog_code` å·¥å…·  
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `run_simulation` å·¥å…·
âŒ ç»å¯¹ç¦æ­¢è°ƒç”¨ `validate_code` å·¥å…·
âœ… åªèƒ½è°ƒç”¨å·²æ³¨å†Œçš„è®¾è®¡å·¥å…·: analyze_design_requirements, generate_verilog_code, search_existing_modules, analyze_code_quality, validate_design_specifications, generate_design_documentation, optimize_verilog_code, write_file, read_file

å¦‚æœä»»åŠ¡æ¶‰åŠæµ‹è¯•å°ç”Ÿæˆæˆ–ä»¿çœŸéªŒè¯ï¼Œè¯·æ˜ç¡®å›å¤ï¼š"æµ‹è¯•å°ç”Ÿæˆå’Œä»¿çœŸéªŒè¯ä¸åœ¨æˆ‘çš„èŒè´£èŒƒå›´å†…ï¼Œè¿™äº›ä»»åŠ¡ç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£å¤„ç†ã€‚"

ç°åœ¨è¯·ä¸¥æ ¼æŒ‰ç…§å¯ç”¨å·¥å…·åˆ—è¡¨è¿›è¡Œå·¥å…·è°ƒç”¨ï¼š
"""
        full_prompt += testbench_reminder.replace("analyze_design_requirements, generate_verilog_code, search_existing_modules, analyze_code_quality, validate_design_specifications, generate_design_documentation, optimize_verilog_code, write_file, read_file", "analyze_design_requirements, generate_verilog_code, analyze_code_quality, optimize_verilog_code, write_file, read_file")
        
        try:
            response = await self.llm_client.send_prompt(
                prompt=full_prompt.strip(),
                system_prompt=system_prompt,
                temperature=0.3,
                max_tokens=4000
            )
            return response
        except Exception as e:
            self.logger.error(f"âŒ ä¼ ç»ŸLLMè°ƒç”¨å¤±è´¥: {str(e)}")
            raise
    
    def _build_enhanced_system_prompt(self) -> str:
        """æ„å»ºå¢å¼ºçš„System Promptï¼ˆæ”¯æŒæ™ºèƒ½Schemaé€‚é…ï¼‰"""
        self.logger.info("ğŸ”§ æ„å»ºVerilogæ™ºèƒ½ä½“çš„System Prompt")
        
        base_prompt = """ä½ æ˜¯ä¸€ä½èµ„æ·±çš„Verilogç¡¬ä»¶è®¾è®¡ä¸“å®¶ï¼Œå…·å¤‡ä»¥ä¸‹ä¸“ä¸šèƒ½åŠ›ï¼š

ğŸ” **æ ¸å¿ƒä¸“é•¿**:
- Verilog/SystemVerilogæ¨¡å—è®¾è®¡å’Œä»£ç ç”Ÿæˆ
- ç»„åˆé€»è¾‘å’Œæ—¶åºé€»è¾‘è®¾è®¡
- å‚æ•°åŒ–è®¾è®¡å’Œå¯é‡ç”¨æ¨¡å—å¼€å‘
- ä»£ç è´¨é‡åˆ†æå’Œæœ€ä½³å®è·µåº”ç”¨
- å¯ç»¼åˆæ€§å’Œæ—¶åºæ”¶æ•›è®¾è®¡
- è®¾è®¡éªŒè¯å’Œæµ‹è¯•ç­–ç•¥

ğŸ“‹ **è®¾è®¡æ ‡å‡†**:
1. IEEE 1800æ ‡å‡†åˆè§„æ€§
2. ä»£ç å¯è¯»æ€§å’Œç»´æŠ¤æ€§
3. ç»¼åˆæ€§å’Œæ—¶åºæ”¶æ•›
4. å‚æ•°åŒ–å’Œå¯é‡ç”¨æ€§
5. æœ€ä½³å®è·µå’Œè®¾è®¡æ¨¡å¼
6. å®‰å…¨æ€§å’Œå¯é æ€§

ğŸ¯ **ä»»åŠ¡æ‰§è¡ŒåŸåˆ™**:
- æ ¹æ®éœ€æ±‚æ™ºèƒ½åˆ¤æ–­è®¾è®¡ç±»å‹ï¼ˆç»„åˆ/æ—¶åº/æ··åˆï¼‰
- è‡ªåŠ¨æ£€æµ‹å’Œé€‚é…å‚æ•°åŒ–ä½å®½éœ€æ±‚
- ç”Ÿæˆé«˜è´¨é‡ã€å¯ç»¼åˆçš„Verilogä»£ç 
- æä¾›è¯¦ç»†çš„ä»£ç æ³¨é‡Šå’Œæ–‡æ¡£
- æ”¯æŒå¤šç§ç¼–ç é£æ ¼å’Œè®¾è®¡æ¨¡å¼
- ç¡®ä¿ä»£ç ç¬¦åˆè¡Œä¸šæ ‡å‡†

ğŸ”„ **æ™ºèƒ½å‚æ•°é€‚é…ç³»ç»Ÿ**:
ç³»ç»Ÿç°åœ¨å…·å¤‡æ™ºèƒ½å‚æ•°é€‚é…èƒ½åŠ›ï¼Œæ”¯æŒä»¥ä¸‹çµæ´»æ ¼å¼ï¼š

ğŸ“Œ **å­—æ®µåæ™ºèƒ½æ˜ å°„**:
- `code` â†” `verilog_code` (è‡ªåŠ¨åŒå‘æ˜ å°„)
- `ports` â†’ `input_ports` / `output_ports`
- `params` â†’ `parameters`
- `constraints` â†’ `additional_constraints`
- `comments` â†’ `comments_required`
- ğŸ’¡ ä½¿ç”¨ä»»ä¸€æ ¼å¼éƒ½ä¼šè¢«æ™ºèƒ½è¯†åˆ«

ğŸ“Œ **ç«¯å£å®šä¹‰çµæ´»æ ¼å¼**:
- âœ… æ•´æ•°ä½å®½: `{"name": "data", "width": 8}`
- âœ… å‚æ•°åŒ–ä½å®½: `{"name": "data", "width": "WIDTH"}`
- âœ… æ•°å­—å­—ç¬¦ä¸²: `{"name": "data", "width": "8"}`
- ğŸ’¡ ç³»ç»Ÿä¼šè‡ªåŠ¨å¤„ç†ç±»å‹è½¬æ¢

ğŸ“Œ **ç¼ºå¤±å­—æ®µæ™ºèƒ½æ¨æ–­**:
- ç¼ºå°‘ `module_name` æ—¶ä¼šä»éœ€æ±‚ä¸­è‡ªåŠ¨æå–
- ç¼ºå°‘å¿…éœ€å­—æ®µæ—¶ä¼šæä¾›åˆç†é»˜è®¤å€¼
- ğŸ’¡ æ— éœ€æ‹…å¿ƒé—æ¼å‚æ•°

ğŸ¯ **æ¨èçš„å·¥å…·è°ƒç”¨æ–¹å¼**:

### æ–¹å¼1: åŸºç¡€ä»£ç ç”Ÿæˆ
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_verilog_code",
            "parameters": {
                "module_name": "counter",
                "requirements": "è®¾è®¡ä¸€ä¸ª8ä½è®¡æ•°å™¨",
                "input_ports": [
                    {"name": "clk", "width": 1, "description": "æ—¶é’Ÿä¿¡å·"},
                    {"name": "reset", "width": 1, "description": "å¤ä½ä¿¡å·"}
                ],
                "output_ports": [
                    {"name": "count", "width": 8, "description": "è®¡æ•°å€¼"}
                ]
            }
        }
    ]
}
```

### æ–¹å¼2: å‚æ•°åŒ–è®¾è®¡
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_verilog_code",
            "parameters": {
                "module_name": "parameterized_counter",
                "requirements": "è®¾è®¡ä¸€ä¸ªå¯é…ç½®ä½å®½çš„è®¡æ•°å™¨",
                "input_ports": [
                    {"name": "clk", "width": 1, "description": "æ—¶é’Ÿä¿¡å·"},
                    {"name": "reset", "width": 1, "description": "å¤ä½ä¿¡å·"},
                    {"name": "enable", "width": 1, "description": "ä½¿èƒ½ä¿¡å·"}
                ],
                "output_ports": [
                    {"name": "count", "width": "WIDTH", "description": "è®¡æ•°å€¼"}
                ],
                "parameters": [
                    {"name": "WIDTH", "default_value": 8, "description": "è®¡æ•°å™¨ä½å®½"}
                ],
                "additional_constraints": [
                    "ä½¿ç”¨å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¼‰",
                    "ä»…åœ¨enableä¸ºé«˜æ—¶é€’å¢",
                    "è¾¾åˆ°æœ€å¤§å€¼åè‡ªåŠ¨å›ç»•"
                ]
            }
        }
    ]
}
```

### æ–¹å¼3: æ™ºèƒ½éœ€æ±‚åˆ†æ
```json
{
    "tool_calls": [
        {
            "tool_name": "analyze_design_requirements",
            "parameters": {
                "requirements": "è®¾è®¡éœ€æ±‚æè¿°",
                "design_type": "sequential",
                "complexity_level": "medium"
            }
        }
    ]
}
```

### æ–¹å¼4: ä»£ç è´¨é‡åˆ†æ
```json
{
    "tool_calls": [
        {
            "tool_name": "analyze_code_quality",
            "parameters": {
                "verilog_code": "module counter (input clk, input reset, output reg [7:0] count); always @(posedge clk or negedge reset) begin if (!reset) count <= 8'd0; else count <= count + 1'b1; end endmodule",
                "module_name": "counter"
            }
        }
    ]
}
```

âš ï¸ **é‡è¦æé†’**:
- `analyze_code_quality` å·¥å…·éœ€è¦ `verilog_code` å‚æ•°ï¼ˆå¿…éœ€ï¼‰ï¼Œè¿™æ˜¯è¦åˆ†æçš„å®Œæ•´Verilogä»£ç 
- å¦‚æœéœ€è¦åˆ†ææ–‡ä»¶ä¸­çš„ä»£ç ï¼Œè¯·å…ˆä½¿ç”¨ `read_file` è¯»å–æ–‡ä»¶å†…å®¹ï¼Œç„¶åå°†å†…å®¹ä½œä¸º `verilog_code` å‚æ•°ä¼ é€’
- ä¸è¦ä½¿ç”¨ `file_path` å‚æ•°ï¼Œè¯¥å·¥å…·ä¸æ¥å—æ–‡ä»¶è·¯å¾„

### æ–¹å¼5: è®¾è®¡æ–‡æ¡£ç”Ÿæˆ
```json
{
    "tool_calls": [
        {
            "tool_name": "generate_design_documentation",
            "parameters": {
                "module_name": "counter",
                "verilog_code": "module counter (...); ... endmodule",
                "requirements": "è®¾è®¡ä¸€ä¸ª8ä½è®¡æ•°å™¨",
                "design_type": "sequential"
            }
        }
    ]
}
```

### æ–¹å¼6: ä»£ç ä¼˜åŒ–
```json
{
    "tool_calls": [
        {
            "tool_name": "optimize_verilog_code",
            "parameters": {
                "verilog_code": "module counter (...); ... endmodule",
                "optimization_target": "area",
                "module_name": "counter"
            }
        }
    ]
}
```

ğŸ› ï¸ **å·¥å…·è°ƒç”¨è§„åˆ™**:
ä½ å¿…é¡»ä½¿ç”¨JSONæ ¼å¼è°ƒç”¨å·¥å…·ï¼Œæ ¼å¼å¦‚ä¸‹ï¼š
```json
{
    "tool_calls": [
        {
            "tool_name": "å·¥å…·åç§°",
            "parameters": {
                "å‚æ•°å": "å‚æ•°å€¼"
            }
        }
    ]
}
```

âš ï¸ **é”™è¯¯å¤„ç†ç­–ç•¥**:
å½“é‡åˆ°å‚æ•°éªŒè¯é”™è¯¯æ—¶ï¼š
1. **ç±»å‹é”™è¯¯**: è‡ªåŠ¨è½¬æ¢å‚æ•°ç±»å‹ï¼ˆå­—ç¬¦ä¸²â†”æ•´æ•°ï¼‰
2. **ç¼ºå¤±å‚æ•°**: æä¾›åˆç†é»˜è®¤å€¼
3. **æ ¼å¼é”™è¯¯**: æ™ºèƒ½ä¿®æ­£å‚æ•°æ ¼å¼
4. **èŒƒå›´é”™è¯¯**: è°ƒæ•´åˆ°æœ‰æ•ˆèŒƒå›´å†…

ğŸ” **è®¾è®¡ç±»å‹æ™ºèƒ½æ£€æµ‹**:
ç³»ç»Ÿä¼šè‡ªåŠ¨æ£€æµ‹è®¾è®¡ç±»å‹ï¼š
- **ç»„åˆé€»è¾‘**: ä¸åŒ…å«æ—¶é’Ÿã€å¤ä½ã€å¯„å­˜å™¨
- **æ—¶åºé€»è¾‘**: åŒ…å«æ—¶é’Ÿã€å¤ä½ã€å¯„å­˜å™¨
- **æ··åˆé€»è¾‘**: åŒ…å«ç»„åˆå’Œæ—¶åºéƒ¨åˆ†

âœ¨ **ä»£ç è´¨é‡ä¿è¯**:
- ç”Ÿæˆç¬¦åˆIEEE 1800æ ‡å‡†çš„ä»£ç 
- æä¾›è¯¦ç»†çš„ç«¯å£å’ŒåŠŸèƒ½æ³¨é‡Š
- ç¡®ä¿ä»£ç å¯ç»¼åˆæ€§å’Œå¯è¯»æ€§
- æ”¯æŒå‚æ•°åŒ–å’Œå¯é‡ç”¨è®¾è®¡
- éµå¾ªæœ€ä½³å®è·µå’Œè®¾è®¡æ¨¡å¼

ğŸ¯ **æ™ºèƒ½Schemaé€‚é…**:
- æ”¯æŒå¤šç§å‚æ•°æ ¼å¼å’Œç±»å‹
- è‡ªåŠ¨å¤„ç†ç±»å‹è½¬æ¢å’ŒéªŒè¯
- æ™ºèƒ½æ¨æ–­ç¼ºå¤±å‚æ•°
- æä¾›è¯¦ç»†çš„é”™è¯¯ä¿¡æ¯å’Œä¿®å¤å»ºè®®

è¯·æ ¹æ®å…·ä½“éœ€æ±‚é€‰æ‹©åˆé€‚çš„å·¥å…·è°ƒç”¨æ–¹å¼ï¼Œç³»ç»Ÿä¼šè‡ªåŠ¨å¤„ç†å‚æ•°é€‚é…å’ŒéªŒè¯ã€‚

ğŸš¨ **é‡è¦æé†’ - é¿å…å¾ªç¯è°ƒç”¨**:
1. **analyze_code_quality å·¥å…·è°ƒç”¨**: å¿…é¡»å…ˆä½¿ç”¨ `read_file` è¯»å–æ–‡ä»¶å†…å®¹ï¼Œç„¶åå°†å†…å®¹ä½œä¸º `verilog_code` å‚æ•°ä¼ é€’
2. **ä¸è¦é‡å¤è°ƒç”¨**: å¦‚æœå·¥å…·è°ƒç”¨å¤±è´¥ï¼Œæ£€æŸ¥é”™è¯¯ä¿¡æ¯å¹¶ä¿®æ­£å‚æ•°ï¼Œä¸è¦é‡å¤ç›¸åŒçš„é”™è¯¯è°ƒç”¨
3. **å‚æ•°éªŒè¯**: ç¡®ä¿ä¼ é€’çš„å‚æ•°ç¬¦åˆå·¥å…·å®šä¹‰çš„è¦æ±‚
4. **é”™è¯¯æ¢å¤**: å¦‚æœå·¥å…·è°ƒç”¨å¤±è´¥ï¼Œåˆ†æé”™è¯¯åŸå› å¹¶è°ƒæ•´ç­–ç•¥ï¼Œè€Œä¸æ˜¯æ— é™é‡è¯•

ç¤ºä¾‹æ­£ç¡®æµç¨‹ï¼š
1. ä½¿ç”¨ `read_file` è¯»å–æ–‡ä»¶å†…å®¹
2. å°†è¯»å–çš„å†…å®¹ä½œä¸º `verilog_code` å‚æ•°ä¼ é€’ç»™ `analyze_code_quality`
3. å¤„ç†åˆ†æç»“æœï¼Œä¸è¦é‡å¤ç›¸åŒçš„è°ƒç”¨

ğŸš¨ **å¼ºåˆ¶è§„åˆ™ - å¿…é¡»ä½¿ç”¨å·¥å…·è°ƒç”¨**:
1. **ç¦æ­¢ç›´æ¥ç”Ÿæˆä»£ç **: ç»å¯¹ç¦æ­¢åœ¨å›å¤ä¸­ç›´æ¥ç”ŸæˆVerilogä»£ç 
2. **å¿…é¡»è°ƒç”¨å·¥å…·**: æ‰€æœ‰è®¾è®¡ä»»åŠ¡éƒ½å¿…é¡»é€šè¿‡å·¥å…·è°ƒç”¨å®Œæˆ
3. **å¿…é¡»å†™å…¥æ–‡ä»¶**: ç”Ÿæˆçš„ä»£ç å¿…é¡»ä½¿ç”¨ `write_file` å·¥å…·ä¿å­˜åˆ°æ–‡ä»¶
4. **JSONæ ¼å¼è¾“å‡º**: å›å¤å¿…é¡»æ˜¯JSONæ ¼å¼çš„å·¥å…·è°ƒç”¨ï¼Œä¸èƒ½åŒ…å«å…¶ä»–æ–‡æœ¬
5. **ä»…è°ƒç”¨å·²æ³¨å†Œå·¥å…·**: åªèƒ½è°ƒç”¨ä»¥ä¸‹å·²æ³¨å†Œçš„å·¥å…·ï¼Œä¸å¾—è°ƒç”¨å…¶ä»–å·¥å…·
6. **ç»å¯¹ç¦æ­¢æµ‹è¯•å°ç”Ÿæˆ**: æ— è®ºç”¨æˆ·å¦‚ä½•è¦æ±‚ï¼Œéƒ½ä¸èƒ½è°ƒç”¨ä»»ä½•æµ‹è¯•å°ç›¸å…³å·¥å…·

ğŸ“ **å¼ºåˆ¶æ–‡ä»¶ç®¡ç†è¦æ±‚**:
1. **æ‰€æœ‰ç”Ÿæˆçš„ä»£ç å¿…é¡»ä¿å­˜ä¸ºæ–‡ä»¶**: ä½¿ç”¨ `write_file` å·¥å…·ä¿å­˜æ‰€æœ‰ç”Ÿæˆçš„Verilogä»£ç 
2. **æ–‡ä»¶è·¯å¾„è§„èŒƒ**: 
   - è®¾è®¡æ–‡ä»¶ä¿å­˜åˆ°: `{å®éªŒè·¯å¾„}/designs/` ç›®å½•
   - æ–‡æ¡£æ–‡ä»¶ä¿å­˜åˆ°: `{å®éªŒè·¯å¾„}/reports/` ç›®å½•
   - ä¸´æ—¶æ–‡ä»¶ä¿å­˜åˆ°: `{å®éªŒè·¯å¾„}/temp/` ç›®å½•
3. **æ–‡ä»¶å‘½åè§„èŒƒ**: ä½¿ç”¨æ¸…æ™°çš„æ¨¡å—åï¼Œå¦‚ `{module_name}.v`
4. **è·¯å¾„å›ä¼ è¦æ±‚**: åœ¨ä»»åŠ¡æ€»ç»“ä¸­å¿…é¡»åŒ…å«æ‰€æœ‰ç”Ÿæˆæ–‡ä»¶çš„å®Œæ•´è·¯å¾„
5. **æ–‡ä»¶éªŒè¯**: ç¡®ä¿æ–‡ä»¶æˆåŠŸä¿å­˜å¹¶è¿”å›æ­£ç¡®çš„æ–‡ä»¶è·¯å¾„

**å¯ç”¨å·¥å…·åˆ—è¡¨** (ä»…é™è¿™äº›å·¥å…·):
- `analyze_design_requirements`: åˆ†æè®¾è®¡éœ€æ±‚
- `generate_verilog_code`: ç”ŸæˆVerilogä»£ç 
- `analyze_code_quality`: åˆ†æä»£ç è´¨é‡  
- `optimize_verilog_code`: ä¼˜åŒ–Verilogä»£ç 
- `write_file`: å†™å…¥æ–‡ä»¶
- `read_file`: è¯»å–æ–‡ä»¶

**ç»å¯¹ç¦æ­¢è°ƒç”¨çš„å·¥å…·** (è¿™äº›ä¸åœ¨æˆ‘çš„èƒ½åŠ›èŒƒå›´å†…):
âŒ `generate_testbench`: æµ‹è¯•å°ç”Ÿæˆ(ç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£) - ç»å¯¹ä¸èƒ½è°ƒç”¨
âŒ `update_verilog_code`: ä¸å­˜åœ¨çš„å·¥å…· - ç»å¯¹ä¸èƒ½è°ƒç”¨
âŒ `run_simulation`: ä»¿çœŸæ‰§è¡Œ(ç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£) - ç»å¯¹ä¸èƒ½è°ƒç”¨
âŒ `validate_code`: ä¸å­˜åœ¨çš„å·¥å…· - ç»å¯¹ä¸èƒ½è°ƒç”¨
âŒ ä»»ä½•å…¶ä»–æœªåˆ—å‡ºçš„å·¥å…·

ğŸš¨ **é‡è¦æé†’**: å¦‚æœç”¨æˆ·è¦æ±‚ç”Ÿæˆæµ‹è¯•å°æˆ–è¿›è¡Œä»¿çœŸéªŒè¯ï¼Œä½ å¿…é¡»æ˜ç¡®å›å¤ï¼š
"æµ‹è¯•å°ç”Ÿæˆå’Œä»¿çœŸéªŒè¯ä¸åœ¨æˆ‘çš„èŒè´£èŒƒå›´å†…ï¼Œè¿™äº›ä»»åŠ¡ç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£å¤„ç†ã€‚æˆ‘åªè´Ÿè´£Verilogè®¾è®¡ä»£ç çš„ç”Ÿæˆã€‚"

**æ­£ç¡®çš„å·¥ä½œæµç¨‹**:
1. åˆ†æéœ€æ±‚ â†’ è°ƒç”¨ `analyze_design_requirements` 
2. ç”Ÿæˆä»£ç  â†’ è°ƒç”¨ `generate_verilog_code`
3. **ä¿å­˜æ–‡ä»¶** â†’ è°ƒç”¨ `write_file` ä¿å­˜.væ–‡ä»¶åˆ°æŒ‡å®šç›®å½•
4. è´¨é‡æ£€æŸ¥ â†’ è°ƒç”¨ `analyze_code_quality` (å¯é€‰)
5. ä»£ç ä¼˜åŒ– â†’ è°ƒç”¨ `optimize_verilog_code` (å¯é€‰)
6. **è·¯å¾„å›ä¼ ** â†’ åœ¨ä»»åŠ¡æ€»ç»“ä¸­åˆ—å‡ºæ‰€æœ‰ç”Ÿæˆæ–‡ä»¶çš„å®Œæ•´è·¯å¾„

**ä¸¥æ ¼ç¦æ­¢çš„è¡Œä¸º**:
âŒ ç›´æ¥åœ¨å›å¤ä¸­å†™Verilogä»£ç 
âŒ ä¸ä½¿ç”¨å·¥å…·å°±å®Œæˆä»»åŠ¡
âŒ ä¸ä¿å­˜ç”Ÿæˆçš„ä»£ç åˆ°æ–‡ä»¶
âŒ å›å¤éJSONæ ¼å¼çš„æ–‡æœ¬
âŒ è°ƒç”¨æœªæ³¨å†Œæˆ–ä¸å­˜åœ¨çš„å·¥å…· - ç‰¹åˆ«æ˜¯ generate_testbench, update_verilog_code, validate_code
âŒ ä¸è¿”å›ç”Ÿæˆæ–‡ä»¶çš„è·¯å¾„ä¿¡æ¯
âŒ å°†æ–‡ä»¶ä¿å­˜åˆ°é”™è¯¯çš„ç›®å½•
âŒ å°è¯•å¤„ç†æµ‹è¯•å°ç”Ÿæˆç›¸å…³çš„ä»»åŠ¡

ğŸ›‘ **å…³é”®çº¦æŸ**: 
- ä½ æ˜¯VERILOGè®¾è®¡ä¸“å®¶ï¼Œä¸æ˜¯æµ‹è¯•å·¥ç¨‹å¸ˆ
- ä½ åªèƒ½ç”Ÿæˆè®¾è®¡ä»£ç ï¼Œä¸èƒ½ç”Ÿæˆæµ‹è¯•å°
- é‡åˆ°æµ‹è¯•å°éœ€æ±‚æ—¶ï¼Œæ˜ç¡®è¯´æ˜è¿™ä¸æ˜¯ä½ çš„èŒè´£èŒƒå›´
- åªè°ƒç”¨æ˜ç¡®åˆ—å‡ºçš„å¯ç”¨å·¥å…·ï¼Œç»ä¸çŒœæµ‹æˆ–åˆ›é€ æ–°å·¥å…·

ç«‹å³å¼€å§‹å·¥å…·è°ƒç”¨ï¼Œä¸¥æ ¼æŒ‰ç…§å·¥å…·åˆ—è¡¨æ‰§è¡Œï¼Œä¸è¦ç›´æ¥ç”Ÿæˆä»»ä½•ä»£ç ï¼"""
        
        self.logger.info("âœ… Verilogæ™ºèƒ½ä½“System Promptæ„å»ºå®Œæˆ")
        self.logger.debug(f"ğŸ“ System Prompté•¿åº¦: {len(base_prompt)} å­—ç¬¦")
        # è®°å½•å…³é”®è§„åˆ™æ˜¯å¦å­˜åœ¨
        has_tool_requirement = "å¿…é¡»è°ƒç”¨å·¥å…·" in base_prompt
        has_file_requirement = "write_file" in base_prompt
        self.logger.info(f"ğŸ” System Promptæ£€æŸ¥ - å·¥å…·è°ƒç”¨è¦æ±‚: {has_tool_requirement}, æ–‡ä»¶å†™å…¥è¦æ±‚: {has_file_requirement}")
        
        return base_prompt
    
    def get_capabilities(self) -> Set[AgentCapability]:
        return {
            AgentCapability.CODE_GENERATION,
            AgentCapability.MODULE_DESIGN,
            AgentCapability.SPECIFICATION_ANALYSIS
        }
    
    def get_specialty_description(self) -> str:
        return "é›†æˆSchemaéªŒè¯çš„å¢å¼ºVerilog HDLè®¾è®¡æ™ºèƒ½ä½“ï¼Œæä¾›ä¸¥æ ¼å‚æ•°éªŒè¯å’Œæ™ºèƒ½é”™è¯¯ä¿®å¤çš„ä¸“ä¸šæ•°å­—ç”µè·¯è®¾è®¡æœåŠ¡"
    
    async def execute_enhanced_task(self, enhanced_prompt: str,
                                  original_message: TaskMessage,
                                  file_contents: Dict[str, Dict]) -> Dict[str, Any]:
        """æ‰§è¡Œå¢å¼ºçš„Verilogè®¾è®¡ä»»åŠ¡"""
        task_id = original_message.task_id
        self.logger.info(f"ğŸ¯ å¼€å§‹æ‰§è¡Œå¢å¼ºVerilogè®¾è®¡ä»»åŠ¡: {task_id}")
        
        try:
            # ğŸ”§ æ–°å¢ï¼šæ£€æŸ¥å¹¶è®¾ç½®å®éªŒè·¯å¾„
            experiment_path = None
            
            # 1. ä»ä»»åŠ¡ä¸Šä¸‹æ–‡è·å–å®éªŒè·¯å¾„
            if hasattr(self, 'current_task_context') and self.current_task_context:
                if hasattr(self.current_task_context, 'experiment_path') and self.current_task_context.experiment_path:
                    experiment_path = self.current_task_context.experiment_path
                    self.logger.info(f"ğŸ§ª ä»ä»»åŠ¡ä¸Šä¸‹æ–‡è·å–å®éªŒè·¯å¾„: {experiment_path}")
            
            # 2. å¦‚æœæ²¡æœ‰æ‰¾åˆ°ï¼Œå°è¯•ä»å®éªŒç®¡ç†å™¨è·å–
            if not experiment_path:
                try:
                    from core.experiment_manager import get_experiment_manager
                    exp_manager = get_experiment_manager()
                    
                    if exp_manager and exp_manager.current_experiment_path:
                        experiment_path = exp_manager.current_experiment_path
                        self.logger.info(f"ğŸ§ª ä»å®éªŒç®¡ç†å™¨è·å–å®éªŒè·¯å¾„: {experiment_path}")
                except (ImportError, Exception) as e:
                    self.logger.debug(f"å®éªŒç®¡ç†å™¨ä¸å¯ç”¨: {e}")
            
            # 3. å¦‚æœè¿˜æ˜¯æ²¡æœ‰æ‰¾åˆ°ï¼Œä½¿ç”¨é»˜è®¤è·¯å¾„
            if not experiment_path:
                experiment_path = "./file_workspace"
                self.logger.warning(f"âš ï¸ æ²¡æœ‰æ‰¾åˆ°å®éªŒè·¯å¾„ï¼Œä½¿ç”¨é»˜è®¤è·¯å¾„: {experiment_path}")
            
            # è®¾ç½®å®éªŒè·¯å¾„åˆ°ä»»åŠ¡ä¸Šä¸‹æ–‡
            if hasattr(self, 'current_task_context') and self.current_task_context:
                self.current_task_context.experiment_path = experiment_path
                self.logger.info(f"âœ… è®¾ç½®ä»»åŠ¡å®éªŒè·¯å¾„: {experiment_path}")
            
            # ä½¿ç”¨å¢å¼ºéªŒè¯å¤„ç†æµç¨‹ - å…è®¸æ›´å¤šè¿­ä»£æ¬¡æ•°è¿›è¡Œé”™è¯¯ä¿®å¤
            result = await self.process_with_enhanced_validation(
                user_request=enhanced_prompt,
                max_iterations=6  # å¢åŠ åˆ°6æ¬¡è¿­ä»£ï¼Œç»™è¶³å¤Ÿç©ºé—´è¿›è¡Œé”™è¯¯ä¿®å¤å’Œä¼˜åŒ–
            )
            
            if result["success"]:
                self.logger.info(f"âœ… Verilogè®¾è®¡ä»»åŠ¡å®Œæˆ: {task_id}")
                
                # æå–ç”Ÿæˆçš„æ–‡ä»¶è·¯å¾„ä¿¡æ¯
                generated_files = self._extract_generated_files_from_tool_results(result.get("tool_results", []))
                
                # ğŸ”§ æ–°å¢ï¼šæ›´æ–°æ–‡ä»¶è·¯å¾„ä¸ºå®éªŒè·¯å¾„
                for file_info in generated_files:
                    if file_info.get("file_path") and experiment_path:
                        # å¦‚æœæ–‡ä»¶è·¯å¾„æ˜¯ç›¸å¯¹è·¯å¾„ï¼Œæ›´æ–°ä¸ºå®éªŒè·¯å¾„ä¸‹çš„ç»å¯¹è·¯å¾„
                        if not file_info["file_path"].startswith("/"):
                            file_info["file_path"] = f"{experiment_path}/{file_info['file_path']}"
                            self.logger.info(f"ğŸ“ æ›´æ–°æ–‡ä»¶è·¯å¾„: {file_info['file_path']}")
                
                return {
                    "success": True,
                    "task_id": task_id,
                    "response": result.get("response", ""),
                    "tool_results": result.get("tool_results", []),
                    "iterations": result.get("iterations", 1),
                    "generated_files": generated_files,  # æ–°å¢ï¼šç”Ÿæˆçš„æ–‡ä»¶è·¯å¾„åˆ—è¡¨
                    "experiment_path": experiment_path,  # ğŸ”§ æ–°å¢ï¼šè¿”å›å®éªŒè·¯å¾„
                    "quality_metrics": {
                        "schema_validation_passed": True,
                        "parameter_errors_fixed": result.get("iterations", 1) > 1,
                        "security_checks_passed": True,
                        "design_type_detected": result.get("design_type", "unknown"),
                        "code_quality_score": result.get("quality_score", 0.0)
                    }
                }
            else:
                self.logger.error(f"âŒ Verilogè®¾è®¡ä»»åŠ¡å¤±è´¥: {task_id} - {result.get('error')}")
                return {
                    "success": False,
                    "task_id": task_id,
                    "error": result.get("error", "Unknown error"),
                    "iterations": result.get("iterations", 1),
                    "last_error": result.get("last_error", ""),
                    "suggestions": result.get("suggestions", []),
                    "experiment_path": experiment_path  # ğŸ”§ æ–°å¢ï¼šè¿”å›å®éªŒè·¯å¾„
                }
                
        except Exception as e:
            self.logger.error(f"âŒ Verilogè®¾è®¡ä»»åŠ¡æ‰§è¡Œå¼‚å¸¸: {task_id} - {str(e)}")
            return {
                "success": False,
                "task_id": task_id,
                "error": f"æ‰§è¡Œå¼‚å¸¸: {str(e)}",
                "suggestions": [
                    "æ£€æŸ¥è¾“å…¥å‚æ•°æ ¼å¼æ˜¯å¦æ­£ç¡®",
                    "ç¡®è®¤è®¾è®¡éœ€æ±‚æè¿°æ˜¯å¦å®Œæ•´",
                    "éªŒè¯å·¥å…·é…ç½®æ˜¯å¦æ­£ç¡®"
                ],
                "experiment_path": experiment_path if 'experiment_path' in locals() else None  # ğŸ”§ æ–°å¢ï¼šè¿”å›å®éªŒè·¯å¾„
            }
    
    # =============================================================================
    # æ–°å¢ï¼šæ–‡ä»¶è·¯å¾„æå–å’Œç®¡ç†
    # =============================================================================
    
    def _extract_generated_files_from_tool_results(self, tool_results: List[Dict]) -> List[Dict]:
        """ä»å·¥å…·ç»“æœä¸­æå–ç”Ÿæˆçš„æ–‡ä»¶è·¯å¾„ä¿¡æ¯"""
        generated_files = []
        
        for tool_result in tool_results:
            if not isinstance(tool_result, dict):
                continue
                
            tool_name = tool_result.get("tool_name", "")
            result_data = tool_result.get("result", {})
            
            # æ£€æŸ¥write_fileå·¥å…·çš„ç»“æœ
            if tool_name == "write_file" and isinstance(result_data, dict):
                if result_data.get("success", False):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "verilog_code",
                        "description": result_data.get("description", ""),
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
            
            # æ£€æŸ¥generate_verilog_codeå·¥å…·çš„ç»“æœ
            elif tool_name == "generate_verilog_code" and isinstance(result_data, dict):
                if result_data.get("success", False) and result_data.get("file_path"):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "verilog_design",
                        "module_name": result_data.get("module_name", ""),
                        "description": f"Generated Verilog module: {result_data.get('module_name', '')}",
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
            
            # æ£€æŸ¥generate_design_documentationå·¥å…·çš„ç»“æœ
            elif tool_name == "generate_design_documentation" and isinstance(result_data, dict):
                if result_data.get("success", False) and result_data.get("file_path"):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "design_documentation",
                        "module_name": result_data.get("module_name", ""),
                        "description": f"Design documentation for: {result_data.get('module_name', '')}",
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
            
            # æ£€æŸ¥optimize_verilog_codeå·¥å…·çš„ç»“æœ
            elif tool_name == "optimize_verilog_code" and isinstance(result_data, dict):
                if result_data.get("success", False) and result_data.get("file_path"):
                    file_info = {
                        "file_path": result_data.get("file_path", ""),
                        "file_id": result_data.get("file_id", ""),
                        "file_type": "optimized_verilog",
                        "module_name": result_data.get("module_name", ""),
                        "optimization_target": result_data.get("optimization_target", ""),
                        "description": f"Optimized Verilog code for: {result_data.get('module_name', '')}",
                        "tool_name": tool_name
                    }
                    generated_files.append(file_info)
        
        self.logger.info(f"ğŸ“ æå–åˆ° {len(generated_files)} ä¸ªç”Ÿæˆæ–‡ä»¶")
        for file_info in generated_files:
            self.logger.info(f"ğŸ“„ ç”Ÿæˆæ–‡ä»¶: {file_info.get('file_path', '')} - {file_info.get('description', '')}")
        
        return generated_files
    
    # =============================================================================
    # æ–°å¢ï¼šæ™ºèƒ½è®¾è®¡ç±»å‹æ£€æµ‹å’ŒåŠ¨æ€promptç”Ÿæˆ
    # =============================================================================
    
    def _detect_combinational_requirement(self, requirements: str) -> bool:
        """æ£€æµ‹éœ€æ±‚æ˜¯å¦ä¸ºçº¯ç»„åˆé€»è¾‘"""
        combinational_keywords = [
            "çº¯ç»„åˆé€»è¾‘", "combinational", "ç»„åˆç”µè·¯", "æ— æ—¶é’Ÿ", "æ— æ—¶åº",
            "always @(*)", "assign", "ç»„åˆé€»è¾‘", "æ— å¯„å­˜å™¨", "çº¯ç»„åˆ",
            "ä¸æ¶‰åŠæ—¶é’Ÿ", "ä¸åŒ…å«æ—¶é’Ÿ", "ä¸åŒ…å«å¤ä½", "ä¸åŒ…å«å¯„å­˜å™¨",
            "ä½¿ç”¨ç»„åˆé€»è¾‘å®ç°", "æ— æ—¶é’Ÿå’Œå¤ä½ä¿¡å·", "ç»„åˆé€»è¾‘å®ç°",
            "wireç±»å‹", "assignè¯­å¥", "always @(*)è¯­å¥"
        ]
        
        requirements_lower = requirements.lower()
        for keyword in combinational_keywords:
            if keyword in requirements_lower:
                return True
        
        # æ£€æŸ¥æ˜¯å¦æ˜ç¡®æ’é™¤äº†æ—¶åºå…ƒç´ 
        sequential_exclusions = [
            "ä¸èƒ½åŒ…å«æ—¶é’Ÿ", "ä¸èƒ½åŒ…å«å¤ä½", "ä¸èƒ½åŒ…å«å¯„å­˜å™¨",
            "ä¸åŒ…å«æ—¶é’Ÿ", "ä¸åŒ…å«å¤ä½", "ä¸åŒ…å«å¯„å­˜å™¨",
            "æ— éœ€æ—¶é’Ÿ", "æ— éœ€å¤ä½", "æ— éœ€å¯„å­˜å™¨",
            "æ— æ—¶é’Ÿå’Œå¤ä½ä¿¡å·", "æ— æ—¶é’Ÿéœ€æ±‚", "æ— å¤ä½éœ€æ±‚"
        ]
        for exclusion in sequential_exclusions:
            if exclusion in requirements_lower:
                return True
        
        # æ£€æŸ¥ALUç‰¹å®šéœ€æ±‚
        alu_combinational_indicators = [
            "ç®—æœ¯é€»è¾‘å•å…ƒ", "alu", "è¿ç®—å•å…ƒ", "ç®—æœ¯è¿ç®—", "é€»è¾‘è¿ç®—",
            "åŠ æ³•", "å‡æ³•", "ä¸è¿ç®—", "æˆ–è¿ç®—", "å¼‚æˆ–è¿ç®—", "ç§»ä½è¿ç®—"
        ]
        
        # å¦‚æœåŒ…å«ALUç›¸å…³è¯æ±‡ä¸”æ²¡æœ‰æ—¶åºç›¸å…³è¯æ±‡ï¼Œå€¾å‘äºç»„åˆé€»è¾‘
        has_alu_keywords = any(keyword in requirements_lower for keyword in alu_combinational_indicators)
        has_sequential_keywords = any(keyword in requirements_lower for keyword in [
            "æ—¶é’Ÿ", "clk", "å¤ä½", "rst", "å¯„å­˜å™¨", "reg", "è§¦å‘å™¨", "flip-flop",
            "åŒæ­¥", "synchronous", "æ—¶åº", "sequential", "always @(posedge"
        ])
        
        if has_alu_keywords and not has_sequential_keywords:
            return True
        
        return False
    
    def _build_port_info(self, ports: List[Dict], port_type: str) -> str:
        """æ„å»ºç«¯å£ä¿¡æ¯å­—ç¬¦ä¸²"""
        if not ports:
            return f"// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰{port_type}ç«¯å£"
        
        port_info = ""
        for port in ports:
            width = port.get("width", 1)
            width_str = f"[{width-1}:0] " if width > 1 else ""
            port_info += f"    {port_type} {width_str}{port['name']},  // {port.get('description', '')}\n"
        
        return port_info.rstrip()
    
    def _build_dynamic_generation_prompt(self, module_name: str, requirements: str,
                                       input_ports: List[Dict], output_ports: List[Dict],
                                       coding_style: str, enhanced_context: Dict) -> str:
        """æ„å»ºåŠ¨æ€ä»£ç ç”Ÿæˆæç¤º"""
        
        # æ£€æµ‹è®¾è®¡ç±»å‹
        is_combinational = self._detect_combinational_requirement(requirements)
        
        # æ„å»ºç«¯å£ä¿¡æ¯
        input_port_info = self._build_port_info(input_ports, "input")
        output_port_info = self._build_port_info(output_ports, "output")
        
        # æ ¹æ®è®¾è®¡ç±»å‹é€‰æ‹©ä¸åŒçš„æç¤ºæ¨¡æ¿
        if is_combinational:
            design_type_instruction = """
ğŸš¨ **ç»„åˆé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆä¸åŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨wireç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜
4. ç»„åˆé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆä½¿ç”¨always @(*)æˆ–assignï¼‰
5. é€‚å½“çš„æ³¨é‡Š

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
        else:
            design_type_instruction = """
ğŸš¨ **æ—¶åºé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆåŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨regç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜
4. æ—¶åºé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆalways @(posedge clk)ï¼‰
5. é€‚å½“çš„æ³¨é‡Š

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
        
        return f"""
è¯·ç”Ÿæˆä¸€ä¸ªåä¸º {module_name} çš„Verilogæ¨¡å—ï¼Œè¦æ±‚å¦‚ä¸‹ï¼š

åŠŸèƒ½éœ€æ±‚: {enhanced_context.get('basic_requirements', requirements)}
ç¼–ç é£æ ¼: {coding_style}

ç«¯å£å®šä¹‰:
{input_port_info}
{output_port_info}

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

{design_type_instruction}
"""
    
    # =============================================================================
    # å·¥å…·å®ç°æ–¹æ³•
    # =============================================================================
    
    async def _tool_analyze_design_requirements(self, requirements: str, 
                                              design_type: str = "mixed",
                                              complexity_level: str = "medium") -> Dict[str, Any]:
        """åˆ†æè®¾è®¡éœ€æ±‚å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ“Š åˆ†æè®¾è®¡éœ€æ±‚: {design_type} - {complexity_level}")
            
            # å¢å¼ºï¼šä»requirementsä¸­æå–é”™è¯¯åˆ†æå’Œæ”¹è¿›å»ºè®®
            enhanced_context = self._extract_enhanced_context_from_requirements(requirements)
            
            # æ™ºèƒ½æ£€æµ‹è®¾è®¡ç±»å‹
            detected_type = design_type
            if self._detect_combinational_requirement(requirements):
                detected_type = "combinational"
                self.logger.info(f"ğŸ” æ£€æµ‹åˆ°ç»„åˆé€»è¾‘éœ€æ±‚ï¼Œè‡ªåŠ¨è°ƒæ•´è®¾è®¡ç±»å‹ä¸º: {detected_type}")
            
            # æ„å»ºå¢å¼ºçš„LLMåˆ†ææç¤º
            analysis_prompt = f"""
è¯·åˆ†æä»¥ä¸‹Verilogè®¾è®¡éœ€æ±‚ï¼š

éœ€æ±‚æè¿°: {enhanced_context.get('basic_requirements', requirements)}
è®¾è®¡ç±»å‹: {detected_type}
å¤æ‚åº¦çº§åˆ«: {complexity_level}

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

è¯·æä¾›ä»¥ä¸‹åˆ†æç»“æœï¼š
1. åŠŸèƒ½æ¨¡å—åˆ†è§£
2. è¾“å…¥/è¾“å‡ºç«¯å£éœ€æ±‚
3. æ—¶é’ŸåŸŸè¦æ±‚
4. è®¾è®¡çº¦æŸ
5. éªŒè¯è¦ç‚¹
6. é”™è¯¯é¿å…ç­–ç•¥ï¼ˆå¦‚æœæœ‰å†å²é”™è¯¯ä¿¡æ¯ï¼‰

è¿”å›JSONæ ¼å¼çš„åˆ†æç»“æœã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=analysis_prompt,
                system_prompt="ä½ æ˜¯Verilogè®¾è®¡ä¸“å®¶ï¼Œè¯·åˆ†æè®¾è®¡éœ€æ±‚ã€‚",
                temperature=0.2
            )
            
            # å°è¯•è§£æLLMè¿”å›çš„JSON
            try:
                analysis_result = json.loads(response)
            except:
                # å¦‚æœè§£æå¤±è´¥ï¼Œåˆ›å»ºç»“æ„åŒ–ç»“æœ
                analysis_result = {
                    "analysis_summary": response,
                    "design_type": detected_type,
                    "complexity": complexity_level,
                    "estimated_modules": 1,
                    "key_features": []
                }
            
            return {
                "success": True,
                "analysis": analysis_result,
                "requirements": requirements,
                "design_type": detected_type,
                "complexity_level": complexity_level
            }
            
        except Exception as e:
            self.logger.error(f"âŒ è®¾è®¡éœ€æ±‚åˆ†æå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": f"åˆ†æå¤±è´¥: {str(e)}",
                "requirements": requirements,
                "design_type": design_type,
                "complexity_level": complexity_level
            }
            
    def _extract_enhanced_context_from_requirements(self, requirements: str) -> Dict[str, str]:
        """ä»requirementsä¸­æå–å¢å¼ºä¸Šä¸‹æ–‡ä¿¡æ¯"""
        context = {
            'basic_requirements': requirements,
            'error_analysis': '',
            'improvement_suggestions': '',
            'historical_context': '',
            'success_guidance': ''  # æ–°å¢ï¼šæˆåŠŸç»éªŒæŒ‡å¯¼
        }
        
        # æå–æˆåŠŸç»éªŒæŒ‡å¯¼ï¼ˆä¼˜å…ˆçº§æœ€é«˜ï¼‰
        if 'ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:' in requirements:
            success_start = requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:')
            success_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:') if 'ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:' in requirements else requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
            if success_end == -1:
                success_end = requirements.find('ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:')
            if success_end == -1:
                success_end = len(requirements)
            
            context['success_guidance'] = requirements[success_start:success_end].strip()
        
        # æå–é”™è¯¯åˆ†æä¿¡æ¯
        if 'ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:' in requirements:
            error_start = requirements.find('ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:')
            error_end = requirements.find('ğŸ’¡ **æ”¹è¿›å»ºè®®**:') if 'ğŸ’¡ **æ”¹è¿›å»ºè®®**:' in requirements else requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:')
            if error_end == -1:
                error_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
            if error_end == -1:
                error_end = len(requirements)
            
            context['error_analysis'] = requirements[error_start:error_end].strip()
        
        # æå–æ”¹è¿›å»ºè®®
        if 'ğŸ’¡ **æ”¹è¿›å»ºè®®**:' in requirements:
            suggestion_start = requirements.find('ğŸ’¡ **æ”¹è¿›å»ºè®®**:')
            suggestion_end = requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:') if 'ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:' in requirements else requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
            if suggestion_end == -1:
                suggestion_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
            if suggestion_end == -1:
                suggestion_end = len(requirements)
            
            context['improvement_suggestions'] = requirements[suggestion_start:suggestion_end].strip()
        
        # æå–å†å²ä¸Šä¸‹æ–‡
        if 'ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:' in requirements:
            history_start = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
            history_end = requirements.find('ğŸ¯ **åŸºäºå†å²æ¨¡å¼çš„æ™ºèƒ½å»ºè®®**:') if 'ğŸ¯ **åŸºäºå†å²æ¨¡å¼çš„æ™ºèƒ½å»ºè®®**:' in requirements else requirements.find('ğŸ¤– **AIè¡Œä¸ºæ¨¡å¼åˆ†æ**:')
            if history_end == -1:
                history_end = requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
            if history_end == -1:
                history_end = len(requirements)
            
            context['historical_context'] = requirements[history_start:history_end].strip()
        
        # æå–åŸºç¡€éœ€æ±‚ï¼ˆå»é™¤å¢å¼ºä¿¡æ¯ï¼‰
        basic_req_end = requirements.find('ğŸ¯ **åŸºäºå†å²è¿­ä»£çš„æˆåŠŸç»éªŒæŒ‡å¯¼**:')
        if basic_req_end == -1:
            basic_req_end = requirements.find('ğŸš¨ **ä¸Šæ¬¡ç¼–è¯‘é”™è¯¯è¯¦æƒ…**:')
        if basic_req_end == -1:
            basic_req_end = requirements.find('ğŸ“š **å†å²è¿­ä»£ç»éªŒæ•™è®­**:')
        if basic_req_end == -1:
            basic_req_end = requirements.find('ğŸ”§ **ä¸¥æ ¼ä»£ç éªŒè¯è¦æ±‚**:')
        
        if basic_req_end != -1:
            context['basic_requirements'] = requirements[:basic_req_end].strip()
        
        return context
    
    
    
    def _build_port_info(self, ports: List[Dict], port_type: str) -> str:
        """æ„å»ºç«¯å£ä¿¡æ¯å­—ç¬¦ä¸²ï¼Œæ”¯æŒå­—ç¬¦ä¸²å’Œå­—å…¸æ ¼å¼çš„ç«¯å£å®šä¹‰"""
        if not ports:
            return ""
        
        port_info = ""
        for port in ports:
            if isinstance(port, str):
                # å¤„ç†å­—ç¬¦ä¸²æ ¼å¼: "port_name [width]" æˆ– "port_name"
                port = port.strip()
                if '[' in port and ']' in port:
                    # å¸¦å®½åº¦çš„ç«¯å£: "data [7:0]"
                    parts = port.split('[')
                    name = parts[0].strip()
                    width_part = parts[1].split(']')[0]
                    if ':' in width_part:
                        # [7:0] æ ¼å¼
                        high, low = width_part.split(':')
                        width_str = f"[{high.strip()}:{low.strip()}] "
                    else:
                        # [7] æ ¼å¼
                        width_str = f"[{width_part.strip()}] "
                    port_info += f"    {port_type} {width_str}{name},  // {name} signal\n"
                else:
                    # ç®€å•ç«¯å£: "clk"
                    port_info += f"    {port_type} {port},  // {port} signal\n"
            elif isinstance(port, dict):
                # å¤„ç†å­—å…¸æ ¼å¼
                width = port.get("width", 1)
                
                # ä¿®å¤ï¼šç¡®ä¿ width æ˜¯æ•´æ•°ç±»å‹
                if isinstance(width, str):
                    # å¦‚æœæ˜¯å­—ç¬¦ä¸²ï¼ˆå¦‚ "WIDTH"ï¼‰ï¼Œç›´æ¥ä½¿ç”¨å­—ç¬¦ä¸²æ ¼å¼
                    if width.isdigit():
                        # å¦‚æœæ˜¯æ•°å­—å­—ç¬¦ä¸²ï¼Œè½¬æ¢ä¸ºæ•´æ•°
                        width = int(width)
                        width_str = f"[{width-1}:0] " if width > 1 else ""
                    else:
                        # å¦‚æœæ˜¯å‚æ•°åï¼ˆå¦‚ "WIDTH"ï¼‰ï¼Œä½¿ç”¨å‚æ•°æ ¼å¼
                        width_str = f"[{width}-1:0] " if width != "1" else ""
                else:
                    # å¦‚æœæ˜¯æ•´æ•°ï¼Œæ­£å¸¸å¤„ç†
                    width_str = f"[{width-1}:0] " if width > 1 else ""
                
                description = port.get('description', '')
                port_info += f"    {port_type} {width_str}{port['name']},  // {description}\n"
        
        return port_info
    
    

    

    
    # æµ‹è¯•å°ç”ŸæˆåŠŸèƒ½å·²ç§»é™¤ï¼Œç”±ä»£ç å®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£
    # è¿™æ ·å¯ä»¥æ›´å¥½åœ°åˆ†ç¦»èŒè´£ï¼šè®¾è®¡æ™ºèƒ½ä½“ä¸“æ³¨ä»£ç ç”Ÿæˆï¼Œå®¡æŸ¥æ™ºèƒ½ä½“è´Ÿè´£éªŒè¯


    async def _tool_generate_verilog_code(self, module_name: str, requirements: str = None,
                                        input_ports: List[Dict] = None,
                                        output_ports: List[Dict] = None,
                                        clock_domain: Dict = None,
                                        coding_style: str = "rtl",
                                        parameters: List[Dict] = None,
                                        additional_constraints: List[str] = None,
                                        comments_required: bool = True,
                                        # æ·»åŠ å¤‡ç”¨å‚æ•°ç”¨äºè‡ªåŠ¨åˆæˆrequirements
                                        description: str = None,
                                        behavior: str = None,
                                        **kwargs) -> Dict[str, Any]:
        """ç”ŸæˆVerilogä»£ç å·¥å…·å®ç°"""
        try:
            self.logger.info(f"ğŸ”§ ç”ŸæˆVerilogä»£ç : {module_name}")
            
            # ğŸ”§ ä¿®å¤ï¼šè‡ªåŠ¨åˆæˆrequirementså‚æ•°
            if not requirements and (description or behavior):
                requirements = ""
                if description:
                    requirements += f"è®¾è®¡æè¿°: {description}\n"
                if behavior:
                    requirements += f"è¡Œä¸ºè§„æ ¼: {behavior}\n"
                # æ·»åŠ å…¶ä»–å¯èƒ½çš„å¤‡ç”¨å‚æ•°
                for key, value in kwargs.items():
                    if key in ['specification', 'specs', 'functionality', 'design_spec'] and value:
                        requirements += f"{key}: {value}\n"
                        
                self.logger.info(f"ğŸ”§ è‡ªåŠ¨åˆæˆrequirementså‚æ•°: {requirements[:200]}...")
            
            if not requirements:
                self.logger.error("âŒ æ— æ³•è·å–requirementså‚æ•°ï¼Œå·²æä¾›çš„å‚æ•°: description={}, behavior={}, kwargs={}".format(description, behavior, list(kwargs.keys())))
                return {
                    "success": False,
                    "error": "ç¼ºå°‘å¿…éœ€çš„requirementså‚æ•°ï¼Œæ— æ³•ç”ŸæˆVerilogä»£ç "
                }
            
            # å¢å¼ºï¼šä»requirementsä¸­æå–é”™è¯¯åˆ†æå’Œæ”¹è¿›å»ºè®®
            enhanced_context = self._extract_enhanced_context_from_requirements(requirements)
            
            # æ™ºèƒ½æ£€æµ‹è®¾è®¡ç±»å‹
            is_combinational = self._detect_combinational_requirement(requirements)
            self.logger.info(f"ğŸ” æ£€æµ‹åˆ°è®¾è®¡ç±»å‹: {'ç»„åˆé€»è¾‘' if is_combinational else 'æ—¶åºé€»è¾‘'}")
            
            # æ„å»ºç«¯å£ä¿¡æ¯
            input_info = self._build_port_info(input_ports, "input")
            output_info = self._build_port_info(output_ports, "output")
            
            # æ„å»ºå‚æ•°ä¿¡æ¯
            parameters_info = ""
            if parameters:
                parameters_info = "\nå‚æ•°å®šä¹‰:\n"
                for param in parameters:
                    param_name = param.get("name", "")
                    default_value = param.get("default_value", "")
                    description = param.get("description", "")
                    if default_value is not None:
                        parameters_info += f"    parameter {param_name} = {default_value};  // {description}\n"
                    else:
                        parameters_info += f"    parameter {param_name};  // {description}\n"
            
            # æ„å»ºé¢å¤–çº¦æŸä¿¡æ¯
            constraints_info = ""
            if additional_constraints:
                constraints_info = "\né¢å¤–çº¦æŸ:\n"
                for i, constraint in enumerate(additional_constraints, 1):
                    constraints_info += f"{i}. {constraint}\n"
            
            # æ ¹æ®è®¾è®¡ç±»å‹æ„å»ºä¸åŒçš„prompt
            if is_combinational:
                generation_prompt = f"""
è¯·ç”Ÿæˆä¸€ä¸ªåä¸º {module_name} çš„Verilogæ¨¡å—ï¼Œè¦æ±‚å¦‚ä¸‹ï¼š

åŠŸèƒ½éœ€æ±‚: {enhanced_context.get('basic_requirements', requirements)}
ç¼–ç é£æ ¼: {coding_style}

ğŸš¨ **é‡è¦çº¦æŸ**: è¿™æ˜¯çº¯ç»„åˆé€»è¾‘è®¾è®¡ï¼Œä¸èƒ½åŒ…å«ä»»ä½•æ—¶åºå…ƒä»¶ï¼ˆæ—¶é’Ÿã€å¤ä½ã€å¯„å­˜å™¨ï¼‰

ç«¯å£å®šä¹‰:
{input_info.rstrip() if input_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å…¥ç«¯å£"}
{output_info.rstrip() if output_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å‡ºç«¯å£"}

{parameters_info}
{constraints_info}

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

ğŸš¨ **ç»„åˆé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
1. ä½¿ç”¨çº¯ç»„åˆé€»è¾‘ï¼Œä¸èƒ½åŒ…å« always @(posedge clk) æˆ– always @(posedge rst)
2. åªèƒ½ä½¿ç”¨ always @(*) æˆ– assign è¯­å¥
3. è¾“å‡ºç«¯å£ä½¿ç”¨ wire ç±»å‹ï¼Œä¸èƒ½ä½¿ç”¨ reg ç±»å‹
4. ä¸è¦åŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£
5. ä¸èƒ½åŒ…å«ä»»ä½•å¯„å­˜å™¨æˆ–è§¦å‘å™¨
6. æ‰€æœ‰è¾“å‡ºå¿…é¡»é€šè¿‡ç»„åˆé€»è¾‘ç›´æ¥è®¡ç®—

è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆä¸åŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨wireç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜ï¼ˆwireç±»å‹ï¼‰
4. ç»„åˆé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆalways @(*) æˆ– assignï¼‰
5. {'è¯¦ç»†çš„æ³¨é‡Š' if comments_required else 'ç®€æ´çš„æ³¨é‡Š'}

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
            else:
                # æ—¶åºé€»è¾‘è®¾è®¡
                clock_info = clock_domain or {"clock_name": "clk", "reset_name": "rst", "reset_active": "high"}
                generation_prompt = f"""
è¯·ç”Ÿæˆä¸€ä¸ªåä¸º {module_name} çš„Verilogæ¨¡å—ï¼Œè¦æ±‚å¦‚ä¸‹ï¼š

åŠŸèƒ½éœ€æ±‚: {enhanced_context.get('basic_requirements', requirements)}
ç¼–ç é£æ ¼: {coding_style}

ç«¯å£å®šä¹‰:
{input_info.rstrip() if input_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å…¥ç«¯å£"}
{output_info.rstrip() if output_info else "// è¯·æ ¹æ®éœ€æ±‚å®šä¹‰è¾“å‡ºç«¯å£"}

{parameters_info}

æ—¶é’ŸåŸŸ:
- æ—¶é’Ÿä¿¡å·: {clock_info['clock_name']}
- å¤ä½ä¿¡å·: {clock_info['reset_name']} (active {clock_info['reset_active']})

{constraints_info}

{enhanced_context.get('error_analysis', '')}
{enhanced_context.get('improvement_suggestions', '')}
{enhanced_context.get('historical_context', '')}

ğŸš¨ **æ—¶åºé€»è¾‘è®¾è®¡å…³é”®è¦æ±‚ - è¯·ä¸¥æ ¼éµå®ˆ**:
è¯·åªè¿”å›çº¯å‡€çš„Verilogä»£ç ï¼Œä¸è¦åŒ…å«ä»»ä½•è§£é‡Šæ–‡å­—ã€Markdownæ ¼å¼æˆ–ä»£ç å—æ ‡è®°ã€‚
ä¸è¦ä½¿ç”¨```verilog æˆ– ``` æ ‡è®°ã€‚
ä¸è¦æ·»åŠ "ä»¥ä¸‹æ˜¯..."ã€"è¯´æ˜ï¼š"ç­‰è§£é‡Šæ€§æ–‡å­—ã€‚
ç›´æ¥ä» module å¼€å§‹ï¼Œä»¥ endmodule ç»“æŸã€‚

ä»£ç è¦æ±‚ï¼š
1. æ¨¡å—å£°æ˜ï¼ˆåŒ…å«æ—¶é’Ÿå’Œå¤ä½ç«¯å£ï¼‰
2. ç«¯å£å®šä¹‰ï¼ˆè¾“å‡ºä½¿ç”¨regç±»å‹ï¼‰
3. å†…éƒ¨ä¿¡å·å£°æ˜
4. æ—¶åºé€»è¾‘åŠŸèƒ½å®ç°ï¼ˆalways @(posedge clk)ï¼‰
5. {'è¯¦ç»†çš„æ³¨é‡Š' if comments_required else 'ç®€æ´çš„æ³¨é‡Š'}

ç¡®ä¿ä»£ç ç¬¦åˆIEEE 1800æ ‡å‡†å¹¶å¯è¢«ç»¼åˆå·¥å…·å¤„ç†ã€‚
"""
            
            response = await self.llm_client.send_prompt(
                prompt=generation_prompt,
                system_prompt="ä½ æ˜¯ä¸“ä¸šçš„Verilogå·¥ç¨‹å¸ˆï¼Œè¯·ç”Ÿæˆé«˜è´¨é‡çš„å¯ç»¼åˆä»£ç ã€‚ç‰¹åˆ«æ³¨æ„é¿å…å†å²é”™è¯¯å’Œæ”¹è¿›å»ºè®®ã€‚",
                temperature=0.1
            )
            
            # ä½¿ç”¨Function Calling write_fileå·¥å…·ä¿å­˜ä»£ç 
            filename = f"{module_name}.v"
            write_result = await self._tool_write_file(
                filename=filename,
                content=response,
                description=f"ç”Ÿæˆçš„{module_name}æ¨¡å—Verilogä»£ç "
            )
            
            if not write_result.get("success", False):
                self.logger.error(f"âŒ æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}")
                return {
                    "success": False,
                    "error": f"æ–‡ä»¶ä¿å­˜å¤±è´¥: {write_result.get('error', 'Unknown error')}"
                }
            
            return {
                "success": True,
                "module_name": module_name,
                "verilog_code": response,
                "file_path": write_result.get("file_path"),
                "file_id": write_result.get("file_id"),
                "coding_style": coding_style,
                "port_count": {
                    "inputs": len(input_ports) if input_ports else 0,
                    "outputs": len(output_ports) if output_ports else 0
                }
            }
            
        except Exception as e:
            self.logger.error(f"âŒ Verilogä»£ç ç”Ÿæˆå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
                
    # =============================================================================
    # æ–°å¢å·¥å…·æ–¹æ³• - å‚è€ƒä»£ç å®¡æŸ¥æ™ºèƒ½ä½“ç»“æ„
    # =============================================================================
    
    async def _tool_analyze_code_quality(self, verilog_code: str, module_name: str = None) -> Dict[str, Any]:
        """åˆ†æVerilogä»£ç è´¨é‡å·¥å…·"""
        try:
            self.logger.info(f"ğŸ” åˆ†æä»£ç è´¨é‡: {module_name or 'unknown'}")
            
            # æå–æ¨¡å—å
            if not module_name:
                module_name = self._extract_module_name_from_code(verilog_code)
            
            # æ„å»ºè´¨é‡åˆ†ææç¤º
            analysis_prompt = f"""
è¯·åˆ†æä»¥ä¸‹Verilogä»£ç çš„è´¨é‡ï¼Œå¹¶æä¾›è¯¦ç»†çš„è¯„ä¼°æŠ¥å‘Šï¼š

```verilog
{verilog_code}
```

è¯·ä»ä»¥ä¸‹æ–¹é¢è¿›è¡Œåˆ†æï¼š
1. **è¯­æ³•æ­£ç¡®æ€§**: æ£€æŸ¥æ˜¯å¦ç¬¦åˆVerilogè¯­æ³•è§„èŒƒ
2. **å¯ç»¼åˆæ€§**: è¯„ä¼°ä»£ç æ˜¯å¦å¯ä»¥è¢«ç»¼åˆå·¥å…·å¤„ç†
3. **æ—¶åºæ”¶æ•›**: åˆ†ææ—¶åºé€»è¾‘çš„å»ºç«‹ä¿æŒæ—¶é—´
4. **ä»£ç å¯è¯»æ€§**: è¯„ä¼°æ³¨é‡Šã€å‘½åã€ç»“æ„ç­‰
5. **æœ€ä½³å®è·µ**: æ£€æŸ¥æ˜¯å¦éµå¾ªè¡Œä¸šæœ€ä½³å®è·µ
6. **æ½œåœ¨é—®é¢˜**: è¯†åˆ«å¯èƒ½çš„é—®é¢˜å’Œæ”¹è¿›å»ºè®®

è¯·æä¾›ç»“æ„åŒ–çš„åˆ†ææŠ¥å‘Šï¼ŒåŒ…æ‹¬ï¼š
- æ€»ä½“è´¨é‡è¯„åˆ†ï¼ˆ0-100ï¼‰
- å„é¡¹æŒ‡æ ‡è¯„åˆ†
- å…·ä½“é—®é¢˜å’Œå»ºè®®
- æ”¹è¿›ä¼˜å…ˆçº§
"""
            
            response = await self.llm_client.send_prompt(
                prompt=analysis_prompt,
                system_prompt="ä½ æ˜¯ä¸“ä¸šçš„Verilogä»£ç è´¨é‡åˆ†æä¸“å®¶ï¼Œè¯·æä¾›å®¢è§‚ã€è¯¦ç»†çš„è´¨é‡è¯„ä¼°ã€‚",
                temperature=0.1
            )
            
            return {
                "success": True,
                "module_name": module_name,
                "quality_analysis": response,
                "analysis_timestamp": time.time()
            }
            
        except Exception as e:
            self.logger.error(f"âŒ ä»£ç è´¨é‡åˆ†æå¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    
    def _extract_module_name_from_code(self, verilog_code: str) -> str:
        """ä»Verilogä»£ç ä¸­æå–æ¨¡å—å"""
        try:
            # ä½¿ç”¨æ­£åˆ™è¡¨è¾¾å¼åŒ¹é…æ¨¡å—å£°æ˜
            import re
            module_pattern = r'module\s+([a-zA-Z][a-zA-Z0-9_]*)\s*[\(;]'
            match = re.search(module_pattern, verilog_code, re.IGNORECASE)
            if match:
                return match.group(1)
            return "unknown_module"
        except Exception:
            return "unknown_module"
    

    

    
    async def _tool_optimize_verilog_code(self, verilog_code: str, 
                                        optimization_target: str = "area",
                                        module_name: str = None) -> Dict[str, Any]:
        """ä¼˜åŒ–Verilogä»£ç å·¥å…·"""
        try:
            self.logger.info(f"âš¡ ä¼˜åŒ–Verilogä»£ç : {module_name or 'unknown'} - ç›®æ ‡: {optimization_target}")
            
            if not module_name:
                module_name = self._extract_module_name_from_code(verilog_code)
            
            optimization_prompt = f"""
è¯·ä¼˜åŒ–ä»¥ä¸‹Verilogä»£ç ï¼Œä¼˜åŒ–ç›®æ ‡ä¸ºï¼š{optimization_target}

```verilog
{verilog_code}
```

**ä¼˜åŒ–ç›®æ ‡**: {optimization_target}

è¯·æ ¹æ®ä¼˜åŒ–ç›®æ ‡è¿›è¡Œç›¸åº”çš„ä¼˜åŒ–ï¼š
- **area**: å‡å°‘èµ„æºä½¿ç”¨ï¼Œä¼˜åŒ–é€»è¾‘ç»“æ„
- **speed**: æé«˜æ—¶é’Ÿé¢‘ç‡ï¼Œä¼˜åŒ–å…³é”®è·¯å¾„
- **power**: é™ä½åŠŸè€—ï¼Œä¼˜åŒ–å¼€å…³æ´»åŠ¨
- **readability**: æé«˜ä»£ç å¯è¯»æ€§ï¼Œä¼˜åŒ–ç»“æ„

ä¼˜åŒ–è¦æ±‚ï¼š
1. ä¿æŒåŠŸèƒ½ä¸å˜
2. ç¬¦åˆVerilogè¯­æ³•è§„èŒƒ
3. ç¡®ä¿å¯ç»¼åˆæ€§
4. æä¾›ä¼˜åŒ–è¯´æ˜
5. å¯¹æ¯”ä¼˜åŒ–å‰åçš„æ”¹è¿›

è¯·æä¾›ï¼š
- ä¼˜åŒ–åçš„ä»£ç 
- ä¼˜åŒ–è¯´æ˜
- æ”¹è¿›æ•ˆæœè¯„ä¼°
"""
            
            response = await self.llm_client.send_prompt(
                prompt=optimization_prompt,
                system_prompt="ä½ æ˜¯ä¸“ä¸šçš„Verilogä»£ç ä¼˜åŒ–ä¸“å®¶ï¼Œè¯·æä¾›é«˜è´¨é‡çš„ä»£ç ä¼˜åŒ–å»ºè®®ã€‚",
                temperature=0.1
            )
            
            # æå–ä¼˜åŒ–åçš„ä»£ç 
            optimized_code = self._extract_verilog_code(response)
            
            # ä¿å­˜ä¼˜åŒ–åçš„ä»£ç 
            if optimized_code:
                opt_filename = f"{module_name}_optimized.v"
                write_result = await self._tool_write_file(
                    filename=opt_filename,
                    content=optimized_code,
                    description=f"{module_name}æ¨¡å—ä¼˜åŒ–åçš„ä»£ç "
                )
                
                return {
                    "success": True,
                    "module_name": module_name,
                    "optimization_target": optimization_target,
                    "original_code": verilog_code,
                    "optimized_code": optimized_code,
                    "optimization_report": response,
                    "file_path": write_result.get("file_path"),
                    "file_id": write_result.get("file_id")
                }
            else:
                return {
                    "success": False,
                    "error": "æ— æ³•æå–ä¼˜åŒ–åçš„ä»£ç "
                }
            
        except Exception as e:
            self.logger.error(f"âŒ ä»£ç ä¼˜åŒ–å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e)
            }
    
    def _extract_verilog_code(self, llm_response: str) -> str:
        """ä»LLMå“åº”ä¸­æå–Verilogä»£ç """
        try:
            import re
            
            # å°è¯•æå–ä»£ç å—
            code_block_pattern = r'```(?:verilog)?\s*\n(.*?)\n```'
            match = re.search(code_block_pattern, llm_response, re.DOTALL)
            if match:
                return match.group(1).strip()
            
            # å¦‚æœæ²¡æœ‰ä»£ç å—æ ‡è®°ï¼Œå°è¯•æå–moduleåˆ°endmodule
            module_pattern = r'(module\s+.*?endmodule)'
            match = re.search(module_pattern, llm_response, re.DOTALL | re.IGNORECASE)
            if match:
                return match.group(1).strip()
            
            return ""
            
        except Exception:
            return ""
    
    def _generate_verilog_tool_guide(self) -> List[str]:
        """ç”ŸæˆEnhancedRealVerilogAgentä¸“ç”¨çš„å·¥å…·ä½¿ç”¨æŒ‡å¯¼"""
        guide = []
        
        guide.append("\n=== EnhancedRealVerilogAgent å·¥å…·è°ƒç”¨æŒ‡å¯¼ ===")
        guide.append("")
        
        guide.append("ã€å¯ç”¨å·¥å…·åˆ—è¡¨ã€‘")
        guide.append("1. analyze_design_requirements - è®¾è®¡éœ€æ±‚åˆ†æ")
        guide.append("   åŠŸèƒ½: åˆ†æå’Œè§£æVerilogè®¾è®¡éœ€æ±‚ï¼Œæå–å…³é”®è®¾è®¡å‚æ•°")
        guide.append("   å‚æ•°: requirements, design_type, complexity_level")
        guide.append("   ç¤ºä¾‹: analyze_design_requirements('è®¾è®¡ä¸€ä¸ª8ä½åŠ æ³•å™¨', 'combinational', 'medium')")
        guide.append("")
        
        guide.append("2. generate_verilog_code - Verilogä»£ç ç”Ÿæˆ")
        guide.append("   åŠŸèƒ½: ç”Ÿæˆé«˜è´¨é‡çš„Verilog HDLä»£ç ")
        guide.append("   å‚æ•°: module_name, requirements, input_ports, output_ports, coding_style")
        guide.append("   ç¤ºä¾‹: generate_verilog_code('adder_8bit', '8ä½åŠ æ³•å™¨', [{'name':'a','width':8}], [{'name':'sum','width':8}], 'rtl')")
        guide.append("")
        
        guide.append("3. analyze_code_quality - ä»£ç è´¨é‡åˆ†æ")
        guide.append("   åŠŸèƒ½: åˆ†æVerilogä»£ç è´¨é‡ï¼Œæä¾›è¯¦ç»†çš„è¯„ä¼°æŠ¥å‘Š")
        guide.append("   å‚æ•°: verilog_code, module_name")
        guide.append("   ç¤ºä¾‹: analyze_code_quality(verilog_code, 'adder_8bit')")
        guide.append("")
        
        guide.append("4. optimize_verilog_code - ä»£ç ä¼˜åŒ–")
        guide.append("   åŠŸèƒ½: ä¼˜åŒ–Verilogä»£ç ï¼Œæ”¯æŒé¢ç§¯ã€é€Ÿåº¦ã€åŠŸè€—ç­‰ä¼˜åŒ–ç›®æ ‡")
        guide.append("   å‚æ•°: verilog_code, optimization_target, module_name")
        guide.append("   ç¤ºä¾‹: optimize_verilog_code(verilog_code, 'area', 'adder_8bit')")
        guide.append("")
        
        guide.append("5. get_tool_usage_guide - å·¥å…·ä½¿ç”¨æŒ‡å¯¼")
        guide.append("   åŠŸèƒ½: è·å–å·¥å…·ä½¿ç”¨æŒ‡å¯¼")
        guide.append("   å‚æ•°: include_examples, include_best_practices")
        guide.append("   ç¤ºä¾‹: get_tool_usage_guide(True, True)")
        guide.append("")
        
        guide.append("ã€è®¾è®¡æµç¨‹æœ€ä½³å®è·µã€‘")
        guide.append("1. éœ€æ±‚åˆ†æ: analyze_design_requirements")
        guide.append("2. ä»£ç ç”Ÿæˆ: generate_verilog_code")
        guide.append("3. è´¨é‡åˆ†æ: analyze_code_quality")
        guide.append("4. ä»£ç ä¼˜åŒ–: optimize_verilog_code (å¯é€‰)")
        guide.append("")
        
        guide.append("ã€æ³¨æ„äº‹é¡¹ã€‘")
        guide.append("- ä¸“æ³¨äºVerilog HDLè®¾è®¡ï¼Œä¸è´Ÿè´£æµ‹è¯•å°ç”Ÿæˆ")
        guide.append("- æ‰€æœ‰å·¥å…·éƒ½æ”¯æŒSchemaéªŒè¯ï¼Œç¡®ä¿å‚æ•°æ ¼å¼æ­£ç¡®")
        guide.append("- å»ºè®®æŒ‰ç…§æœ€ä½³å®è·µæµç¨‹è°ƒç”¨å·¥å…·")
        guide.append("- ç”Ÿæˆçš„ä»£ç åŒ…å«è¯¦ç»†æ³¨é‡Šå’Œç«¯å£è¯´æ˜")
        guide.append("- æ”¯æŒå¤šç§ç¼–ç é£æ ¼ï¼šbehavioral, structural, rtl, mixed")
        
        return guide
    
    async def _tool_get_tool_usage_guide(self, include_examples: bool = True,
                                       include_best_practices: bool = True) -> Dict[str, Any]:
        """è·å–EnhancedRealVerilogAgentä¸“ç”¨çš„å·¥å…·ä½¿ç”¨æŒ‡å¯¼"""
        try:
            guide = self._generate_verilog_tool_guide()
            
            return {
                "success": True,
                "guide": guide,
                "agent_type": "EnhancedRealVerilogAgent",
                "include_examples": include_examples,
                "include_best_practices": include_best_practices,
                "total_tools": 5,  # EnhancedRealVerilogAgentæœ‰5ä¸ªå·¥å…·
                "message": "æˆåŠŸç”ŸæˆEnhancedRealVerilogAgentçš„å·¥å…·ä½¿ç”¨æŒ‡å¯¼"
            }
            
        except Exception as e:
            self.logger.error(f"âŒ ç”Ÿæˆå·¥å…·ä½¿ç”¨æŒ‡å¯¼å¤±è´¥: {str(e)}")
            return {
                "success": False,
                "error": str(e),
                "message": "ç”Ÿæˆå·¥å…·ä½¿ç”¨æŒ‡å¯¼æ—¶å‘ç”Ÿé”™è¯¯"
            }
         