INFO: [VRFC 10-163] Analyzing VHDL file "/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sources_1/new/PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sources_1/new/CPU_PO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU_PO'
ERROR: [VRFC 10-4982] syntax error near 'case' [/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sources_1/new/CPU_PO.vhd:88]
ERROR: [VRFC 10-4982] syntax error near 'when' [/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sources_1/new/CPU_PO.vhd:91]
ERROR: [VRFC 10-4982] syntax error near 'case' [/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sources_1/new/CPU_PO.vhd:93]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sources_1/new/CPU_PO.vhd:63]
INFO: [VRFC 10-8704] VHDL file '/home/oussama/Documents/rtl/workspace/RISCV/RISCV.srcs/sources_1/new/CPU_PO.vhd' is ignored due to errors
