.. 
   Input file: fe/ips/fll_new/README.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +------------------------+------+-----+------------------------------+
    |          Name          |Offset|Width|         Description          |
    +========================+======+=====+==============================+
    |:ref:`FSR<fll__FSR>`    |0x0   |   32|FLL status register           |
    +------------------------+------+-----+------------------------------+
    |:ref:`DRR<fll__DRR>`    |0x4   |   32|DCO Range register            |
    +------------------------+------+-----+------------------------------+
    |:ref:`TTR<fll__TTR>`    |0x8   |   32|Temperature Tracking Register |
    +------------------------+------+-----+------------------------------+
    |:ref:`F0CR1<fll__F0CR1>`|0xC   |   32|FLL0 Configuration Register 1 |
    +------------------------+------+-----+------------------------------+
    |:ref:`F0CR2<fll__F0CR2>`|0x10  |   32|FLL0 Configuration Register 2 |
    +------------------------+------+-----+------------------------------+
    |:ref:`F1CR1<fll__F1CR1>`|0x14  |   32|FLL1 Configuration Register 1 |
    +------------------------+------+-----+------------------------------+
    |:ref:`F1CR2<fll__F1CR2>`|0x18  |   32|FLL1 Configuration Register 2 |
    +------------------------+------+-----+------------------------------+
    |:ref:`F2CR1<fll__F2CR1>`|0x1C  |   32|FLL2 Configuration Register 1 |
    +------------------------+------+-----+------------------------------+
    |:ref:`F2CR2<fll__F2CR2>`|0x20  |   32|FLL2 Configuration Register 2 |
    +------------------------+------+-----+------------------------------+
    |:ref:`F3CR1<fll__F3CR1>`|0x24  |   32|FLL3 Configuration Register 1 |
    +------------------------+------+-----+------------------------------+
    |:ref:`F3CR2<fll__F3CR2>`|0x28  |   32|FLL3 Configuration Register 2 |
    +------------------------+------+-----+------------------------------+
    |:ref:`CCR1<fll__CCR1>`  |0x2C  |   32|Clock Configuration register 1|
    +------------------------+------+-----+------------------------------+
    |:ref:`CCR2<fll__CCR2>`  |0x30  |   32|Clock Configuration register 2|
    +------------------------+------+-----+------------------------------+

.. _fll__FSR:

FSR
"""

FLL status register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |Reset|                                  Description                                   |
    +=====+===+============+=====+================================================================================+
    |    0|R  |LOCK0       |0x0  |LOCK0. Lock status for Feedback clock 0.                                        |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    1|R  |CLMP_LO_ERR0|0x0  |Clamp error low for FLL0. Set when new DCO value for FLL0 < DCO_MIN value.      |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    2|R  |CLMP_HI_ERR0|0x0  |Clamp error high for FLL0. Set when new DCO value for FLL0 > DCO_MAX value.     |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    3|R  |FDC_SAT_ERR0|0x0  |FDC saturation error for FLL0. Set when FDC counter of FLL0 overflows.          |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    4|R  |LOCK1       |0x0  |LOCK1. Lock status for Feedback clock 1.                                        |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    5|R  |CLMP_LO_ERR1|0x0  |Clamp error low for FLL1. Set when new DCO value for FLL1 < DCO_MIN value.      |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    6|R  |CLMP_HI_ERR1|0x0  |Clamp error high for FLL1. Set when new DCO value for FLL1 > DCO_MAX value.     |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    7|R  |FDC_SAT_ERR1|0x0  |FDC saturation error for FLL1. Set when FDC counter of FLL1 overflows.          |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    8|R  |LOCK2       |0x0  |LOCK2. Lock status for Feedback clock 3.                                        |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |    9|R  |CLMP_LO_ERR2|0x0  |Clamp error low for FLL2. Set when new DCO value for FLL2 < DCO_MIN value.      |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |   10|R  |CLMP_HI_ERR2|0x0  |Clamp error high for FLL2. Set when new DCO value for FLL2 > DCO_MAX value.     |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |   11|R  |FDC_SAT_ERR2|0x0  |FDC saturation error for FLL2. Set when FDC counter of FLL2 overflows.          |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |   12|R  |LOCK3       |0x0  |LOCK3. Lock status for Feedback clock 3.                                        |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |   13|R  |CLMP_LO_ERR3|0x0  |Clamp error low for FLL3. Set when new DCO value for FLL3 < DCO_MIN value.      |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |   14|R  |CLMP_HI_ERR3|0x0  |Clamp error high for FLL3. Set when new DCO value for FLL3 > DCO_MAX value.     |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |   15|R  |FDC_SAT_ERR3|0x0  |FDC saturation error for FLL3. Set when FDC counter of FLL3 overflows.          |
    +-----+---+------------+-----+--------------------------------------------------------------------------------+
    |24:16|R  |DCOD        |0x00F|Current DCO input code of the selected FLL (see DCOD_SEL field of DRR register).|
    +-----+---+------------+-----+--------------------------------------------------------------------------------+

.. _fll__DRR:

DRR
"""

DCO Range register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                                                       Description                                                       |
    +=====+===+========+=====+=========================================================================================================================+
    |8:0  |R/W|DCOD_MIN|0x000|Minimum value allowed for DCO code.                                                                                      |
    +-----+---+--------+-----+-------------------------------------------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_MAX|0x086|Maximum value allowed for DCO code.                                                                                      |
    +-----+---+--------+-----+-------------------------------------------------------------------------------------------------------------------------+
    |29:28|R/W|DCOD_SEL|0x0  |Selection of the FLL the DCO of which can be read back through FSR register (b00: FLLO, b01: FLL1, b10: FLL2, b11: FLL3).|
    +-----+---+--------+-----+-------------------------------------------------------------------------------------------------------------------------+

.. _fll__TTR:

TTR
"""

Temperature Tracking Register

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------+--------+-----------------------------------------------------------+
    |Bit #|R/W| Name  | Reset  |                        Description                        |
    +=====+===+=======+========+===========================================================+
    |23:0 |R/W|REFRESH|0x000000|Number of ref clock cycles between two integration periods.|
    +-----+---+-------+--------+-----------------------------------------------------------+

.. _fll__F0CR1:

F0CR1
"""""

FLL0 Configuration Register 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+=====+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |0x1  |DCO enable for FLL0 (active high). 0: DCO0 is disabled -- FBKCLK0 is inactive. 1: DCO0 is enabled -- FBKCLK0 is managed according to the FLL0 configuration (default state).                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |0x0  |FLL0 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |0x0  |FLL0 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |0x0  |FLL0 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|0x7  |FLL0 loop gain setting. Default: :math:`2^{-7} = 1/256`.                                                                                                                                                                                                                                                        |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |0x0A |FLL0 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target :math:`\|\mathrm{MFI} - N_\mathrm{FDC}\| < \mathrm{LOCK\_TOL}`.                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |0x003|FLL0 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |0x10 |FLL0 stable/unstable clock cycles before asserting/deasserting LOCK0. In closed loop mode, if LOCK0=0 (resp. 1): number of integration periods during which FBKCLK0 is stable (resp. unstable) before LOCK0 is asserted (resp. deasserted). In open loop mode, number of FBKCLK0 cycles until LOCK0 is asserted.|
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll__F0CR2:

F0CR2
"""""

FLL0 Configuration Register 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset |                                     Description                                      |
    +=====+===+========+======+======================================================================================+
    |15:0 |R/W|MFI     |0x0001|Target clock multiplication factor per integration period for FLL0 (closed loop mode).|
    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|0x00F |DCO input code for FLL0 (open loop mode).                                             |
    +-----+---+--------+------+--------------------------------------------------------------------------------------+

.. _fll__F1CR1:

F1CR1
"""""

FLL1 Configuration Register 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+=====+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |0x0  |DCO enable for FLL1 (active high). 0: DCO1 is disabled (default state) -- FBKCLK1 is inactive. 1: DCO1 is enabled -- FBKCLK1 is managed according to the FLL1 configuration.                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |0x0  |FLL1 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |0x0  |FLL1 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |0x0  |FLL1 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|0x7  |FLL1 loop gain setting. Default: :math:`2^{-7} = 1/256`.                                                                                                                                                                                                                                                        |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |0x0A |FLL1 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target :math:`\|\mathrm{MFI} - N_\mathrm{FDC}\| < \mathrm{LOCK\_TOL}`.                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |0x003|FLL1 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |0x10 |FLL1 stable/unstable clock cycles before asserting/deasserting LOCK1. In closed loop mode, if LOCK1=0 (resp. 1): number of integration periods during which FBKCLK1 is stable (resp. unstable) before LOCK1 is asserted (resp. deasserted). In open loop mode, number of FBKCLK1 cycles until LOCK1 is asserted.|
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll__F1CR2:

F1CR2
"""""

FLL1 Configuration Register 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset |                                     Description                                      |
    +=====+===+========+======+======================================================================================+
    |15:0 |R/W|MFI     |0x0001|Target clock multiplication factor per integration period for FLL1 (closed loop mode).|
    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|0x00F |DCO input code for FLL1 (open loop mode).                                             |
    +-----+---+--------+------+--------------------------------------------------------------------------------------+

.. _fll__F2CR1:

F2CR1
"""""

FLL2 Configuration Register 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+=====+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |0x0  |DCO enable for FLL2 (active high). 0: DCO2 is disabled (default state) -- FBKCLK2 is inactive. 1: DCO2 is enabled -- FBKCLK2 is managed according to the FLL2 configuration.                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |0x0  |FLL2 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |0x0  |FLL2 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |0x0  |FLL2 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|0x7  |FLL2 loop gain setting. Default: :math:`2^{-7} = 1/256`.                                                                                                                                                                                                                                                        |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |0x0A |FLL2 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target :math:`\|\mathrm{MFI} - N_\mathrm{FDC}\| < \mathrm{LOCK\_TOL}`.                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |0x003|FLL2 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |0x10 |FLL2 stable/unstable clock cycles before asserting/deasserting LOCK2. In closed loop mode, if LOCK2=0 (resp. 1): number of integration periods during which FBKCLK2 is stable (resp. unstable) before LOCK2 is asserted (resp. deasserted). In open loop mode, number of FBKCLK2 cycles until LOCK2 is asserted.|
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll__F2CR2:

F2CR2
"""""

FLL2 Configuration Register 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset |                                     Description                                      |
    +=====+===+========+======+======================================================================================+
    |15:0 |R/W|MFI     |0x0001|Target clock multiplication factor per integration period for FLL2 (closed loop mode).|
    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|0x00F |DCO input code for FLL2 (open loop mode).                                             |
    +-----+---+--------+------+--------------------------------------------------------------------------------------+

.. _fll__F3CR1:

F3CR1
"""""

FLL3 Configuration Register 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                                                                                                  Description                                                                                                                                                   |
    +=====+===+=========+=====+================================================================================================================================================================================================================================================================================================================+
    |    0|R/W|DCO_EN   |0x0  |DCO enable for FLL3 (active high). 0: DCO3 is disabled (default state) -- FBKCLK3 is inactive. 1: DCO3 is enabled -- FBKCLK3 is managed according to the FLL3 configuration.                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|OP_MODE  |0x0  |FLL3 operating mode. 0: open loop mode (default state). 1: closed loop mode.                                                                                                                                                                                                                                    |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|TTM_EN   |0x0  |FLL3 temperature tracking mode enable. In open loop mode: do not care. In closed loop mode: 0: the frequency is always regulated (at each integration period). 1: the frequency is regulated at a rate controlled by REFRESH parameter of the TTR register.                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DITH_EN  |0x0  |FLL3 dithering enable. In open loop mode: do not care. In closed loop mode: when set, enable dithering pattern generator.                                                                                                                                                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |7:4  |R/W|LOOP_GAIN|0x7  |FLL2 loop gain setting. Default: :math:`2^{-7} = 1/256`.                                                                                                                                                                                                                                                        |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |15:8 |R/W|LOCK_TOL |0x0A |FLL3 lock tolerance. Margin around the target multiplication factor per integration period (MFI) within which the output clock is considered stable (i.e. the clock is stable when target :math:`\|\mathrm{MFI} - N_\mathrm{FDC}\| < \mathrm{LOCK\_TOL}`.                                                       |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |25:16|R/W|ITG_PER  |0x003|FLL3 integration period. Defines the duration of one integration period i.e. the number of REFCLK cycles during which the FDC counter is enabled. Integration period duration = (ITG_PER + 1) REFCLK cycles                                                                                                     |
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    |31:26|R/W|STBL     |0x10 |FLL3 stable/unstable clock cycles before asserting/deasserting LOCK3. In closed loop mode, if LOCK3=0 (resp. 1): number of integration periods during which FBKCLK3 is stable (resp. unstable) before LOCK3 is asserted (resp. deasserted). In open loop mode, number of FBKCLK3 cycles until LOCK3 is asserted.|
    +-----+---+---------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

.. _fll__F3CR2:

F3CR2
"""""

FLL3 Configuration Register 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset |                                     Description                                      |
    +=====+===+========+======+======================================================================================+
    |15:0 |R/W|MFI     |0x0001|Target clock multiplication factor per integration period for FLL3 (closed loop mode).|
    +-----+---+--------+------+--------------------------------------------------------------------------------------+
    |24:16|R/W|DCOD_OLM|0x00F |DCO input code for FLL3 (open loop mode).                                             |
    +-----+---+--------+------+--------------------------------------------------------------------------------------+

.. _fll__CCR1:

CCR1
""""

Clock Configuration register 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+---------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                                            Description                                            |
    +=====+===+========+=====+===================================================================================================+
    |7:0  |R/W|CLK0_DIV|0x02 |Clock divider setting for output clock 0 (PERIPH clock); divider is bypassed if CLK0_DIV = 0 or 1. |
    +-----+---+--------+-----+---------------------------------------------------------------------------------------------------+
    |15:8 |R/W|CLK1_DIV|0x02 |Clock divider setting for output clock 1 (SOC clock); divider is bypassed if CLK1_DIV = 0 or 1.    |
    +-----+---+--------+-----+---------------------------------------------------------------------------------------------------+
    |23:16|R/W|CLK2_DIV|0x00 |Clock divider setting for output clock 2 (CLUSTER clock); divider is bypassed if CLK2_DIV = 0 or 1.|
    +-----+---+--------+-----+---------------------------------------------------------------------------------------------------+
    |31:24|R/W|CLK3_DIV|0x00 |Clock divider setting for output clock 3 (SFU clock); divider is bypassed if CLK3_DIV = 0 or 1.    |
    +-----+---+--------+-----+---------------------------------------------------------------------------------------------------+

.. _fll__CCR2:

CCR2
""""

Clock Configuration register 2

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                                                                    Description                                                                     |
    +=====+===+========+=====+====================================================================================================================================================+
    |    0|R/W|CLK0_SEL|0x1  |Clock source selection for output clock 0 (PERIPH clock): 0: Ref clock (default). 1: FLL0 clock.                                                    |
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |5:4  |R/W|CLK1_SEL|0x1  |Clock source selection for output clock 1 (SOC clock): 00: Ref clock. 01: FLL0 clock (default). 1x: FLL1 clock.                                     |
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |9:8  |R/W|CLK2_SEL|0x0  |Clock source selection for output clock 2 (CLUSTER clock): 00: Ref clock (default). 01: FLL0 clock. 10: FLL1 clock. 11: FLL2 clock.                 |
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |14:12|R/W|CLK3_SEL|0x0  |Clock source selection for output clock 3 (SFU clock): 000: Ref clock (default). 001: FLL0 clock. 010: FLL1 clock. 011: FLL2 clock. 1xx: FLL3 clock.|
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |16   |R/W|CKG0    |0x1  |FLL0 clock gated. 0: FLL0 is not gated. 1: FLL0 is clock gated by LOCK0 signal.                                                                     |
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |17   |R/W|CKG1    |0x1  |FLL1 clock gated. 0: FLL1 is not gated. 1: FLL1 is clock gated by LOCK1 signal.                                                                     |
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |18   |R/W|CKG2    |0x1  |FLL2 clock gated. 0: FLL2 is not gated. 1: FLL2 is clock gated by LOCK2 signal.                                                                     |
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
    |19   |R/W|CKG3    |0x1  |FLL3 clock gated. 0: FLL3 is not gated. 1: FLL3 is clock gated by LOCK3 signal.                                                                     |
    +-----+---+--------+-----+----------------------------------------------------------------------------------------------------------------------------------------------------+
