<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6074544 - Method of electroplating semiconductor wafer using variable currents and ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer"><meta name="DC.contributor" content="Jonathan D. Reid" scheme="inventor"><meta name="DC.contributor" content="Robert J. Contolini" scheme="inventor"><meta name="DC.contributor" content="Edward C. Opocensky" scheme="inventor"><meta name="DC.contributor" content="Evan E. Patton" scheme="inventor"><meta name="DC.contributor" content="Eliot K. Broadbent" scheme="inventor"><meta name="DC.contributor" content="Novellus Systems, Inc." scheme="assignee"><meta name="DC.date" content="1998-7-22" scheme="dateSubmitted"><meta name="DC.description" content="In electroplating a metal layer on a semiconductor wafer, the resistive voltage drop between the edge of the wafer, where the electrical terminal is located, and center of the wafer causes the plating rate to be greater at the edge than at the center. As a result of this so-called &quot;terminal effect&quot;, the plated layer tends to be concave. This problem is overcome by first setting the current at a relatively low level until the plated layer is sufficiently thick that the resistive drop is negligible, and then increasing the current to improve the plating rate. Alternatively, the portion of the layer produced at the higher current can be made slightly convex to compensate for the concave shape of the portion of the layer produced at the lower current. This is done by reducing the mass transfer of the electroplating solution near the edge of the wafer to the point that the electroplating process is mass transfer limited in that region. As a result, the portion of the layer formed under these conditions is thinner near the edge of the wafer."><meta name="DC.date" content="2000-6-13" scheme="issued"><meta name="DC.relation" content="US:4304641" scheme="references"><meta name="DC.relation" content="US:4624749" scheme="references"><meta name="DC.relation" content="US:5437777" scheme="references"><meta name="DC.relation" content="US:5670034" scheme="references"><meta name="DC.relation" content="US:5744019" scheme="references"><meta name="DC.relation" content="US:5873992" scheme="references"><meta name="citation_patent_number" content="US:6074544"><meta name="citation_patent_application_number" content="US:09/121,174"><link rel="canonical" href="http://www.google.com/patents/US6074544"/><meta property="og:url" content="http://www.google.com/patents/US6074544"/><meta name="title" content="Patent US6074544 - Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer"/><meta name="description" content="In electroplating a metal layer on a semiconductor wafer, the resistive voltage drop between the edge of the wafer, where the electrical terminal is located, and center of the wafer causes the plating rate to be greater at the edge than at the center. As a result of this so-called &quot;terminal effect&quot;, the plated layer tends to be concave. This problem is overcome by first setting the current at a relatively low level until the plated layer is sufficiently thick that the resistive drop is negligible, and then increasing the current to improve the plating rate. Alternatively, the portion of the layer produced at the higher current can be made slightly convex to compensate for the concave shape of the portion of the layer produced at the lower current. This is done by reducing the mass transfer of the electroplating solution near the edge of the wafer to the point that the electroplating process is mass transfer limited in that region. As a result, the portion of the layer formed under these conditions is thinner near the edge of the wafer."/><meta property="og:title" content="Patent US6074544 - Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("vpjtU_eZLMbIoATYzYD4CA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("JPN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("vpjtU_eZLMbIoATYzYD4CA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("JPN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6074544?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6074544"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=7KtPBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6074544&amp;usg=AFQjCNGCLLR5K34o9XfxswAqeapyWCBOdw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6074544.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6074544.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6074544" style="display:none"><span itemprop="description">In electroplating a metal layer on a semiconductor wafer, the resistive voltage drop between the edge of the wafer, where the electrical terminal is located, and center of the wafer causes the plating rate to be greater at the edge than at the center. As a result of this so-called &quot;terminal effect&quot;,...</span><span itemprop="url">http://www.google.com/patents/US6074544?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6074544 - Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6074544 - Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer" title="Patent US6074544 - Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6074544 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/121,174</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Jun 13, 2000</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jul 22, 1998</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jul 22, 1998</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6110346">US6110346</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6162344">US6162344</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09121174, </span><span class="patent-bibdata-value">121174, </span><span class="patent-bibdata-value">US 6074544 A, </span><span class="patent-bibdata-value">US 6074544A, </span><span class="patent-bibdata-value">US-A-6074544, </span><span class="patent-bibdata-value">US6074544 A, </span><span class="patent-bibdata-value">US6074544A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jonathan+D.+Reid%22">Jonathan D. Reid</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Robert+J.+Contolini%22">Robert J. Contolini</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Edward+C.+Opocensky%22">Edward C. Opocensky</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Evan+E.+Patton%22">Evan E. Patton</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Eliot+K.+Broadbent%22">Eliot K. Broadbent</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Novellus+Systems,+Inc.%22">Novellus Systems, Inc.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6074544.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6074544.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6074544.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (6),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (122),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (10),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6074544&usg=AFQjCNH_MrSmpty9xSu_9QSjxUX9EpSJXw">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6074544&usg=AFQjCNGPrjF-Osh5Vk-2R-qpUsNXh7ZHaQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6074544A%26KC%3DA%26FT%3DD&usg=AFQjCNESa62XOZhVCVFecelph8aCj9ZlBg">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54601247" lang="EN" load-source="patent-office">Method of electroplating semiconductor wafer using variable currents and mass transfer to obtain uniform plated layer</invention-title></span><br><span class="patent-number">US 6074544 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA38082410" lang="EN" load-source="patent-office"> <div class="abstract">In electroplating a metal layer on a semiconductor wafer, the resistive voltage drop between the edge of the wafer, where the electrical terminal is located, and center of the wafer causes the plating rate to be greater at the edge than at the center. As a result of this so-called "terminal effect", the plated layer tends to be concave. This problem is overcome by first setting the current at a relatively low level until the plated layer is sufficiently thick that the resistive drop is negligible, and then increasing the current to improve the plating rate. Alternatively, the portion of the layer produced at the higher current can be made slightly convex to compensate for the concave shape of the portion of the layer produced at the lower current. This is done by reducing the mass transfer of the electroplating solution near the edge of the wafer to the point that the electroplating process is mass transfer limited in that region. As a result, the portion of the layer formed under these conditions is thinner near the edge of the wafer.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(4)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6074544-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6074544-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6074544-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6074544-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6074544-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6074544-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6074544-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6074544-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(7)</span></span></div><div class="patent-text"><div mxw-id="PCLM5578679" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>We claim:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A method of depositing a metal layer on a semiconductor wafer comprising:<div class="claim-text">depositing a seed layer on a surface of the wafer;</div> <div class="claim-text">immersing the wafer in an electrolytic solution containing metal ions;</div> <div class="claim-text">biasing the wafer negatively with respect to the electrolytic solution so as to create a current flow at a first current density between the electrolytic solution and the wafer and thereby deposit a plated layer electrolytically on the wafer; and</div> <div class="claim-text">after a combined thickness of the seed and plated layers has reached a predetermined value, increasing the current flow to a second current density greater than the first current density.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The method of claim 1 wherein the current flow is increased to the second current density when a resistivity of the seed and plated layers has reached a value in the range of 0.06 to 0.12 ohms/square.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The method of claim 1 wherein the current flow is increased to the second current density when a combined thickness of the plated and seed layers is in the range of 0.20 to 0.40 microns.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The method of claim 3 wherein the plated and seed layers include copper.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The method of claim 1 wherein a top surface of the semiconductor wafer includes features to be filled with metal and the method includes applying a current flow at a third current density such that said features are filled with metal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The method of claim 1 wherein increasing the current flow comprises ramping the current density gradually upward.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The method of claim 1 wherein increasing the current flow comprises stepping the current density upward in one or more steps.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67485661" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND OF THE INVENTION</heading> <p>In the semiconductor industry, metal layers may be deposited on semiconductor wafers by electroplating processes. The layers are formed of such metals as gold, copper, tin and tin-lead alloys, and they typically range in thickness from 0.5 to 50 microns. The general nature of the process is well-known. The wafer is immersed in an electrolytic bath containing metal ions and is biased as the cathode in an electric circuit. With the solution biased positively, the metal ions become current carriers which flow towards and are deposited on the surface of the wafer.</p>
    <p>There are several criteria that need to be satisfied in such a system. First, the thickness of the layer must be as uniform as possible. Second, the layer is often deposited on a surface which has narrow trenches and other circuitry features that must be completely filled, without any voids. Third, for economic reasons the layer must be formed as rapidly as possible.</p>
    <p>Assuming that the metal is to be deposited on a nonconductive material such as silicon, a metal "seed" layer, typically 0.02 to 0.2 microns thick, must initially be deposited, for example by physical or chemical vapor deposition, before the electroplating process can begin. The electrical contacts to the wafer are normally made at its edge. Therefore, since the seed layer is very thin, there is a significant resistive drop between the points of contact on the edge of the wafer and the center of the wafer. This is sometimes referred to as the "terminal effect". Assuming that the system is operating in a regime where the plating rate is determined by the magnitude of the current, the plating rate is greater at the edge of the wafer than at the center of the wafer. As a result, the plated layer has a concave, dish-shaped profile. Once the seed layer has been built up by the plated layer, the terminal effect diminishes and the plated layer is deposited at a more uniform rate, although the top surface of the plated layer retains its dish-shaped profile.</p>
    <p>One factor which influences the plating rate and thickness profile is the rate at which the metal ions move near the surface of the wafer, often referred to as the "mass transfer rate". When the mass transfer rate is high and the current level is low, all areas of the surface of the wafer are supplied with an ample quantity of ions, and the mass transfer rate has no effect on the thickness profile of the layer. Conversely, when the mass transfer rate is low and the current is high, the mass transfer of the metal ions to the wafer surface becomes the critical factor in determining the rate at which the metal is deposited. The process is then called "mass transfer limited". In this situation, variations in the rate of mass transfer from one point to another on the wafer surface will produce corresponding variations in the plating rate. For example, if the rate of mass transfer at the center of the wafer is high compared to that near the edge of the wafer, the deposited layer can be expected to have a greater thickness at the center of the wafer than near its edge.</p>
    <p>The ability of the plated layer to fill features in the underlying surface generally depends on the size of the plating current. In most cases, there is an optimum current for filling features of a given size and aspect ratio with a given metal. For example, if filling is ideal at a current density of 15 mA/cm<sup>2</sup>, the initial plating should proceed at that current density.</p>
    <p>The terminal effect can be overcome by the use of insulating shields which shift the current away from the portions of the wafer nearest to the electrical contacts. Such shields are described, for example, in U.S. Pat. No. 3,862,891 to Smith and U.S. Pat. No. 4,879,007 to Wong.</p>
    <p>The problem with using shields is that they remain in place even after the thickness of the metal layer has increased to the point where the terminal effect is no longer present.</p>
    <p>Accordingly, there is a clear need for a technique which overcomes the terminal effect and has good feature filling qualities yet allows the metal layer to be plated at a rapid rate.</p>
    <heading>SUMMARY</heading> <p>In accordance with this invention, a metal layer is deposited on a semiconductor wafer by a method which comprises immersing the wafer in an electrolytic solution containing metal ions; depositing a seed layer on a surface of the wafer; biasing the wafer negatively with respect to the electrolytic solution so as to create a current flow at a first current density between the electrolytic solution and the wafer and thereby deposit a metal layer electrolytically on the wafer; and, after the metal layer has reached a predetermined thickness and resistivity, increasing the current flow to a second current density greater than the first current density.</p>
    <p>The degree to which the terminal effect influences the thickness profile depends on the plating rate or the size of the current used. A high initial current creates a larger resistive drop and thus a much higher plating rate near the edge of the wafer as compared to the center of the wafer. By using a current at the first current density, the resistive drop between the edge of the wafer and the center of the wafer is reduced, and this reduces the difference between the deposition rate at the edge of the wafer as compared with the deposition rate at the center of the wafer.</p>
    <p>When the metal layer has reached the predetermined thickness at which the resistive drop between the edge of the wafer and the center of the wafer has been reduced to an acceptable level, the current flow can be increased to the second current density without creating an unacceptable difference in the deposition rate at the edge of the wafer as compared with the deposition rate at the center of the wafer. The increase in the current density can be obtained by stepping the current upward in one or more discrete steps or by "ramping" the current gradually upward. In addition, a combination of one or more steps and one or more ramps can also be employed.</p>
    <p>In a second embodiment of this invention the process also involves two stages. In a first stage, a first metal sublayer is deposited on the seed layer at a current density and other conditions which yield a sublayer having a concave top surface as a result of the edge effect. In the second stage, the conditions in the electrolytic bath are adjusted such that the deposition process is mass transfer limited in the area near the edge of the wafer. This can be accomplished, for example, by reducing the mass transfer rate of the solution near the edge of the wafer and/or increasing the current density. In these conditions, the deposition rate (and typically the mass transfer rate) is greater adjacent the interior of the wafer than near the edge of the wafer, and this offsets or compensates for the concave top surface of the first sublayer such that the top surface of the composite of the first and second sublayers is flat to a high degree.</p>
    <p>According to another aspect of the invention, the current is initially set at a density such that trenches or other features on the surface of the wafer are effectively filled without voids. Once the features have been filled, the current density and/or mass transfer rate can be varied as described above to minimize the terminal effect while being combined in a way which increases the overall plating rate. Note that the features may occur in the semiconductor wafer itself or in oxide or other layers deposited or otherwise formed on the surface of the semiconductor wafer. As used herein, unless the context requires a different construction, the terms "semiconductor wafer" or "wafer" include the semiconductor material as well as any such layers formed over the semiconductor material.</p>
    <p>Thus, according to this invention, variations in the thickness profile of an electroplated layer on a semiconductor wafer that arise from the terminal effect can be minimized or eliminated by a relatively inexpensive process sequence.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The invention is best understood by reference to the follow drawings, in which:</p>
    <p>FIG. 1 is a graph showing the thickness profiles of conventional electroplated layers formed at different current levels.</p>
    <p>FIG. 2 is a graph showing the thickness profile of an electroplated layer formed using a stepped current in accordance with this invention as compared to the thickness profiles of layers formed in accordance with conventional constant current processes.</p>
    <p>FIG. 3 is a cross-sectional view of an electroplating apparatus that can be used to produce reduced mass transfer near the edge of a wafer.</p>
    <p>FIG. 4 is a graph showing the thickness profiles of, respectively, a layer formed at a low current, a layer formed at a high current using a process which is mass transfer limited at the edge of the wafer, and a composite of the foregoing layers.</p>
    <heading>DESCRIPTION OF THE INVENTION</heading> <p>FIG. 1 shows a thickness profile and in particular the terminal effect for a layer of copper electroplated on a 8-inch wafer to a nominal plated thickness of 5000 Å. On the horizontal axis the numeral "1" represents the center of the wafer and the numeral "10" represents the edge of the wafer. The electroplating was performed with a SABRE Electrofill plating unit, available from Novellus Systems, Inc. of San Jose, Calif. This unit is similar to the electroplating system described in U.S. application Ser. No. 08/969,984, filed Nov. 13, 1997, which is incorporated herein by reference in its entirety. The electroplating solution was an aqueous acid copper solution consisting of Cu<sup>++</sup>  ions (17 gm/l), H<sub>2</sub> SO<sub>4</sub> (170 gm/l), Cl<sup>-</sup>  ions (60 ppm) and SELREX CUBATH M. The flow rate was 2 GPM and the bath was maintained at 22° C. and the wafer was rotated at 100 RPM.</p>
    <p>The electroplated copper layer was deposited on a copper seed layer that was deposited by physical vapor deposition (PVD) to a thickness of 430 Å over a tantalum barrier layer. The tantalum barrier layer was deposited, also by PVD, on a silicon substrate.</p>
    <p>As indicated, three current levels were tested, with current densities of: 3.5 mA/cm<sup>2</sup>, 7.0 mA/cm<sup>2</sup> and 15.8 mA/cm<sup>2</sup>. In all cases, as a result of the terminal effect, the thickness of the layer was greater at the edge of the wafer. With the low 3.5 mA/cm<sup>2</sup> current the difference in thickness was only about 0.05 microns, whereas with the high 15.8 mA/cm<sup>2</sup> current the difference was over 0.25 microns, or more than one-half the nominal thickness of the layer. Clearly, from the standpoint of the thickness profile alone it would be preferable to use the low current. However, it took 4.5 times longer to deposit the 5000 Å layer with the low current than with the high current. In many cases this additional time would represent an unacceptable loss of throughput.</p>
    <p>FIG. 2 shows the thickness profile of a copper layer formed to a nominal thickness of 1 micron on the same equipment. The layer was formed on a copper seed layer of 400 Å that was deposited by PVD. The wafer was rotated at 150 RPM and the electroplating bath was recirculated at 4 GPM. Three currents were tested: a constant current having a density of 5.25 mA/cm<sup>2</sup>, a constant current having a density of 47.25 mA/cm<sup>2</sup>, and a current which was initially at a density of 5.25 mA/cm<sup>2</sup> and after 120 seconds was stepped upward to a density of 47.25 mA/cm<sup>2</sup> and maintained at that level for an additional 40 seconds. The layer was 0.25 microns thick when it was stepped, and an additional 0.75 microns of thickness was added at the higher current density.</p>
    <p>In general, the edge effect substantially disappears when the combined thickness of the seed layer and the plated layer produce a sheet resistance that is in the range of 0.06 to 0.12 ohms/square. For copper, this normally occurs when the thickness of the combined seed and plated layer reaches 0.20 to 0.40 microns.</p>
    <p>As expected, the profile of the layer formed at the high 47.25 mA/cm<sup>2</sup> current shows a sharp increase in thickness near the edge of the wafer. The profile of the layer formed at the low 5.25 mA/cm<sup>2</sup> current is quite flat but the layer took 480 seconds to form. The thickness of the layer formed with the stepped current varies overall by approximately the same amount as the low current layer (although the distribution profile is somewhat changed), but the time required to deposit the layer with the stepped current was only 160 seconds. Thus, using a stepped current produced a plated layer whose thickness uniformity compared favorably with the low current layer in substantially less time.</p>
    <p>An alternative technique is to accept some concavity at the lower current but vary the conditions such that the layer deposited at the higher current has a profile which is slightly convex (i.e., somewhat thinner at the edge). These two conditions (concave lower layer, convex upper layer) can offset each other and produce a composite plated layer that is flat to a high degree. One way of producing a convex layer at the higher current is to limit the mass transfer of the electrolytic solution near the edge of the wafer. As described above, the deposition process becomes "mass transfer limited" when there is an insufficient supply of metal ions to maintain the plating rate that would otherwise prevail at the existing process conditions. A convex upper layer can also be produced by varying the electric field with a shield or thief, as is known in the art.</p>
    <p>The mass transfer rate is a function of the flow of the electroplating solution, the rotation rate of the wafer, and geometry of the tank in which the wafer is immersed and of the fixture which is used to hold the wafer. For example, a fixture geometry that produces a low rate of mass transfer near the edge of the wafer can be used to form a convex upper layer that will compensate for a concave lower layer resulting from the terminal effect.</p>
    <p>The apparatus described in the above-referenced U.S. application Ser. No. 08/969,984, filed Nov. 13, 1997, shown in FIG. 3, can be used to produce reduced mass transfer near the edge of the wafer. FIG. 3 is a cross-sectional view of an electroplating apparatus 30 having a wafer 36 mounted therein. Apparatus 30 includes a clamshell 33 mounted on a rotatable spindle 38 which allows rotation of clamshell 33. Clamshell 33 comprises a cone 32, a cup 34 and a flange 49. Flange 49 has formed therein a plurality of apertures 51. A flange similar to flange 49 is described in detail in U.S. application Ser. No. 08/970,120, filed Nov. 13, 1997, which is incorporated by reference herein.</p>
    <p>During the electroplating cycle, wafer 36 is mounted in cup 34. Clamshell 33 and hence wafer 36 are then placed in a plating bath 42 containing a plating solution. As indicated by arrow 53, the plating solution is continually provided to plating bath 42 by a pump 45. Generally, the plating solution flows upwards to the center of wafer 36 and then radially outward and across wafer 36 through apertures 51 as indicated by arrows 55. The plating solution then overflows plating bath 42 to an overflow reservoir 59 as indicated by arrows 54, 61. The plating solution is then filtered (not shown) and returned to pump 45 as indicated by arrow 63 completing the recirculation of the plating solution.</p>
    <p>A DC power supply 65 has a negative output lead electrically connected to wafer 36 through one or more slip rings, brushes and contacts (not shown). The positive output lead of power supply 65 is electrically connected to an anode 67 located in plating bath 42. Shields 69A and 69B are provided to shape the electric field between anode 67 and wafer 36. Reduced mass transfer at the edge of the wafer 36 is produced by the flange 49 which extends down and slightly over the edge of the wafer 36 and which creates a stagnant zone of solution near the edge of the wafer 36, apparently because solution moves along with the clamshell in this region as opposed to moving rapidly across the surface of the wafer (due to the rotation) in the interior portions of the wafer 36. The degree of mass transfer reduction can be adjusted by varying the sizes of the apertures 51 shown in FIG. 3.</p>
    <p>FIG. 4 shows the thickness profiles of a layer plated at a current density of 5.25 mA/cm<sup>2</sup>, a layer plated at a current density of 36.75 mA/cm<sup>2</sup> where the deposition at the edge of the wafer was mass transfer limited, and a composite layer which includes a lower sublayer formed at the conditions of the 5.25 mA/cm<sup>2</sup> layer and an upper sublayer formed at the conditions of the 36.75 mA/cm<sup>2</sup> layer. The plating was performed at a flow rate of 1.0 GPM and at a wafer rotation rate of 50 RPM on a copper seed layer 400 Å thick. Each layer was deposited to a nominal thickness of 1 micron. The composite layer was formed by applying the 5.25 mA/cm<sup>2</sup> current for 85 seconds until the lower sublayer reached a nominal thickness of 0.18μ and then applying the 36.75 mA/cm<sup>2</sup> current for 55 seconds until the upper sublayer reached a thickness of 0.82μ.</p>
    <p>As is evident, the thickness of the upper sublayer fell off markedly near the edge of the wafer, thereby offsetting the concave shape of the lower sublayer. The profile of the composite layer is more uniform than the profile of any layer formed at any constant current between 5.25 mA/cm<sup>2</sup> and 36.75 mA/cm<sup>2</sup> and was deposited in the same time as a layer formed at a constant current of 16.75 mA/cm<sup>2</sup>. The low and high currents used in this embodiment of the invention may be at any levels, but it has been found that the best results for copper deposition are obtained when the low current is between 5.25 mA/cm<sup>2</sup> and 16.75 mA/cm<sup>2</sup> and the high current is between 33.5 mA/cm<sup>2</sup> and 60 mA/cm<sup>2</sup>.</p>
    <p>The foregoing embodiments are intended to be illustrative and not limiting. Numerous additional embodiments in accordance with the broad principles of this invention will be apparent to persons skilled in the art.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4304641">US4304641</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 24, 1980</td><td class="patent-data-table-td patent-date-value">Dec 8, 1981</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Rotary electroplating cell with controlled current distribution</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4624749">US4624749</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 3, 1985</td><td class="patent-data-table-td patent-date-value">Nov 25, 1986</td><td class="patent-data-table-td ">Harris Corporation</td><td class="patent-data-table-td ">Electrodeposition of submicrometer metallic interconnect for integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5437777">US5437777</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 28, 1992</td><td class="patent-data-table-td patent-date-value">Aug 1, 1995</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Apparatus for forming a metal wiring pattern of semiconductor devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5670034">US5670034</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 1996</td><td class="patent-data-table-td patent-date-value">Sep 23, 1997</td><td class="patent-data-table-td ">American Plating Systems</td><td class="patent-data-table-td ">Reciprocating anode electrolytic plating apparatus and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5744019">US5744019</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 31, 1997</td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td ">Aiwa Research And Development, Inc.</td><td class="patent-data-table-td ">Method for electroplating metal films including use a cathode ring insulator ring and thief ring</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5873992">US5873992</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 24, 1997</td><td class="patent-data-table-td patent-date-value">Feb 23, 1999</td><td class="patent-data-table-td ">The Board Of Trustees Of The University Of Arkansas</td><td class="patent-data-table-td ">Method of electroplating a substrate, and products made thereby</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6297155">US6297155</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 3, 1999</td><td class="patent-data-table-td patent-date-value">Oct 2, 2001</td><td class="patent-data-table-td ">Motorola Inc.</td><td class="patent-data-table-td ">Method for forming a copper layer over a semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6354916">US6354916</a></td><td class="patent-data-table-td patent-date-value">Apr 6, 2000</td><td class="patent-data-table-td patent-date-value">Mar 12, 2002</td><td class="patent-data-table-td ">Nu Tool Inc.</td><td class="patent-data-table-td ">Modified plating solution for plating and planarization and process utilizing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6409903">US6409903</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 21, 1999</td><td class="patent-data-table-td patent-date-value">Jun 25, 2002</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Multi-step potentiostatic/galvanostatic plating control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6413388">US6413388</a></td><td class="patent-data-table-td patent-date-value">Feb 23, 2000</td><td class="patent-data-table-td patent-date-value">Jul 2, 2002</td><td class="patent-data-table-td ">Nutool Inc.</td><td class="patent-data-table-td ">Pad designs and structures for a versatile materials processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6413403">US6413403</a></td><td class="patent-data-table-td patent-date-value">Jul 21, 2000</td><td class="patent-data-table-td patent-date-value">Jul 2, 2002</td><td class="patent-data-table-td ">Nutool Inc.</td><td class="patent-data-table-td ">Method and apparatus employing pad designs and structures with improved fluid distribution</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6440289">US6440289</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 2, 1999</td><td class="patent-data-table-td patent-date-value">Aug 27, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Electroless deposition, followed by electrodeposition to form coating layers having uniformity and thickness; integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6478936">US6478936</a></td><td class="patent-data-table-td patent-date-value">May 11, 2000</td><td class="patent-data-table-td patent-date-value">Nov 12, 2002</td><td class="patent-data-table-td ">Nutool Inc.</td><td class="patent-data-table-td ">Anode assembly for plating and planarizing a conductive layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6482307">US6482307</a></td><td class="patent-data-table-td patent-date-value">Dec 14, 2000</td><td class="patent-data-table-td patent-date-value">Nov 19, 2002</td><td class="patent-data-table-td ">Nutool, Inc.</td><td class="patent-data-table-td ">Method of and apparatus for making electrical contact to wafer surface for full-face electroplating or electropolishing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6489683">US6489683</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 10, 2001</td><td class="patent-data-table-td patent-date-value">Dec 3, 2002</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Variable grain size in conductors for semiconductor vias and trenches</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6497800">US6497800</a></td><td class="patent-data-table-td patent-date-value">Oct 11, 2000</td><td class="patent-data-table-td patent-date-value">Dec 24, 2002</td><td class="patent-data-table-td ">Nutool Inc.</td><td class="patent-data-table-td ">Device providing electrical contact to the surface of a semiconductor workpiece during metal plating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6508920">US6508920</a></td><td class="patent-data-table-td patent-date-value">Aug 31, 1999</td><td class="patent-data-table-td patent-date-value">Jan 21, 2003</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Apparatus for low-temperature annealing of metallization microstructures in the production of a microelectronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6551487">US6551487</a></td><td class="patent-data-table-td patent-date-value">May 31, 2001</td><td class="patent-data-table-td patent-date-value">Apr 22, 2003</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for controlled-angle wafer immersion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6565729">US6565729</a></td><td class="patent-data-table-td patent-date-value">Dec 7, 2000</td><td class="patent-data-table-td patent-date-value">May 20, 2003</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Method for electrochemically depositing metal on a semiconductor workpiece</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6569297">US6569297</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2001</td><td class="patent-data-table-td patent-date-value">May 27, 2003</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Workpiece processor having processing chamber with improved processing fluid flow</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6607977">US6607977</a></td><td class="patent-data-table-td patent-date-value">Sep 26, 2001</td><td class="patent-data-table-td patent-date-value">Aug 19, 2003</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method of depositing a diffusion barrier for copper interconnect applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6610190">US6610190</a></td><td class="patent-data-table-td patent-date-value">Jan 17, 2001</td><td class="patent-data-table-td patent-date-value">Aug 26, 2003</td><td class="patent-data-table-td ">Nutool, Inc.</td><td class="patent-data-table-td ">Method and apparatus for electrodeposition of uniform film with minimal edge exclusion on substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6612915">US6612915</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 1999</td><td class="patent-data-table-td patent-date-value">Sep 2, 2003</td><td class="patent-data-table-td ">Nutool Inc.</td><td class="patent-data-table-td ">Work piece carrier head for plating and polishing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6623609">US6623609</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td patent-date-value">Sep 23, 2003</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Lift and rotate assembly for use in a workpiece processing station and a method of attaching the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6627052">US6627052</a></td><td class="patent-data-table-td patent-date-value">Dec 12, 2000</td><td class="patent-data-table-td patent-date-value">Sep 30, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Electroplating apparatus with vertical electrical contact</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6630360">US6630360</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 10, 2002</td><td class="patent-data-table-td patent-date-value">Oct 7, 2003</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Advanced process control (APC) of copper thickness for chemical mechanical planarization (CMP) optimization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6642146">US6642146</a></td><td class="patent-data-table-td patent-date-value">Apr 10, 2002</td><td class="patent-data-table-td patent-date-value">Nov 4, 2003</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method of depositing copper seed on semiconductor substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6660137">US6660137</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2001</td><td class="patent-data-table-td patent-date-value">Dec 9, 2003</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">System for electrochemically processing a workpiece</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6669833">US6669833</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 2, 2003</td><td class="patent-data-table-td patent-date-value">Dec 30, 2003</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Agitating electrolyte inside tank with suspended, reciprocating paddle</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6673724">US6673724</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2001</td><td class="patent-data-table-td patent-date-value">Jan 6, 2004</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Pulsed-mode RF bias for side-wall coverage improvement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6695962">US6695962</a></td><td class="patent-data-table-td patent-date-value">May 1, 2001</td><td class="patent-data-table-td patent-date-value">Feb 24, 2004</td><td class="patent-data-table-td ">Nutool Inc.</td><td class="patent-data-table-td ">Used to deposit, polish, or electro-polish metal films on a substrate, or to remove such metal films from such a substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6720263">US6720263</a></td><td class="patent-data-table-td patent-date-value">Oct 16, 2001</td><td class="patent-data-table-td patent-date-value">Apr 13, 2004</td><td class="patent-data-table-td ">Applied Materials Inc.</td><td class="patent-data-table-td ">Planarization of metal layers on a semiconductor wafer through non-contact de-plating and control with endpoint detection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6749390">US6749390</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td patent-date-value">Jun 15, 2004</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Integrated tools with transfer devices for handling microelectronic workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6749391">US6749391</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2002</td><td class="patent-data-table-td patent-date-value">Jun 15, 2004</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Microelectronic workpiece transfer devices and methods of using such devices in the processing of microelectronic workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6752584">US6752584</a></td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Transfer devices for handling microelectronic workpieces within an environment of a processing machine and methods of manufacturing and using such devices in the processing of microelectronic workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6753251">US6753251</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 28, 2002</td><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Method for filling recessed micro-structures with metallization in the production of a microelectronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6755946">US6755946</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 2001</td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Clamshell apparatus with dynamic uniformity control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6764940">US6764940</a></td><td class="patent-data-table-td patent-date-value">Apr 11, 2003</td><td class="patent-data-table-td patent-date-value">Jul 20, 2004</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method for depositing a diffusion barrier for copper interconnect applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6773576">US6773576</a></td><td class="patent-data-table-td patent-date-value">Sep 20, 2002</td><td class="patent-data-table-td patent-date-value">Aug 10, 2004</td><td class="patent-data-table-td ">Nutool, Inc.</td><td class="patent-data-table-td ">Anode assembly for plating and planarizing a conductive layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6776893">US6776893</a></td><td class="patent-data-table-td patent-date-value">Nov 20, 2000</td><td class="patent-data-table-td patent-date-value">Aug 17, 2004</td><td class="patent-data-table-td ">Enthone Inc.</td><td class="patent-data-table-td ">Electroplating chemistry for the CU filling of submicron features of VLSI/ULSI interconnect</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6790763">US6790763</a></td><td class="patent-data-table-td patent-date-value">Dec 4, 2001</td><td class="patent-data-table-td patent-date-value">Sep 14, 2004</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Substrate processing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6793796">US6793796</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2001</td><td class="patent-data-table-td patent-date-value">Sep 21, 2004</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Contacting the surface with an electroplating solution comprising metal ions, a suppressor, an accelerator and a leveler additives, in succession applying direct cathodic current density optimized to form conformal thin film</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6800187">US6800187</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2001</td><td class="patent-data-table-td patent-date-value">Oct 5, 2004</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Support that controls plating solution flow dynamics and electric field shape during electroplating; uniformity; bubble free</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6802946">US6802946</a></td><td class="patent-data-table-td patent-date-value">May 15, 2001</td><td class="patent-data-table-td patent-date-value">Oct 12, 2004</td><td class="patent-data-table-td ">Nutool Inc.</td><td class="patent-data-table-td ">Apparatus for controlling thickness uniformity of electroplated and electroetched layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6808612">US6808612</a></td><td class="patent-data-table-td patent-date-value">May 10, 2001</td><td class="patent-data-table-td patent-date-value">Oct 26, 2004</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Method and apparatus to overcome anomalies in copper seed layers and to tune for feature size and aspect ratio</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6828225">US6828225</a></td><td class="patent-data-table-td patent-date-value">Feb 27, 2004</td><td class="patent-data-table-td patent-date-value">Dec 7, 2004</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Substrate processing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6830666">US6830666</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 21, 2001</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Electroplating apparatus and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6866763">US6866763</a></td><td class="patent-data-table-td patent-date-value">Apr 30, 2003</td><td class="patent-data-table-td patent-date-value">Mar 15, 2005</td><td class="patent-data-table-td ">Asm Nutool. Inc.</td><td class="patent-data-table-td ">Method and system monitoring and controlling film thickness profile during plating and electroetching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6884335">US6884335</a></td><td class="patent-data-table-td patent-date-value">May 20, 2003</td><td class="patent-data-table-td patent-date-value">Apr 26, 2005</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Rotating the integrated circuit wafer during electrodeposition, by immersing in an electrolytic solution, prevent defects in plated copper films</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6893505">US6893505</a></td><td class="patent-data-table-td patent-date-value">May 8, 2002</td><td class="patent-data-table-td patent-date-value">May 17, 2005</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Valve for controlling fluid flow</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6908534">US6908534</a></td><td class="patent-data-table-td patent-date-value">Dec 18, 2001</td><td class="patent-data-table-td patent-date-value">Jun 21, 2005</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Substrate plating method and apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6911136">US6911136</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2002</td><td class="patent-data-table-td patent-date-value">Jun 28, 2005</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Method for regulating the electrical power applied to a substrate during an immersion process</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6913680">US6913680</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2000</td><td class="patent-data-table-td patent-date-value">Jul 5, 2005</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Method of application of electrical biasing to enhance metal deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6921467">US6921467</a></td><td class="patent-data-table-td patent-date-value">Jun 15, 2001</td><td class="patent-data-table-td patent-date-value">Jul 26, 2005</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Processing tools, components of processing tools, and method of making and using same for electrochemical processing of microelectronic workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6942780">US6942780</a></td><td class="patent-data-table-td patent-date-value">Jun 11, 2003</td><td class="patent-data-table-td patent-date-value">Sep 13, 2005</td><td class="patent-data-table-td ">Asm Nutool, Inc.</td><td class="patent-data-table-td ">Method and apparatus for processing a substrate with minimal edge exclusion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6946065">US6946065</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 16, 2000</td><td class="patent-data-table-td patent-date-value">Sep 20, 2005</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">cathodic polarization; vapor deposition; bottom-up filling of trenches/vias within sidewalls to avoid production of seams/voids; for production of integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6964792">US6964792</a></td><td class="patent-data-table-td patent-date-value">Aug 10, 2001</td><td class="patent-data-table-td patent-date-value">Nov 15, 2005</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Using diffuser membrane in electrolytic cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6969619">US6969619</a></td><td class="patent-data-table-td patent-date-value">Feb 18, 2003</td><td class="patent-data-table-td patent-date-value">Nov 29, 2005</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Full spectrum endpoint detection</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6974769">US6974769</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2003</td><td class="patent-data-table-td patent-date-value">Dec 13, 2005</td><td class="patent-data-table-td ">Asm Nutool, Inc.</td><td class="patent-data-table-td ">Conductive structure fabrication process using novel layered structure and conductive structure fabricated thereby for use in multi-level metallization</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6991710">US6991710</a></td><td class="patent-data-table-td patent-date-value">Feb 22, 2002</td><td class="patent-data-table-td patent-date-value">Jan 31, 2006</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Apparatus for manually and automatically processing microelectronic workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7033465">US7033465</a></td><td class="patent-data-table-td patent-date-value">Dec 2, 2002</td><td class="patent-data-table-td patent-date-value">Apr 25, 2006</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Clamshell apparatus with crystal shielding and in-situ rinse-dry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7097410">US7097410</a></td><td class="patent-data-table-td patent-date-value">Mar 4, 2003</td><td class="patent-data-table-td patent-date-value">Aug 29, 2006</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for controlled-angle wafer positioning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7114903">US7114903</a></td><td class="patent-data-table-td patent-date-value">Jul 15, 2003</td><td class="patent-data-table-td patent-date-value">Oct 3, 2006</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Apparatuses and method for transferring and/or pre-processing microelectronic workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7141146">US7141146</a></td><td class="patent-data-table-td patent-date-value">Mar 31, 2004</td><td class="patent-data-table-td patent-date-value">Nov 28, 2006</td><td class="patent-data-table-td ">Asm Nutool, Inc.</td><td class="patent-data-table-td ">Means to improve center to edge uniformity of electrochemical mechanical processing of workpiece surface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7186648">US7186648</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 2004</td><td class="patent-data-table-td patent-date-value">Mar 6, 2007</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Barrier first method for single damascene trench applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7195696">US7195696</a></td><td class="patent-data-table-td patent-date-value">Nov 26, 2003</td><td class="patent-data-table-td patent-date-value">Mar 27, 2007</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Anodes; shaping plate; liquid electrolytes; electrical contactors; electroplating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7204924">US7204924</a></td><td class="patent-data-table-td patent-date-value">Dec 22, 2003</td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electrodeposition; supplying solution; rotating wafers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7223690">US7223690</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 2004</td><td class="patent-data-table-td patent-date-value">May 29, 2007</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Substrate processing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7244677">US7244677</a></td><td class="patent-data-table-td patent-date-value">Feb 4, 1998</td><td class="patent-data-table-td patent-date-value">Jul 17, 2007</td><td class="patent-data-table-td ">Semitool. Inc.</td><td class="patent-data-table-td ">Method for filling recessed micro-structures with metallization in the production of a microelectronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7247223">US7247223</a></td><td class="patent-data-table-td patent-date-value">Apr 28, 2003</td><td class="patent-data-table-td patent-date-value">Jul 24, 2007</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Method and apparatus for controlling vessel characteristics, including shape and thieving current for processing microfeature workpieces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7282124">US7282124</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td patent-date-value">Oct 16, 2007</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Device providing electrical contact to the surface of a semiconductor workpiece during processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7300562">US7300562</a></td><td class="patent-data-table-td patent-date-value">Sep 22, 2003</td><td class="patent-data-table-td patent-date-value">Nov 27, 2007</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Electrodeposition of noble metal and one other metal for alloying with noble metal on the surface of a microelectronic workpiece, using an acid bath; electrolysis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7309413">US7309413</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td patent-date-value">Dec 18, 2007</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Providing electrical contact to the surface of a semiconductor workpiece during processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7311811">US7311811</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 2004</td><td class="patent-data-table-td patent-date-value">Dec 25, 2007</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Device providing electrical contact to the surface of a semiconductor workpiece during processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7312149">US7312149</a></td><td class="patent-data-table-td patent-date-value">May 6, 2004</td><td class="patent-data-table-td patent-date-value">Dec 25, 2007</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Co., Ltd.</td><td class="patent-data-table-td ">Copper plating of semiconductor devices using single intermediate low power immersion step</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7329335">US7329335</a></td><td class="patent-data-table-td patent-date-value">Jun 10, 2003</td><td class="patent-data-table-td patent-date-value">Feb 12, 2008</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Device providing electrical contact to the surface of a semiconductor workpiece during processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7378004">US7378004</a></td><td class="patent-data-table-td patent-date-value">May 23, 2002</td><td class="patent-data-table-td patent-date-value">May 27, 2008</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Pad designs and structures for a versatile materials processing apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7402227">US7402227</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 20, 2004</td><td class="patent-data-table-td patent-date-value">Jul 22, 2008</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Plating apparatus and method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7427337">US7427337</a></td><td class="patent-data-table-td patent-date-value">Apr 12, 2004</td><td class="patent-data-table-td patent-date-value">Sep 23, 2008</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">System for electropolishing and electrochemical mechanical polishing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7435323">US7435323</a></td><td class="patent-data-table-td patent-date-value">Jun 18, 2004</td><td class="patent-data-table-td patent-date-value">Oct 14, 2008</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method for controlling thickness uniformity of electroplated layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7462269">US7462269</a></td><td class="patent-data-table-td patent-date-value">Jun 20, 2001</td><td class="patent-data-table-td patent-date-value">Dec 9, 2008</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">Altering the structure of each deposited copper layer by annealing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7473339">US7473339</a></td><td class="patent-data-table-td patent-date-value">Apr 16, 2004</td><td class="patent-data-table-td patent-date-value">Jan 6, 2009</td><td class="patent-data-table-td ">Applied Materials, Inc.</td><td class="patent-data-table-td ">Slim cell platform plumbing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7476304">US7476304</a></td><td class="patent-data-table-td patent-date-value">Sep 21, 2004</td><td class="patent-data-table-td patent-date-value">Jan 13, 2009</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Apparatus for processing surface of workpiece with small electrodes and surface contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7491308">US7491308</a></td><td class="patent-data-table-td patent-date-value">May 5, 2005</td><td class="patent-data-table-td patent-date-value">Feb 17, 2009</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method of making rolling electrical contact to wafer front surface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7510634">US7510634</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 2006</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Apparatus and methods for deposition and/or etch selectivity</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7575636">US7575636</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 20, 2006</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Substrate processing apparatus and substrate processing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7578923">US7578923</a></td><td class="patent-data-table-td patent-date-value">Mar 18, 2003</td><td class="patent-data-table-td patent-date-value">Aug 25, 2009</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Immersing a contact electrode in a solution;contacting the surface of the conductive layer with the contact solution to define a contact region;immersing a process electrode in a process solution;contacting the surface of the conductive layer with the process solution, applying an electrical potential</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7645696">US7645696</a></td><td class="patent-data-table-td patent-date-value">Jun 22, 2006</td><td class="patent-data-table-td patent-date-value">Jan 12, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Deposition of thin continuous PVD seed layers having improved adhesion to the barrier layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7659197">US7659197</a></td><td class="patent-data-table-td patent-date-value">Sep 21, 2007</td><td class="patent-data-table-td patent-date-value">Feb 9, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Selective resputtering of metal seed layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7682966">US7682966</a></td><td class="patent-data-table-td patent-date-value">Feb 1, 2007</td><td class="patent-data-table-td patent-date-value">Mar 23, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Multistep method of depositing metal seed layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7686927">US7686927</a></td><td class="patent-data-table-td patent-date-value">Aug 25, 2006</td><td class="patent-data-table-td patent-date-value">Mar 30, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for controlled-angle wafer positioning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7732314">US7732314</a></td><td class="patent-data-table-td patent-date-value">Mar 5, 2007</td><td class="patent-data-table-td patent-date-value">Jun 8, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method for depositing a diffusion barrier for copper interconnect applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7754061">US7754061</a></td><td class="patent-data-table-td patent-date-value">Sep 6, 2005</td><td class="patent-data-table-td patent-date-value">Jul 13, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electrochemical Mechanical Deposition; process involves creating a differential between additives adsorbed on different portions of a workpiece using an external influence and thus either enhancing or retarding plating of a conductive material on these portions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7781327">US7781327</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 2006</td><td class="patent-data-table-td patent-date-value">Aug 24, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">considerable etching of the diffusion barrier material at the via bottom, while not damaging exposed dielectric elsewhere on the wafer;</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7833393">US7833393</a></td><td class="patent-data-table-td patent-date-value">Mar 13, 2006</td><td class="patent-data-table-td patent-date-value">Nov 16, 2010</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Semiconductor wafer holder and electroplating system for plating a semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7842605">US7842605</a></td><td class="patent-data-table-td patent-date-value">May 24, 2007</td><td class="patent-data-table-td patent-date-value">Nov 30, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Atomic layer profiling of diffusion barrier and metal seed layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7854828">US7854828</a></td><td class="patent-data-table-td patent-date-value">Aug 16, 2006</td><td class="patent-data-table-td patent-date-value">Dec 21, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for electroplating including remotely positioned second cathode</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7855147">US7855147</a></td><td class="patent-data-table-td patent-date-value">May 24, 2007</td><td class="patent-data-table-td patent-date-value">Dec 21, 2010</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for engineering an interface between a diffusion barrier layer and a seed layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7857958">US7857958</a></td><td class="patent-data-table-td patent-date-value">Jul 12, 2007</td><td class="patent-data-table-td patent-date-value">Dec 28, 2010</td><td class="patent-data-table-td ">Semitool, Inc.</td><td class="patent-data-table-td ">controlling a current density at an interface between the microfeature workpiece and processing liquid by controlling a distance between each of a plurality of points on the vessel surface and the microfeature workpiece to vary inversely with the square of a distance between the points and vessel axis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7897516">US7897516</a></td><td class="patent-data-table-td patent-date-value">May 24, 2007</td><td class="patent-data-table-td patent-date-value">Mar 1, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Use of ultra-high magnetic fields in resputter and plasma etching</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7922880">US7922880</a></td><td class="patent-data-table-td patent-date-value">May 24, 2007</td><td class="patent-data-table-td patent-date-value">Apr 12, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for increasing local plasma density in magnetically confined plasma</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7935231">US7935231</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 2007</td><td class="patent-data-table-td patent-date-value">May 3, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Rapidly cleanable electroplating cup assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7947163">US7947163</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2007</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Photoresist-free metal deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7985325">US7985325</a></td><td class="patent-data-table-td patent-date-value">Oct 30, 2007</td><td class="patent-data-table-td patent-date-value">Jul 26, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Closed contact electroplating cup assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8017523">US8017523</a></td><td class="patent-data-table-td patent-date-value">May 16, 2008</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Deposition of doped copper seed layers having improved reliability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8043484">US8043484</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2007</td><td class="patent-data-table-td patent-date-value">Oct 25, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Methods and apparatus for resputtering process that improves barrier coverage</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8048280">US8048280</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2005</td><td class="patent-data-table-td patent-date-value">Nov 1, 2011</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Process for electroplating metals into microscopic recessed features</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8075756">US8075756</a></td><td class="patent-data-table-td patent-date-value">Oct 13, 2010</td><td class="patent-data-table-td patent-date-value">Dec 13, 2011</td><td class="patent-data-table-td ">Ebara Corporation</td><td class="patent-data-table-td ">Semiconductor wafer holder and electroplating system for plating a semiconductor wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8147660">US8147660</a></td><td class="patent-data-table-td patent-date-value">Mar 30, 2007</td><td class="patent-data-table-td patent-date-value">Apr 3, 2012</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Semiconductive counter electrode for electrolytic current distribution control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8172992">US8172992</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2009</td><td class="patent-data-table-td patent-date-value">May 8, 2012</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Wafer electroplating apparatus for reducing edge defects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8236160">US8236160</a></td><td class="patent-data-table-td patent-date-value">May 24, 2010</td><td class="patent-data-table-td patent-date-value">Aug 7, 2012</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Plating methods for low aspect ratio cavities</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8298933">US8298933</a></td><td class="patent-data-table-td patent-date-value">May 15, 2009</td><td class="patent-data-table-td patent-date-value">Oct 30, 2012</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Conformal films on semiconductor substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8298936">US8298936</a></td><td class="patent-data-table-td patent-date-value">Feb 3, 2010</td><td class="patent-data-table-td patent-date-value">Oct 30, 2012</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Multistep method of depositing metal seed layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8308931">US8308931</a></td><td class="patent-data-table-td patent-date-value">Nov 7, 2008</td><td class="patent-data-table-td patent-date-value">Nov 13, 2012</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for electroplating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8343327">US8343327</a></td><td class="patent-data-table-td patent-date-value">May 25, 2010</td><td class="patent-data-table-td patent-date-value">Jan 1, 2013</td><td class="patent-data-table-td ">Reel Solar, Inc.</td><td class="patent-data-table-td ">Apparatus and methods for fast chemical electrodeposition for fabrication of solar cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8377268">US8377268</a></td><td class="patent-data-table-td patent-date-value">Jun 6, 2011</td><td class="patent-data-table-td patent-date-value">Feb 19, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electroplating cup assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8398831">US8398831</a></td><td class="patent-data-table-td patent-date-value">Apr 4, 2011</td><td class="patent-data-table-td patent-date-value">Mar 19, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Rapidly cleanable electroplating cup seal</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8449731">US8449731</a></td><td class="patent-data-table-td patent-date-value">Feb 23, 2011</td><td class="patent-data-table-td patent-date-value">May 28, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for increasing local plasma density in magnetically confined plasma</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8475636">US8475636</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 2009</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for electroplating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8475637">US8475637</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 2008</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Electroplating apparatus with vented electrolyte manifold</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8475644">US8475644</a></td><td class="patent-data-table-td patent-date-value">Oct 26, 2009</td><td class="patent-data-table-td patent-date-value">Jul 2, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method and apparatus for electroplating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8500985">US8500985</a></td><td class="patent-data-table-td patent-date-value">Jul 13, 2007</td><td class="patent-data-table-td patent-date-value">Aug 6, 2013</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Photoresist-free metal deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8679972">US8679972</a></td><td class="patent-data-table-td patent-date-value">May 29, 2013</td><td class="patent-data-table-td patent-date-value">Mar 25, 2014</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Method of depositing a diffusion barrier for copper interconnect applications</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8765596">US8765596</a></td><td class="patent-data-table-td patent-date-value">Oct 22, 2010</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">Novellus Systems, Inc.</td><td class="patent-data-table-td ">Atomic layer profiling of diffusion barrier and metal seed layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE40218">USRE40218</a></td><td class="patent-data-table-td patent-date-value">Jul 17, 2003</td><td class="patent-data-table-td patent-date-value">Apr 8, 2008</td><td class="patent-data-table-td ">Uziel Landau</td><td class="patent-data-table-td ">Electro-chemical deposition system and method of electroplating on substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001014618A2?cl=en">WO2001014618A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 14, 2000</td><td class="patent-data-table-td patent-date-value">Mar 1, 2001</td><td class="patent-data-table-td ">Cvc Products Inc</td><td class="patent-data-table-td ">Apparatus and method for electroplating a material layer onto a wafer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2001031092A2?cl=en">WO2001031092A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 26, 2000</td><td class="patent-data-table-td patent-date-value">May 3, 2001</td><td class="patent-data-table-td ">Semitool Inc</td><td class="patent-data-table-td ">Method, chemistry, and apparatus for noble metal electroplating a on a microelectronic workpiece</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2009039271A1?cl=en">WO2009039271A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 18, 2008</td><td class="patent-data-table-td patent-date-value">Mar 26, 2009</td><td class="patent-data-table-td ">Anestel Corp</td><td class="patent-data-table-td ">Methods for providing composite asperities</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc205/defs205.htm&usg=AFQjCNGVbL_DU5AYsgry843j6_9g4UPU6A#C205S157000">205/157</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc205/defs205.htm&usg=AFQjCNGVbL_DU5AYsgry843j6_9g4UPU6A#C205S159000">205/159</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc205/defs205.htm&usg=AFQjCNGVbL_DU5AYsgry843j6_9g4UPU6A#C205S105000">205/105</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=C25D0007120000">C25D7/12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=C25D0005180000">C25D5/18</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=Y10S205/915">Y10S205/915</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=C25D5/18">C25D5/18</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=7KtPBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=C25D7/12">C25D7/12</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">C25D5/18</span>, <span class="nested-value">C25D7/12</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Sep 23, 2011</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 13, 2010</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 13, 2007</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2006</td><td class="patent-data-table-td ">RF</td><td class="patent-data-table-td ">Reissue application filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20051101</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 15, 2003</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 26, 2003</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030701</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 22, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">NOVELLUS SYSTEMS, INC., CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:REID, JONATHAN D.;CONTOLINI, ROBERT J.;OPOCENSKY, EDWARDC.;AND OTHERS;REEL/FRAME:009339/0032;SIGNING DATES FROM 19980720 TO 19980721</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U3TFMxf_qw--PAhpj8nj9mDFr73YQ\u0026id=7KtPBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3e99CGP36A9Dv1cAYEHhTnrScOxQ\u0026id=7KtPBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3taxncxG7NTFDBJKKM7W-kSX6WUQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_of_electroplating_semiconductor_w.pdf?id=7KtPBAABERAJ\u0026output=pdf\u0026sig=ACfU3U1tIdbDG9qMrlAeNaxk2Okvyd6vzQ"},"sample_url":"http://www.google.com/patents/reader?id=7KtPBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>