library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity VD1 is
port(
	iclock : in std_logic;
	D1ctrl : in std_logic;
	D1inV : in std_logic_vector(15 downto 0);
	D1outV: out std_logic_vector(15 downto 0)
	);
end VD1;

architecture behavioural of VD1 is 

begin
	process(iclock)

	begin
		if rising_edge(iclock) then 
			if D1ctrl = '1' then 
				D1outV <= D1inV;
			end if;
		
		end if;
	end process;


end architecture;