<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_dw_upsizer</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.MaxReads" class="impl"><code class="in-band">MaxReads<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.SlvPortDataWidth" class="impl"><code class="in-band">SlvPortDataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.MstPortDataWidth" class="impl"><code class="in-band">MstPortDataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.AddrWidth" class="impl"><code class="in-band">AddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.IdWidth" class="impl"><code class="in-band">IdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
></div><h3 id="parameter.aw_chan_t" class="impl"><code class="in-band">aw_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.mst_w_chan_t" class="impl"><code class="in-band">mst_w_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.slv_w_chan_t" class="impl"><code class="in-band">slv_w_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.b_chan_t" class="impl"><code class="in-band">b_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.ar_chan_t" class="impl"><code class="in-band">ar_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.mst_r_chan_t" class="impl"><code class="in-band">mst_r_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.slv_r_chan_t" class="impl"><code class="in-band">slv_r_chan_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.mst_port_axi_req_t" class="impl"><code class="in-band">mst_port_axi_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.mst_port_axi_rsp_t" class="impl"><code class="in-band">mst_port_axi_rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.slv_port_axi_req_t" class="impl"><code class="in-band">slv_port_axi_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.slv_port_axi_rsp_t" class="impl"><code class="in-band">slv_port_axi_rsp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
></div><h3 id="parameter.TranIdWidth" class="impl"><code class="in-band">TranIdWidth<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h3 id="parameter.SlvPortStrbWidth" class="impl"><code class="in-band">SlvPortStrbWidth<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h3 id="parameter.MstPortStrbWidth" class="impl"><code class="in-band">MstPortStrbWidth<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h3 id="parameter.SlvPortMaxSize" class="impl"><code class="in-band">SlvPortMaxSize<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h3 id="parameter.MstPortMaxSize" class="impl"><code class="in-band">MstPortMaxSize<span class="type-annotation">: </span></code></h3><div class="docblock"
></div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
></div><h3 id="port.slv_req_i" class="impl"><code class="in-band">slv_req_i<span class="type-annotation">: input  slv_port_axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="port.slv_resp_o" class="impl"><code class="in-band">slv_resp_o<span class="type-annotation">: output slv_port_axi_rsp_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_req_o" class="impl"><code class="in-band">mst_req_o<span class="type-annotation">: output mst_port_axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="port.mst_resp_i" class="impl"><code class="in-band">mst_resp_i<span class="type-annotation">: input  mst_port_axi_rsp_t</span></code></h3><div class="docblock"
></div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.tran_id_t.html">tran_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_data_t.html">mst_data_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_data_t.html">slv_data_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.burst_len_t.html">burst_len_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_state_e.html">r_state_e</a></td><td></td></tr><tr><td><a class="type" href="type.w_req_t.html">w_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_req_t.html">r_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_state_e.html">w_state_e</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.mst_req" class="impl"><code class="in-band">mst_req<span class="type-annotation">: mst_port_axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mst_resp" class="impl"><code class="in-band">mst_resp<span class="type-annotation">: mst_port_axi_rsp_t</span></code></h3><div class="docblock"
></div><h3 id="signal.arb_slv_ar_id" class="impl"><code class="in-band">arb_slv_ar_id<span class="type-annotation">: id_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mst_req_idx" class="impl"><code class="in-band">mst_req_idx<span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock"
></div><h3 id="signal.axi_err_req" class="impl"><code class="in-band">axi_err_req<span class="type-annotation">: mst_port_axi_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.axi_err_resp" class="impl"><code class="in-band">axi_err_resp<span class="type-annotation">: mst_port_axi_rsp_t</span></code></h3><div class="docblock"
></div><h3 id="signal.w_req_d" class="impl"><code class="in-band">w_req_d<span class="type-annotation">: w_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.w_req_q" class="impl"><code class="in-band">w_req_q<span class="type-annotation">: w_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.idx_ar_upsizer" class="impl"><code class="in-band">idx_ar_upsizer<span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock"
></div><h3 id="signal.idx_idle_upsizer" class="impl"><code class="in-band">idx_idle_upsizer<span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock"
></div><h3 id="signal.idx_id_clash_upsizer" class="impl"><code class="in-band">idx_id_clash_upsizer<span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock"
></div><h3 id="signal.idx_r_upsizer" class="impl"><code class="in-band">idx_r_upsizer<span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock"
></div><h3 id="signal.r_state_d" class="impl"><code class="in-band">r_state_d<span class="type-annotation">: r_state_e</span></code></h3><div class="docblock"
></div><h3 id="signal.r_state_q" class="impl"><code class="in-band">r_state_q<span class="type-annotation">: r_state_e</span></code></h3><div class="docblock"
></div><h3 id="signal.r_req_d" class="impl"><code class="in-band">r_req_d<span class="type-annotation">: r_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.r_req_q" class="impl"><code class="in-band">r_req_q<span class="type-annotation">: r_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.r_data" class="impl"><code class="in-band">r_data<span class="type-annotation">: slv_data_t</span></code></h3><div class="docblock"
></div><h3 id="signal.w_state_d" class="impl"><code class="in-band">w_state_d<span class="type-annotation">: w_state_e</span></code></h3><div class="docblock"
></div><h3 id="signal.w_state_q" class="impl"><code class="in-band">w_state_q<span class="type-annotation">: w_state_e</span></code></h3><div class="docblock"
></div><h3 id="signal.w_data" class="impl"><code class="in-band">w_data<span class="type-annotation">: mst_data_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
