// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module eclair_forward_layer_4_2_Pipeline_ACCUM_O (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        k,
        k_1,
        k_2,
        k_3,
        empty_10,
        empty_11,
        empty_12,
        empty,
        output_0,
        output_0_ap_vld,
        output_1,
        output_1_ap_vld,
        tmp_9,
        tmp_8,
        b0,
        tmp_1,
        tmp_s,
        b1,
        tmp_5,
        tmp_3,
        b2,
        tmp_10,
        tmp_7,
        b3,
        tmp_12,
        tmp_11,
        b0_1,
        tmp_14,
        tmp_13,
        b1_1,
        tmp_16,
        tmp_15,
        b2_1,
        tmp_18,
        tmp_17,
        b3_1,
        tmp_20,
        tmp_19,
        b0_2,
        tmp_22,
        tmp_21,
        b1_2,
        tmp_24,
        tmp_23,
        b2_2,
        tmp_26,
        tmp_25,
        b3_2,
        tmp_28,
        tmp_27,
        b0_3,
        tmp_30,
        tmp_29,
        b1_3,
        tmp_32,
        tmp_31,
        b2_3,
        tmp_34,
        tmp_33,
        b3_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3,
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld,
        grp_fu_1905_p_din0,
        grp_fu_1905_p_din1,
        grp_fu_1905_p_opcode,
        grp_fu_1905_p_dout0,
        grp_fu_1905_p_ce,
        grp_fu_4501_p_din0,
        grp_fu_4501_p_din1,
        grp_fu_4501_p_opcode,
        grp_fu_4501_p_dout0,
        grp_fu_4501_p_ce,
        grp_fu_4505_p_din0,
        grp_fu_4505_p_din1,
        grp_fu_4505_p_opcode,
        grp_fu_4505_p_dout0,
        grp_fu_4505_p_ce,
        grp_fu_4509_p_din0,
        grp_fu_4509_p_din1,
        grp_fu_4509_p_opcode,
        grp_fu_4509_p_dout0,
        grp_fu_4509_p_ce,
        grp_fu_4513_p_din0,
        grp_fu_4513_p_din1,
        grp_fu_4513_p_opcode,
        grp_fu_4513_p_dout0,
        grp_fu_4513_p_ce,
        grp_fu_4517_p_din0,
        grp_fu_4517_p_din1,
        grp_fu_4517_p_opcode,
        grp_fu_4517_p_dout0,
        grp_fu_4517_p_ce,
        grp_fu_4521_p_din0,
        grp_fu_4521_p_din1,
        grp_fu_4521_p_opcode,
        grp_fu_4521_p_dout0,
        grp_fu_4521_p_ce,
        grp_fu_4525_p_din0,
        grp_fu_4525_p_din1,
        grp_fu_4525_p_opcode,
        grp_fu_4525_p_dout0,
        grp_fu_4525_p_ce,
        grp_fu_4529_p_din0,
        grp_fu_4529_p_din1,
        grp_fu_4529_p_opcode,
        grp_fu_4529_p_dout0,
        grp_fu_4529_p_ce,
        grp_fu_4533_p_din0,
        grp_fu_4533_p_din1,
        grp_fu_4533_p_opcode,
        grp_fu_4533_p_dout0,
        grp_fu_4533_p_ce,
        grp_fu_4537_p_din0,
        grp_fu_4537_p_din1,
        grp_fu_4537_p_opcode,
        grp_fu_4537_p_dout0,
        grp_fu_4537_p_ce,
        grp_fu_4541_p_din0,
        grp_fu_4541_p_din1,
        grp_fu_4541_p_opcode,
        grp_fu_4541_p_dout0,
        grp_fu_4541_p_ce,
        grp_fu_4545_p_din0,
        grp_fu_4545_p_din1,
        grp_fu_4545_p_opcode,
        grp_fu_4545_p_dout0,
        grp_fu_4545_p_ce,
        grp_fu_4549_p_din0,
        grp_fu_4549_p_din1,
        grp_fu_4549_p_opcode,
        grp_fu_4549_p_dout0,
        grp_fu_4549_p_ce,
        grp_fu_4553_p_din0,
        grp_fu_4553_p_din1,
        grp_fu_4553_p_opcode,
        grp_fu_4553_p_dout0,
        grp_fu_4553_p_ce,
        grp_fu_4557_p_din0,
        grp_fu_4557_p_din1,
        grp_fu_4557_p_opcode,
        grp_fu_4557_p_dout0,
        grp_fu_4557_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_4561_p_din0,
        grp_fu_4561_p_din1,
        grp_fu_4561_p_dout0,
        grp_fu_4561_p_ce,
        grp_fu_4565_p_din0,
        grp_fu_4565_p_din1,
        grp_fu_4565_p_dout0,
        grp_fu_4565_p_ce,
        grp_fu_4569_p_din0,
        grp_fu_4569_p_din1,
        grp_fu_4569_p_dout0,
        grp_fu_4569_p_ce,
        grp_fu_4573_p_din0,
        grp_fu_4573_p_din1,
        grp_fu_4573_p_dout0,
        grp_fu_4573_p_ce,
        grp_fu_4577_p_din0,
        grp_fu_4577_p_din1,
        grp_fu_4577_p_dout0,
        grp_fu_4577_p_ce,
        grp_fu_4581_p_din0,
        grp_fu_4581_p_din1,
        grp_fu_4581_p_dout0,
        grp_fu_4581_p_ce,
        grp_fu_4585_p_din0,
        grp_fu_4585_p_din1,
        grp_fu_4585_p_dout0,
        grp_fu_4585_p_ce,
        grp_fu_4589_p_din0,
        grp_fu_4589_p_din1,
        grp_fu_4589_p_dout0,
        grp_fu_4589_p_ce,
        grp_fu_4593_p_din0,
        grp_fu_4593_p_din1,
        grp_fu_4593_p_dout0,
        grp_fu_4593_p_ce,
        grp_fu_4597_p_din0,
        grp_fu_4597_p_din1,
        grp_fu_4597_p_dout0,
        grp_fu_4597_p_ce,
        grp_fu_4601_p_din0,
        grp_fu_4601_p_din1,
        grp_fu_4601_p_dout0,
        grp_fu_4601_p_ce,
        grp_fu_4605_p_din0,
        grp_fu_4605_p_din1,
        grp_fu_4605_p_dout0,
        grp_fu_4605_p_ce,
        grp_fu_4609_p_din0,
        grp_fu_4609_p_din1,
        grp_fu_4609_p_dout0,
        grp_fu_4609_p_ce,
        grp_fu_4613_p_din0,
        grp_fu_4613_p_din1,
        grp_fu_4613_p_dout0,
        grp_fu_4613_p_ce,
        grp_fu_4617_p_din0,
        grp_fu_4617_p_din1,
        grp_fu_4617_p_dout0,
        grp_fu_4617_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] k;
input  [2:0] k_1;
input  [2:0] k_2;
input  [2:0] k_3;
input  [7:0] empty_10;
input  [7:0] empty_11;
input  [7:0] empty_12;
input  [7:0] empty;
output  [31:0] output_0;
output   output_0_ap_vld;
output  [31:0] output_1;
output   output_1_ap_vld;
input  [31:0] tmp_9;
input  [31:0] tmp_8;
input  [31:0] b0;
input  [31:0] tmp_1;
input  [31:0] tmp_s;
input  [31:0] b1;
input  [31:0] tmp_5;
input  [31:0] tmp_3;
input  [31:0] b2;
input  [31:0] tmp_10;
input  [31:0] tmp_7;
input  [31:0] b3;
input  [31:0] tmp_12;
input  [31:0] tmp_11;
input  [31:0] b0_1;
input  [31:0] tmp_14;
input  [31:0] tmp_13;
input  [31:0] b1_1;
input  [31:0] tmp_16;
input  [31:0] tmp_15;
input  [31:0] b2_1;
input  [31:0] tmp_18;
input  [31:0] tmp_17;
input  [31:0] b3_1;
input  [31:0] tmp_20;
input  [31:0] tmp_19;
input  [31:0] b0_2;
input  [31:0] tmp_22;
input  [31:0] tmp_21;
input  [31:0] b1_2;
input  [31:0] tmp_24;
input  [31:0] tmp_23;
input  [31:0] b2_2;
input  [31:0] tmp_26;
input  [31:0] tmp_25;
input  [31:0] b3_2;
input  [31:0] tmp_28;
input  [31:0] tmp_27;
input  [31:0] b0_3;
input  [31:0] tmp_30;
input  [31:0] tmp_29;
input  [31:0] b1_3;
input  [31:0] tmp_32;
input  [31:0] tmp_31;
input  [31:0] b2_3;
input  [31:0] tmp_34;
input  [31:0] tmp_33;
input  [31:0] b3_3;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_0_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld;
output  [2:0] eclair_float_const_float_float_const_ap_uint_2_C_k_1_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld;
output  [7:0] eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3;
output   eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld;
output  [31:0] grp_fu_1905_p_din0;
output  [31:0] grp_fu_1905_p_din1;
output  [0:0] grp_fu_1905_p_opcode;
input  [31:0] grp_fu_1905_p_dout0;
output   grp_fu_1905_p_ce;
output  [31:0] grp_fu_4501_p_din0;
output  [31:0] grp_fu_4501_p_din1;
output  [0:0] grp_fu_4501_p_opcode;
input  [31:0] grp_fu_4501_p_dout0;
output   grp_fu_4501_p_ce;
output  [31:0] grp_fu_4505_p_din0;
output  [31:0] grp_fu_4505_p_din1;
output  [0:0] grp_fu_4505_p_opcode;
input  [31:0] grp_fu_4505_p_dout0;
output   grp_fu_4505_p_ce;
output  [31:0] grp_fu_4509_p_din0;
output  [31:0] grp_fu_4509_p_din1;
output  [0:0] grp_fu_4509_p_opcode;
input  [31:0] grp_fu_4509_p_dout0;
output   grp_fu_4509_p_ce;
output  [31:0] grp_fu_4513_p_din0;
output  [31:0] grp_fu_4513_p_din1;
output  [0:0] grp_fu_4513_p_opcode;
input  [31:0] grp_fu_4513_p_dout0;
output   grp_fu_4513_p_ce;
output  [31:0] grp_fu_4517_p_din0;
output  [31:0] grp_fu_4517_p_din1;
output  [0:0] grp_fu_4517_p_opcode;
input  [31:0] grp_fu_4517_p_dout0;
output   grp_fu_4517_p_ce;
output  [31:0] grp_fu_4521_p_din0;
output  [31:0] grp_fu_4521_p_din1;
output  [0:0] grp_fu_4521_p_opcode;
input  [31:0] grp_fu_4521_p_dout0;
output   grp_fu_4521_p_ce;
output  [31:0] grp_fu_4525_p_din0;
output  [31:0] grp_fu_4525_p_din1;
output  [0:0] grp_fu_4525_p_opcode;
input  [31:0] grp_fu_4525_p_dout0;
output   grp_fu_4525_p_ce;
output  [31:0] grp_fu_4529_p_din0;
output  [31:0] grp_fu_4529_p_din1;
output  [0:0] grp_fu_4529_p_opcode;
input  [31:0] grp_fu_4529_p_dout0;
output   grp_fu_4529_p_ce;
output  [31:0] grp_fu_4533_p_din0;
output  [31:0] grp_fu_4533_p_din1;
output  [0:0] grp_fu_4533_p_opcode;
input  [31:0] grp_fu_4533_p_dout0;
output   grp_fu_4533_p_ce;
output  [31:0] grp_fu_4537_p_din0;
output  [31:0] grp_fu_4537_p_din1;
output  [0:0] grp_fu_4537_p_opcode;
input  [31:0] grp_fu_4537_p_dout0;
output   grp_fu_4537_p_ce;
output  [31:0] grp_fu_4541_p_din0;
output  [31:0] grp_fu_4541_p_din1;
output  [0:0] grp_fu_4541_p_opcode;
input  [31:0] grp_fu_4541_p_dout0;
output   grp_fu_4541_p_ce;
output  [31:0] grp_fu_4545_p_din0;
output  [31:0] grp_fu_4545_p_din1;
output  [0:0] grp_fu_4545_p_opcode;
input  [31:0] grp_fu_4545_p_dout0;
output   grp_fu_4545_p_ce;
output  [31:0] grp_fu_4549_p_din0;
output  [31:0] grp_fu_4549_p_din1;
output  [0:0] grp_fu_4549_p_opcode;
input  [31:0] grp_fu_4549_p_dout0;
output   grp_fu_4549_p_ce;
output  [31:0] grp_fu_4553_p_din0;
output  [31:0] grp_fu_4553_p_din1;
output  [0:0] grp_fu_4553_p_opcode;
input  [31:0] grp_fu_4553_p_dout0;
output   grp_fu_4553_p_ce;
output  [31:0] grp_fu_4557_p_din0;
output  [31:0] grp_fu_4557_p_din1;
output  [0:0] grp_fu_4557_p_opcode;
input  [31:0] grp_fu_4557_p_dout0;
output   grp_fu_4557_p_ce;
output  [31:0] grp_fu_1912_p_din0;
output  [31:0] grp_fu_1912_p_din1;
input  [31:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [31:0] grp_fu_4561_p_din0;
output  [31:0] grp_fu_4561_p_din1;
input  [31:0] grp_fu_4561_p_dout0;
output   grp_fu_4561_p_ce;
output  [31:0] grp_fu_4565_p_din0;
output  [31:0] grp_fu_4565_p_din1;
input  [31:0] grp_fu_4565_p_dout0;
output   grp_fu_4565_p_ce;
output  [31:0] grp_fu_4569_p_din0;
output  [31:0] grp_fu_4569_p_din1;
input  [31:0] grp_fu_4569_p_dout0;
output   grp_fu_4569_p_ce;
output  [31:0] grp_fu_4573_p_din0;
output  [31:0] grp_fu_4573_p_din1;
input  [31:0] grp_fu_4573_p_dout0;
output   grp_fu_4573_p_ce;
output  [31:0] grp_fu_4577_p_din0;
output  [31:0] grp_fu_4577_p_din1;
input  [31:0] grp_fu_4577_p_dout0;
output   grp_fu_4577_p_ce;
output  [31:0] grp_fu_4581_p_din0;
output  [31:0] grp_fu_4581_p_din1;
input  [31:0] grp_fu_4581_p_dout0;
output   grp_fu_4581_p_ce;
output  [31:0] grp_fu_4585_p_din0;
output  [31:0] grp_fu_4585_p_din1;
input  [31:0] grp_fu_4585_p_dout0;
output   grp_fu_4585_p_ce;
output  [31:0] grp_fu_4589_p_din0;
output  [31:0] grp_fu_4589_p_din1;
input  [31:0] grp_fu_4589_p_dout0;
output   grp_fu_4589_p_ce;
output  [31:0] grp_fu_4593_p_din0;
output  [31:0] grp_fu_4593_p_din1;
input  [31:0] grp_fu_4593_p_dout0;
output   grp_fu_4593_p_ce;
output  [31:0] grp_fu_4597_p_din0;
output  [31:0] grp_fu_4597_p_din1;
input  [31:0] grp_fu_4597_p_dout0;
output   grp_fu_4597_p_ce;
output  [31:0] grp_fu_4601_p_din0;
output  [31:0] grp_fu_4601_p_din1;
input  [31:0] grp_fu_4601_p_dout0;
output   grp_fu_4601_p_ce;
output  [31:0] grp_fu_4605_p_din0;
output  [31:0] grp_fu_4605_p_din1;
input  [31:0] grp_fu_4605_p_dout0;
output   grp_fu_4605_p_ce;
output  [31:0] grp_fu_4609_p_din0;
output  [31:0] grp_fu_4609_p_din1;
input  [31:0] grp_fu_4609_p_dout0;
output   grp_fu_4609_p_ce;
output  [31:0] grp_fu_4613_p_din0;
output  [31:0] grp_fu_4613_p_din1;
input  [31:0] grp_fu_4613_p_dout0;
output   grp_fu_4613_p_ce;
output  [31:0] grp_fu_4617_p_din0;
output  [31:0] grp_fu_4617_p_din1;
input  [31:0] grp_fu_4617_p_dout0;
output   grp_fu_4617_p_ce;

reg ap_idle;
reg output_0_ap_vld;
reg output_1_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld;
reg eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln53_fu_675_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln65_fu_687_p2;
reg   [0:0] icmp_ln65_reg_1139;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter1_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter2_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter3_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter4_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter5_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter6_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter7_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter8_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter9_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter10_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter11_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter12_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter13_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter14_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter15_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter16_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter17_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter18_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter19_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter20_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter21_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter22_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter23_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter24_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter25_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter26_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter27_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter28_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter29_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter30_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter31_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter32_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter33_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter34_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter35_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter36_reg;
reg   [0:0] icmp_ln65_reg_1139_pp0_iter37_reg;
wire   [0:0] icmp_ln75_fu_693_p2;
reg   [0:0] icmp_ln75_reg_1143;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter1_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter2_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter3_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter4_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter5_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter6_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter7_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter8_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter9_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter10_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter11_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter12_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter13_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter14_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter15_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter16_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter17_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter18_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter19_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter20_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter21_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter22_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter23_reg;
reg   [0:0] icmp_ln75_reg_1143_pp0_iter24_reg;
wire   [31:0] select_ln75_fu_699_p3;
wire   [31:0] select_ln75_1_fu_708_p3;
reg   [31:0] mul_reg_1171;
reg   [31:0] mul1_reg_1176;
wire   [31:0] select_ln75_2_fu_818_p3;
wire   [31:0] select_ln75_4_fu_824_p3;
wire   [31:0] select_ln75_5_fu_830_p3;
reg   [31:0] add_reg_1196;
reg   [31:0] mul2_reg_1201;
reg   [31:0] mul41_1_reg_1206;
reg   [31:0] mul50_1_reg_1211;
wire   [31:0] select_ln75_3_fu_836_p3;
wire   [31:0] select_ln75_6_fu_842_p3;
wire   [31:0] select_ln75_8_fu_848_p3;
wire   [31:0] select_ln75_9_fu_854_p3;
reg   [31:0] add1_reg_1236;
reg   [31:0] mul3_reg_1241;
reg   [31:0] add51_1_reg_1246;
reg   [31:0] mul60_1_reg_1251;
reg   [31:0] mul41_2_reg_1256;
reg   [31:0] mul50_2_reg_1261;
wire   [31:0] select_ln75_7_fu_860_p3;
wire   [31:0] select_ln75_10_fu_866_p3;
wire   [31:0] select_ln75_12_fu_872_p3;
wire   [31:0] select_ln75_13_fu_878_p3;
reg   [31:0] add2_reg_1286;
reg   [31:0] add61_1_reg_1291;
reg   [31:0] mul70_1_reg_1296;
reg   [31:0] add51_2_reg_1301;
reg   [31:0] mul60_2_reg_1306;
reg   [31:0] mul41_3_reg_1311;
reg   [31:0] mul50_3_reg_1316;
wire   [31:0] select_ln75_11_fu_884_p3;
wire   [31:0] select_ln75_14_fu_890_p3;
reg   [31:0] add71_1_reg_1331;
reg   [31:0] add61_2_reg_1336;
reg   [31:0] mul70_2_reg_1341;
reg   [31:0] add51_3_reg_1346;
reg   [31:0] mul60_3_reg_1351;
reg   [31:0] o_sum_reg_1356;
wire   [31:0] select_ln75_15_fu_896_p3;
reg   [31:0] add71_2_reg_1366;
reg   [31:0] add61_3_reg_1371;
reg   [31:0] mul70_3_reg_1376;
reg   [31:0] o_sum_1_reg_1381;
reg   [31:0] add71_3_reg_1386;
reg   [31:0] o_sum_2_reg_1391;
wire    ap_block_pp0_stage0;
reg   [1:0] o_fu_182;
wire   [1:0] add_ln53_fu_681_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_o_1;
wire   [31:0] bitcast_ln84_fu_902_p1;
wire    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 o_fu_182 = 2'd0;
#0 ap_done_reg = 1'b0;
end

eclair_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln53_fu_675_p2 == 1'd0))) begin
            o_fu_182 <= add_ln53_fu_681_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            o_fu_182 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add1_reg_1236 <= grp_fu_4501_p_dout0;
        add2_reg_1286 <= grp_fu_4509_p_dout0;
        add51_1_reg_1246 <= grp_fu_4505_p_dout0;
        add51_2_reg_1301 <= grp_fu_4517_p_dout0;
        add51_3_reg_1346 <= grp_fu_4529_p_dout0;
        add61_1_reg_1291 <= grp_fu_4513_p_dout0;
        add61_2_reg_1336 <= grp_fu_4525_p_dout0;
        add61_3_reg_1371 <= grp_fu_4541_p_dout0;
        add71_1_reg_1331 <= grp_fu_4521_p_dout0;
        add71_2_reg_1366 <= grp_fu_4537_p_dout0;
        add71_3_reg_1386 <= grp_fu_4549_p_dout0;
        add_reg_1196 <= grp_fu_1905_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln65_reg_1139_pp0_iter10_reg <= icmp_ln65_reg_1139_pp0_iter9_reg;
        icmp_ln65_reg_1139_pp0_iter11_reg <= icmp_ln65_reg_1139_pp0_iter10_reg;
        icmp_ln65_reg_1139_pp0_iter12_reg <= icmp_ln65_reg_1139_pp0_iter11_reg;
        icmp_ln65_reg_1139_pp0_iter13_reg <= icmp_ln65_reg_1139_pp0_iter12_reg;
        icmp_ln65_reg_1139_pp0_iter14_reg <= icmp_ln65_reg_1139_pp0_iter13_reg;
        icmp_ln65_reg_1139_pp0_iter15_reg <= icmp_ln65_reg_1139_pp0_iter14_reg;
        icmp_ln65_reg_1139_pp0_iter16_reg <= icmp_ln65_reg_1139_pp0_iter15_reg;
        icmp_ln65_reg_1139_pp0_iter17_reg <= icmp_ln65_reg_1139_pp0_iter16_reg;
        icmp_ln65_reg_1139_pp0_iter18_reg <= icmp_ln65_reg_1139_pp0_iter17_reg;
        icmp_ln65_reg_1139_pp0_iter19_reg <= icmp_ln65_reg_1139_pp0_iter18_reg;
        icmp_ln65_reg_1139_pp0_iter20_reg <= icmp_ln65_reg_1139_pp0_iter19_reg;
        icmp_ln65_reg_1139_pp0_iter21_reg <= icmp_ln65_reg_1139_pp0_iter20_reg;
        icmp_ln65_reg_1139_pp0_iter22_reg <= icmp_ln65_reg_1139_pp0_iter21_reg;
        icmp_ln65_reg_1139_pp0_iter23_reg <= icmp_ln65_reg_1139_pp0_iter22_reg;
        icmp_ln65_reg_1139_pp0_iter24_reg <= icmp_ln65_reg_1139_pp0_iter23_reg;
        icmp_ln65_reg_1139_pp0_iter25_reg <= icmp_ln65_reg_1139_pp0_iter24_reg;
        icmp_ln65_reg_1139_pp0_iter26_reg <= icmp_ln65_reg_1139_pp0_iter25_reg;
        icmp_ln65_reg_1139_pp0_iter27_reg <= icmp_ln65_reg_1139_pp0_iter26_reg;
        icmp_ln65_reg_1139_pp0_iter28_reg <= icmp_ln65_reg_1139_pp0_iter27_reg;
        icmp_ln65_reg_1139_pp0_iter29_reg <= icmp_ln65_reg_1139_pp0_iter28_reg;
        icmp_ln65_reg_1139_pp0_iter2_reg <= icmp_ln65_reg_1139_pp0_iter1_reg;
        icmp_ln65_reg_1139_pp0_iter30_reg <= icmp_ln65_reg_1139_pp0_iter29_reg;
        icmp_ln65_reg_1139_pp0_iter31_reg <= icmp_ln65_reg_1139_pp0_iter30_reg;
        icmp_ln65_reg_1139_pp0_iter32_reg <= icmp_ln65_reg_1139_pp0_iter31_reg;
        icmp_ln65_reg_1139_pp0_iter33_reg <= icmp_ln65_reg_1139_pp0_iter32_reg;
        icmp_ln65_reg_1139_pp0_iter34_reg <= icmp_ln65_reg_1139_pp0_iter33_reg;
        icmp_ln65_reg_1139_pp0_iter35_reg <= icmp_ln65_reg_1139_pp0_iter34_reg;
        icmp_ln65_reg_1139_pp0_iter36_reg <= icmp_ln65_reg_1139_pp0_iter35_reg;
        icmp_ln65_reg_1139_pp0_iter37_reg <= icmp_ln65_reg_1139_pp0_iter36_reg;
        icmp_ln65_reg_1139_pp0_iter3_reg <= icmp_ln65_reg_1139_pp0_iter2_reg;
        icmp_ln65_reg_1139_pp0_iter4_reg <= icmp_ln65_reg_1139_pp0_iter3_reg;
        icmp_ln65_reg_1139_pp0_iter5_reg <= icmp_ln65_reg_1139_pp0_iter4_reg;
        icmp_ln65_reg_1139_pp0_iter6_reg <= icmp_ln65_reg_1139_pp0_iter5_reg;
        icmp_ln65_reg_1139_pp0_iter7_reg <= icmp_ln65_reg_1139_pp0_iter6_reg;
        icmp_ln65_reg_1139_pp0_iter8_reg <= icmp_ln65_reg_1139_pp0_iter7_reg;
        icmp_ln65_reg_1139_pp0_iter9_reg <= icmp_ln65_reg_1139_pp0_iter8_reg;
        icmp_ln75_reg_1143_pp0_iter10_reg <= icmp_ln75_reg_1143_pp0_iter9_reg;
        icmp_ln75_reg_1143_pp0_iter11_reg <= icmp_ln75_reg_1143_pp0_iter10_reg;
        icmp_ln75_reg_1143_pp0_iter12_reg <= icmp_ln75_reg_1143_pp0_iter11_reg;
        icmp_ln75_reg_1143_pp0_iter13_reg <= icmp_ln75_reg_1143_pp0_iter12_reg;
        icmp_ln75_reg_1143_pp0_iter14_reg <= icmp_ln75_reg_1143_pp0_iter13_reg;
        icmp_ln75_reg_1143_pp0_iter15_reg <= icmp_ln75_reg_1143_pp0_iter14_reg;
        icmp_ln75_reg_1143_pp0_iter16_reg <= icmp_ln75_reg_1143_pp0_iter15_reg;
        icmp_ln75_reg_1143_pp0_iter17_reg <= icmp_ln75_reg_1143_pp0_iter16_reg;
        icmp_ln75_reg_1143_pp0_iter18_reg <= icmp_ln75_reg_1143_pp0_iter17_reg;
        icmp_ln75_reg_1143_pp0_iter19_reg <= icmp_ln75_reg_1143_pp0_iter18_reg;
        icmp_ln75_reg_1143_pp0_iter20_reg <= icmp_ln75_reg_1143_pp0_iter19_reg;
        icmp_ln75_reg_1143_pp0_iter21_reg <= icmp_ln75_reg_1143_pp0_iter20_reg;
        icmp_ln75_reg_1143_pp0_iter22_reg <= icmp_ln75_reg_1143_pp0_iter21_reg;
        icmp_ln75_reg_1143_pp0_iter23_reg <= icmp_ln75_reg_1143_pp0_iter22_reg;
        icmp_ln75_reg_1143_pp0_iter24_reg <= icmp_ln75_reg_1143_pp0_iter23_reg;
        icmp_ln75_reg_1143_pp0_iter2_reg <= icmp_ln75_reg_1143_pp0_iter1_reg;
        icmp_ln75_reg_1143_pp0_iter3_reg <= icmp_ln75_reg_1143_pp0_iter2_reg;
        icmp_ln75_reg_1143_pp0_iter4_reg <= icmp_ln75_reg_1143_pp0_iter3_reg;
        icmp_ln75_reg_1143_pp0_iter5_reg <= icmp_ln75_reg_1143_pp0_iter4_reg;
        icmp_ln75_reg_1143_pp0_iter6_reg <= icmp_ln75_reg_1143_pp0_iter5_reg;
        icmp_ln75_reg_1143_pp0_iter7_reg <= icmp_ln75_reg_1143_pp0_iter6_reg;
        icmp_ln75_reg_1143_pp0_iter8_reg <= icmp_ln75_reg_1143_pp0_iter7_reg;
        icmp_ln75_reg_1143_pp0_iter9_reg <= icmp_ln75_reg_1143_pp0_iter8_reg;
        mul1_reg_1176 <= grp_fu_4561_p_dout0;
        mul2_reg_1201 <= grp_fu_4565_p_dout0;
        mul3_reg_1241 <= grp_fu_4577_p_dout0;
        mul41_1_reg_1206 <= grp_fu_4569_p_dout0;
        mul41_2_reg_1256 <= grp_fu_4585_p_dout0;
        mul41_3_reg_1311 <= grp_fu_4601_p_dout0;
        mul50_1_reg_1211 <= grp_fu_4573_p_dout0;
        mul50_2_reg_1261 <= grp_fu_4589_p_dout0;
        mul50_3_reg_1316 <= grp_fu_4605_p_dout0;
        mul60_1_reg_1251 <= grp_fu_4581_p_dout0;
        mul60_2_reg_1306 <= grp_fu_4597_p_dout0;
        mul60_3_reg_1351 <= grp_fu_4613_p_dout0;
        mul70_1_reg_1296 <= grp_fu_4593_p_dout0;
        mul70_2_reg_1341 <= grp_fu_4609_p_dout0;
        mul70_3_reg_1376 <= grp_fu_4617_p_dout0;
        mul_reg_1171 <= grp_fu_1912_p_dout0;
        o_sum_1_reg_1381 <= grp_fu_4545_p_dout0;
        o_sum_2_reg_1391 <= grp_fu_4553_p_dout0;
        o_sum_reg_1356 <= grp_fu_4533_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln65_reg_1139 <= icmp_ln65_fu_687_p2;
        icmp_ln65_reg_1139_pp0_iter1_reg <= icmp_ln65_reg_1139;
        icmp_ln75_reg_1143 <= icmp_ln75_fu_693_p2;
        icmp_ln75_reg_1143_pp0_iter1_reg <= icmp_ln75_reg_1143;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter37_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) 
    & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_o_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_o_1 = o_fu_182;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_0_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_k_1_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln65_fu_687_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln53_fu_675_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld = 1'b1;
    end else begin
        eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (icmp_ln65_reg_1139_pp0_iter37_reg == 1'd1))) begin
        output_0_ap_vld = 1'b1;
    end else begin
        output_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1) & (icmp_ln65_reg_1139_pp0_iter37_reg == 1'd0))) begin
        output_1_ap_vld = 1'b1;
    end else begin
        output_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln53_fu_681_p2 = (ap_sig_allocacmp_o_1 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln84_fu_902_p1 = grp_fu_4557_p_dout0;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_0 = k;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_1 = k_1;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_2 = k_2;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_0_3 = k_3;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_0 = k;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_1 = k_1;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_2 = k_2;

assign eclair_float_const_float_float_const_ap_uint_2_C_k_1_3 = k_3;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0 = empty_10;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1 = empty_11;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2 = empty_12;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3 = empty;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0 = empty_10;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1 = empty_11;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2 = empty_12;

assign eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3 = empty;

assign grp_fu_1905_p_ce = 1'b1;

assign grp_fu_1905_p_din0 = mul_reg_1171;

assign grp_fu_1905_p_din1 = mul1_reg_1176;

assign grp_fu_1905_p_opcode = 2'd0;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = select_ln75_fu_699_p3;

assign grp_fu_1912_p_din1 = b0;

assign grp_fu_4501_p_ce = 1'b1;

assign grp_fu_4501_p_din0 = add_reg_1196;

assign grp_fu_4501_p_din1 = mul2_reg_1201;

assign grp_fu_4501_p_opcode = 2'd0;

assign grp_fu_4505_p_ce = 1'b1;

assign grp_fu_4505_p_din0 = mul41_1_reg_1206;

assign grp_fu_4505_p_din1 = mul50_1_reg_1211;

assign grp_fu_4505_p_opcode = 2'd0;

assign grp_fu_4509_p_ce = 1'b1;

assign grp_fu_4509_p_din0 = add1_reg_1236;

assign grp_fu_4509_p_din1 = mul3_reg_1241;

assign grp_fu_4509_p_opcode = 2'd0;

assign grp_fu_4513_p_ce = 1'b1;

assign grp_fu_4513_p_din0 = add51_1_reg_1246;

assign grp_fu_4513_p_din1 = mul60_1_reg_1251;

assign grp_fu_4513_p_opcode = 2'd0;

assign grp_fu_4517_p_ce = 1'b1;

assign grp_fu_4517_p_din0 = mul41_2_reg_1256;

assign grp_fu_4517_p_din1 = mul50_2_reg_1261;

assign grp_fu_4517_p_opcode = 2'd0;

assign grp_fu_4521_p_ce = 1'b1;

assign grp_fu_4521_p_din0 = add61_1_reg_1291;

assign grp_fu_4521_p_din1 = mul70_1_reg_1296;

assign grp_fu_4521_p_opcode = 2'd0;

assign grp_fu_4525_p_ce = 1'b1;

assign grp_fu_4525_p_din0 = add51_2_reg_1301;

assign grp_fu_4525_p_din1 = mul60_2_reg_1306;

assign grp_fu_4525_p_opcode = 2'd0;

assign grp_fu_4529_p_ce = 1'b1;

assign grp_fu_4529_p_din0 = mul41_3_reg_1311;

assign grp_fu_4529_p_din1 = mul50_3_reg_1316;

assign grp_fu_4529_p_opcode = 2'd0;

assign grp_fu_4533_p_ce = 1'b1;

assign grp_fu_4533_p_din0 = add2_reg_1286;

assign grp_fu_4533_p_din1 = 32'd0;

assign grp_fu_4533_p_opcode = 2'd0;

assign grp_fu_4537_p_ce = 1'b1;

assign grp_fu_4537_p_din0 = add61_2_reg_1336;

assign grp_fu_4537_p_din1 = mul70_2_reg_1341;

assign grp_fu_4537_p_opcode = 2'd0;

assign grp_fu_4541_p_ce = 1'b1;

assign grp_fu_4541_p_din0 = add51_3_reg_1346;

assign grp_fu_4541_p_din1 = mul60_3_reg_1351;

assign grp_fu_4541_p_opcode = 2'd0;

assign grp_fu_4545_p_ce = 1'b1;

assign grp_fu_4545_p_din0 = o_sum_reg_1356;

assign grp_fu_4545_p_din1 = add71_1_reg_1331;

assign grp_fu_4545_p_opcode = 2'd0;

assign grp_fu_4549_p_ce = 1'b1;

assign grp_fu_4549_p_din0 = add61_3_reg_1371;

assign grp_fu_4549_p_din1 = mul70_3_reg_1376;

assign grp_fu_4549_p_opcode = 2'd0;

assign grp_fu_4553_p_ce = 1'b1;

assign grp_fu_4553_p_din0 = o_sum_1_reg_1381;

assign grp_fu_4553_p_din1 = add71_2_reg_1366;

assign grp_fu_4553_p_opcode = 2'd0;

assign grp_fu_4557_p_ce = 1'b1;

assign grp_fu_4557_p_din0 = o_sum_2_reg_1391;

assign grp_fu_4557_p_din1 = add71_3_reg_1386;

assign grp_fu_4557_p_opcode = 2'd0;

assign grp_fu_4561_p_ce = 1'b1;

assign grp_fu_4561_p_din0 = select_ln75_1_fu_708_p3;

assign grp_fu_4561_p_din1 = b1;

assign grp_fu_4565_p_ce = 1'b1;

assign grp_fu_4565_p_din0 = select_ln75_2_fu_818_p3;

assign grp_fu_4565_p_din1 = b2;

assign grp_fu_4569_p_ce = 1'b1;

assign grp_fu_4569_p_din0 = select_ln75_4_fu_824_p3;

assign grp_fu_4569_p_din1 = b0_1;

assign grp_fu_4573_p_ce = 1'b1;

assign grp_fu_4573_p_din0 = select_ln75_5_fu_830_p3;

assign grp_fu_4573_p_din1 = b1_1;

assign grp_fu_4577_p_ce = 1'b1;

assign grp_fu_4577_p_din0 = select_ln75_3_fu_836_p3;

assign grp_fu_4577_p_din1 = b3;

assign grp_fu_4581_p_ce = 1'b1;

assign grp_fu_4581_p_din0 = select_ln75_6_fu_842_p3;

assign grp_fu_4581_p_din1 = b2_1;

assign grp_fu_4585_p_ce = 1'b1;

assign grp_fu_4585_p_din0 = select_ln75_8_fu_848_p3;

assign grp_fu_4585_p_din1 = b0_2;

assign grp_fu_4589_p_ce = 1'b1;

assign grp_fu_4589_p_din0 = select_ln75_9_fu_854_p3;

assign grp_fu_4589_p_din1 = b1_2;

assign grp_fu_4593_p_ce = 1'b1;

assign grp_fu_4593_p_din0 = select_ln75_7_fu_860_p3;

assign grp_fu_4593_p_din1 = b3_1;

assign grp_fu_4597_p_ce = 1'b1;

assign grp_fu_4597_p_din0 = select_ln75_10_fu_866_p3;

assign grp_fu_4597_p_din1 = b2_2;

assign grp_fu_4601_p_ce = 1'b1;

assign grp_fu_4601_p_din0 = select_ln75_12_fu_872_p3;

assign grp_fu_4601_p_din1 = b0_3;

assign grp_fu_4605_p_ce = 1'b1;

assign grp_fu_4605_p_din0 = select_ln75_13_fu_878_p3;

assign grp_fu_4605_p_din1 = b1_3;

assign grp_fu_4609_p_ce = 1'b1;

assign grp_fu_4609_p_din0 = select_ln75_11_fu_884_p3;

assign grp_fu_4609_p_din1 = b3_2;

assign grp_fu_4613_p_ce = 1'b1;

assign grp_fu_4613_p_din0 = select_ln75_14_fu_890_p3;

assign grp_fu_4613_p_din1 = b2_3;

assign grp_fu_4617_p_ce = 1'b1;

assign grp_fu_4617_p_din0 = select_ln75_15_fu_896_p3;

assign grp_fu_4617_p_din1 = b3_3;

assign icmp_ln53_fu_675_p2 = ((ap_sig_allocacmp_o_1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_687_p2 = ((ap_sig_allocacmp_o_1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_693_p2 = ((ap_sig_allocacmp_o_1 == 2'd1) ? 1'b1 : 1'b0);

assign output_0 = bitcast_ln84_fu_902_p1;

assign output_1 = bitcast_ln84_fu_902_p1;

assign select_ln75_10_fu_866_p3 = ((icmp_ln75_reg_1143_pp0_iter14_reg[0:0] == 1'b1) ? tmp_24 : tmp_23);

assign select_ln75_11_fu_884_p3 = ((icmp_ln75_reg_1143_pp0_iter19_reg[0:0] == 1'b1) ? tmp_26 : tmp_25);

assign select_ln75_12_fu_872_p3 = ((icmp_ln75_reg_1143_pp0_iter14_reg[0:0] == 1'b1) ? tmp_28 : tmp_27);

assign select_ln75_13_fu_878_p3 = ((icmp_ln75_reg_1143_pp0_iter14_reg[0:0] == 1'b1) ? tmp_30 : tmp_29);

assign select_ln75_14_fu_890_p3 = ((icmp_ln75_reg_1143_pp0_iter19_reg[0:0] == 1'b1) ? tmp_32 : tmp_31);

assign select_ln75_15_fu_896_p3 = ((icmp_ln75_reg_1143_pp0_iter24_reg[0:0] == 1'b1) ? tmp_34 : tmp_33);

assign select_ln75_1_fu_708_p3 = ((icmp_ln75_fu_693_p2[0:0] == 1'b1) ? tmp_1 : tmp_s);

assign select_ln75_2_fu_818_p3 = ((icmp_ln75_reg_1143_pp0_iter4_reg[0:0] == 1'b1) ? tmp_5 : tmp_3);

assign select_ln75_3_fu_836_p3 = ((icmp_ln75_reg_1143_pp0_iter9_reg[0:0] == 1'b1) ? tmp_10 : tmp_7);

assign select_ln75_4_fu_824_p3 = ((icmp_ln75_reg_1143_pp0_iter4_reg[0:0] == 1'b1) ? tmp_12 : tmp_11);

assign select_ln75_5_fu_830_p3 = ((icmp_ln75_reg_1143_pp0_iter4_reg[0:0] == 1'b1) ? tmp_14 : tmp_13);

assign select_ln75_6_fu_842_p3 = ((icmp_ln75_reg_1143_pp0_iter9_reg[0:0] == 1'b1) ? tmp_16 : tmp_15);

assign select_ln75_7_fu_860_p3 = ((icmp_ln75_reg_1143_pp0_iter14_reg[0:0] == 1'b1) ? tmp_18 : tmp_17);

assign select_ln75_8_fu_848_p3 = ((icmp_ln75_reg_1143_pp0_iter9_reg[0:0] == 1'b1) ? tmp_20 : tmp_19);

assign select_ln75_9_fu_854_p3 = ((icmp_ln75_reg_1143_pp0_iter9_reg[0:0] == 1'b1) ? tmp_22 : tmp_21);

assign select_ln75_fu_699_p3 = ((icmp_ln75_fu_693_p2[0:0] == 1'b1) ? tmp_9 : tmp_8);

endmodule //eclair_forward_layer_4_2_Pipeline_ACCUM_O
