{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601507525671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601507525675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 20:11:32 2020 " "Processing started: Wed Sep 30 20:11:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601507525675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507525675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507525675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601507526215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601507526215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/labarqcomp/Desktop/Entrega1_FPGA_RTL_restored/Entrega1_FPGA_RTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/labarqcomp/Desktop/Entrega1_FPGA_RTL_restored/Entrega1_FPGA_RTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Entrega1_FPGA_RTL-rtl " "Found design unit 1: Entrega1_FPGA_RTL-rtl" {  } { { "../../Desktop/Entrega1_FPGA_RTL_restored/Entrega1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/Desktop/Entrega1_FPGA_RTL_restored/Entrega1_FPGA_RTL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Entrega1_FPGA_RTL " "Found entity 1: Entrega1_FPGA_RTL" {  } { { "../../Desktop/Entrega1_FPGA_RTL_restored/Entrega1_FPGA_RTL.vhd" "" { Text "/home/labarqcomp/Desktop/Entrega1_FPGA_RTL_restored/Entrega1_FPGA_RTL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 passo-rtl " "Found design unit 1: passo-rtl" {  } { { "TopLevel.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/TopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538421 ""} { "Info" "ISGN_ENTITY_NAME" "1 passo " "Found entity 1: passo" {  } { { "TopLevel.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/MotorPasso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MotorPasso/synthesis/MotorPasso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MotorPasso-rtl " "Found design unit 1: MotorPasso-rtl" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538423 ""} { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso " "Found entity 1: MotorPasso" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/motorpasso_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MotorPasso/synthesis/motorpasso_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motorpasso_rst_controller-rtl " "Found design unit 1: motorpasso_rst_controller-rtl" {  } { { "MotorPasso/synthesis/motorpasso_rst_controller.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/motorpasso_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538424 ""} { "Info" "ISGN_ENTITY_NAME" "1 motorpasso_rst_controller " "Found entity 1: motorpasso_rst_controller" {  } { { "MotorPasso/synthesis/motorpasso_rst_controller.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/motorpasso_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/motorpasso_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MotorPasso/synthesis/motorpasso_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motorpasso_rst_controller_001-rtl " "Found design unit 1: motorpasso_rst_controller_001-rtl" {  } { { "MotorPasso/synthesis/motorpasso_rst_controller_001.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/motorpasso_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538424 ""} { "Info" "ISGN_ENTITY_NAME" "1 motorpasso_rst_controller_001 " "Found entity 1: motorpasso_rst_controller_001" {  } { { "MotorPasso/synthesis/motorpasso_rst_controller_001.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/motorpasso_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MotorPasso/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MotorPasso/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_irq_mapper " "Found entity 1: MotorPasso_irq_mapper" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_irq_mapper.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0 " "Found entity 1: MotorPasso_mm_interconnect_0" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux_001" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538436 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_demux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_demux" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux_002 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux_002" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux_001" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_004_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_004_default_decode" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538442 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_004 " "Found entity 2: MotorPasso_mm_interconnect_0_router_004" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_002_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_002_default_decode" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538442 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_002 " "Found entity 2: MotorPasso_mm_interconnect_0_router_002" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_001_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_001_default_decode" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538443 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_001 " "Found entity 2: MotorPasso_mm_interconnect_0_router_001" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601507538444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_default_decode" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538445 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router " "Found entity 2: MotorPasso_mm_interconnect_0_router" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MotorPasso/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_pio_0 " "Found entity 1: MotorPasso_pio_0" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_pio_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "MotorPasso/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538456 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "MotorPasso/synthesis/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_1 " "Found entity 1: MotorPasso_onchip_memory2_1" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_0 " "Found entity 1: MotorPasso_onchip_memory2_0" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0 " "Found entity 1: MotorPasso_nios2_gen2_0" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_test_bench " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_test_bench" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: MotorPasso_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: MotorPasso_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "6 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "7 MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "8 MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "9 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "10 MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "11 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "12 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "13 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "14 MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "15 MotorPasso_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: MotorPasso_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "16 MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "17 MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "18 MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "19 MotorPasso_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: MotorPasso_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "20 MotorPasso_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: MotorPasso_nios2_gen2_0_cpu_nios2_oci" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""} { "Info" "ISGN_ENTITY_NAME" "21 MotorPasso_nios2_gen2_0_cpu " "Found entity 21: MotorPasso_nios2_gen2_0_cpu" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_jtag_uart_0_sim_scfifo_w " "Found entity 1: MotorPasso_jtag_uart_0_sim_scfifo_w" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538477 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_jtag_uart_0_scfifo_w " "Found entity 2: MotorPasso_jtag_uart_0_scfifo_w" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538477 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_jtag_uart_0_sim_scfifo_r " "Found entity 3: MotorPasso_jtag_uart_0_sim_scfifo_r" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538477 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_jtag_uart_0_scfifo_r " "Found entity 4: MotorPasso_jtag_uart_0_scfifo_r" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538477 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_jtag_uart_0 " "Found entity 5: MotorPasso_jtag_uart_0" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "passo " "Elaborating entity \"passo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601507538571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso MotorPasso:u0 " "Elaborating entity \"MotorPasso\" for hierarchy \"MotorPasso:u0\"" {  } { { "TopLevel.vhd" "u0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/TopLevel.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_jtag_uart_0 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"MotorPasso_jtag_uart_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "jtag_uart_0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_jtag_uart_0_scfifo_w MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w " "Elaborating entity \"MotorPasso_jtag_uart_0_scfifo_w\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "the_MotorPasso_jtag_uart_0_scfifo_w" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "wfifo" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507538787 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507538787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507538959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507538959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_jtag_uart_0_scfifo_r MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_r:the_MotorPasso_jtag_uart_0_scfifo_r " "Elaborating entity \"MotorPasso_jtag_uart_0_scfifo_r\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_r:the_MotorPasso_jtag_uart_0_scfifo_r\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "the_MotorPasso_jtag_uart_0_scfifo_r" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507538965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "MotorPasso_jtag_uart_0_alt_jtag_atlantic" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539286 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507539286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0 MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"MotorPasso_nios2_gen2_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "nios2_gen2_0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0.v" "cpu" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_test_bench MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_test_bench:the_MotorPasso_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_test_bench\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_test_bench:the_MotorPasso_nios2_gen2_0_cpu_test_bench\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_test_bench" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_register_bank_a_module MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_register_bank_a" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539793 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507539793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507539841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507539841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_register_bank_b_module MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_b_module:MotorPasso_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_b_module:MotorPasso_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_register_bank_b" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539871 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507539871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_break MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_break:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_break:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode:MotorPasso_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode:MotorPasso_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_im MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_im:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_im:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg:the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg:the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_ocimem MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539909 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507539909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507539960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507539960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_debug_slave_tck MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_tck:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_tck:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "MotorPasso_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507539985 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507539985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_onchip_memory2_0 MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"MotorPasso_onchip_memory2_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "onchip_memory2_0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507539996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" "the_altsyncram" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MotorPasso_onchip_memory2_0.hex " "Parameter \"init_file\" = \"MotorPasso_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540003 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507540003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqn1 " "Found entity 1: altsyncram_oqn1" {  } { { "db/altsyncram_oqn1.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_oqn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507540075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507540075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqn1 MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated " "Elaborating entity \"altsyncram_oqn1\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507540117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507540117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_oqn1.tdf" "decode3" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_oqn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507540158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507540158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_oqn1.tdf" "mux2" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_oqn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_onchip_memory2_1 MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"MotorPasso_onchip_memory2_1\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "onchip_memory2_1" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" "the_altsyncram" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MotorPasso_onchip_memory2_1.hex " "Parameter \"init_file\" = \"MotorPasso_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1601507540203 ""}  } { { "MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1601507540203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqn1 " "Found entity 1: altsyncram_pqn1" {  } { { "db/altsyncram_pqn1.tdf" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_pqn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507540280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507540280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqn1 MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_pqn1:auto_generated " "Elaborating entity \"altsyncram_pqn1\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_pqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_LED MotorPasso:u0\|peripheral_LED:peripheral_led_0 " "Elaborating entity \"peripheral_LED\" for hierarchy \"MotorPasso:u0\|peripheral_LED:peripheral_led_0\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "peripheral_led_0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrega1_FPGA_RTL MotorPasso:u0\|peripheral_LED:peripheral_led_0\|Entrega1_FPGA_RTL:u0 " "Elaborating entity \"Entrega1_FPGA_RTL\" for hierarchy \"MotorPasso:u0\|peripheral_LED:peripheral_led_0\|Entrega1_FPGA_RTL:u0\"" {  } { { "MotorPasso/synthesis/submodules/peripheral_LED.vhd" "u0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/peripheral_LED.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_pio_0 MotorPasso:u0\|MotorPasso_pio_0:pio_0 " "Elaborating entity \"MotorPasso_pio_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_pio_0:pio_0\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "pio_0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MotorPasso_mm_interconnect_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "mm_interconnect_0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "peripheral_led_0_avalon_slave_0_translator" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router " "Elaborating entity \"MotorPasso_mm_interconnect_0_router\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "router" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router\|MotorPasso_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router\|MotorPasso_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_001 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_001\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "router_001" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_001_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001\|MotorPasso_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001\|MotorPasso_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_002 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_002\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "router_002" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_002_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002\|MotorPasso_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002\|MotorPasso_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_004 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_004\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "router_004" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_004_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004\|MotorPasso_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_004_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004\|MotorPasso_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_demux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_demux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "cmd_demux" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_demux_001 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_demux_001\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_mux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_mux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "cmd_mux" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_mux_002 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_mux_002\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_rsp_demux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"MotorPasso_mm_interconnect_0_rsp_demux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "rsp_demux" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_rsp_mux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"MotorPasso_mm_interconnect_0_rsp_mux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "rsp_mux" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_rsp_mux_001 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MotorPasso_mm_interconnect_0_rsp_mux_001\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_avalon_st_adapter MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MotorPasso_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_irq_mapper MotorPasso:u0\|MotorPasso_irq_mapper:irq_mapper " "Elaborating entity \"MotorPasso_irq_mapper\" for hierarchy \"MotorPasso:u0\|MotorPasso_irq_mapper:irq_mapper\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "irq_mapper" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorpasso_rst_controller MotorPasso:u0\|motorpasso_rst_controller:rst_controller " "Elaborating entity \"motorpasso_rst_controller\" for hierarchy \"MotorPasso:u0\|motorpasso_rst_controller:rst_controller\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "rst_controller" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MotorPasso:u0\|motorpasso_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MotorPasso:u0\|motorpasso_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "MotorPasso/synthesis/motorpasso_rst_controller.vhd" "rst_controller" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/motorpasso_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MotorPasso:u0\|motorpasso_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MotorPasso:u0\|motorpasso_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MotorPasso/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MotorPasso:u0\|motorpasso_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MotorPasso:u0\|motorpasso_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "MotorPasso/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorpasso_rst_controller_001 MotorPasso:u0\|motorpasso_rst_controller_001:rst_controller_001 " "Elaborating entity \"motorpasso_rst_controller_001\" for hierarchy \"MotorPasso:u0\|motorpasso_rst_controller_001:rst_controller_001\"" {  } { { "MotorPasso/synthesis/MotorPasso.vhd" "rst_controller_001" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/MotorPasso.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MotorPasso:u0\|motorpasso_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MotorPasso:u0\|motorpasso_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "MotorPasso/synthesis/motorpasso_rst_controller_001.vhd" "rst_controller_001" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/synthesis/motorpasso_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507540499 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1601507541959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.30.20:12:27 Progress: Loading slda22082b6/alt_sld_fab_wrapper_hw.tcl " "2020.09.30.20:12:27 Progress: Loading slda22082b6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507547475 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507550215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507550394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507551586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507551765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507551951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507552155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507552158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507552158 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1601507552822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda22082b6/alt_sld_fab.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507553162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507553162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507553310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507553310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507553312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507553312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507553435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507553435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507553587 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507553587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507553587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601507553715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507553715 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1601507557719 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507559078 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "70 " "70 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601507560852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507561227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg " "Generated suppressed messages file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507561940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601507565416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601507565416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2225 " "Implemented 2225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601507565740 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601507565740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1843 " "Implemented 1843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1601507565740 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1601507565740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601507565740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601507565779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 20:12:45 2020 " "Processing ended: Wed Sep 30 20:12:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601507565779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601507565779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601507565779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601507565779 ""}
