{"vcs1":{"timestamp_begin":1769425028.679625200, "rt":6.34, "ut":6.08, "st":0.18}}
{"vcselab":{"timestamp_begin":1769425035.072566529, "rt":0.29, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769425035.400882511, "rt":0.22, "ut":0.15, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769425028.414798337}
{"VCS_COMP_START_TIME": 1769425028.414798337}
{"VCS_COMP_END_TIME": 1769425035.663136622}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 344776}}
{"vcselab": {"peak_mem": 173708}}
