
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401470 <feof@plt+0x70>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_Znam@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 415000 <_ZdlPvm@@Base+0x10310>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_Znam@plt>:
  401130:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <fread@plt>:
  401150:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <puts@plt>:
  401160:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <ungetc@plt>:
  401170:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <fprintf@plt>:
  401190:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <putc@plt>:
  4011a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <fclose@plt>:
  4011b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <strtol@plt>:
  4011c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <free@plt>:
  4011d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <fread_unlocked@plt>:
  4011e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <memset@plt>:
  4011f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <strchr@plt>:
  401200:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <_exit@plt>:
  401210:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <freopen@plt>:
  401220:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <strerror@plt>:
  401230:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strcpy@plt>:
  401240:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <strtok@plt>:
  401250:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <atan2@plt>:
  401260:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <__libc_start_main@plt>:
  401270:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <getc@plt>:
  401280:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <strncmp@plt>:
  401290:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <fputc@plt>:
  4012a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fgets_unlocked@plt>:
  4012b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <__ctype_b_loc@plt>:
  4012c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <__isoc99_sscanf@plt>:
  4012d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

00000000004012e0 <fflush@plt>:
  4012e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #216]
  4012e8:	add	x16, x16, #0xd8
  4012ec:	br	x17

00000000004012f0 <strrchr@plt>:
  4012f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #224]
  4012f8:	add	x16, x16, #0xe0
  4012fc:	br	x17

0000000000401300 <_ZdaPv@plt>:
  401300:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #232]
  401308:	add	x16, x16, #0xe8
  40130c:	br	x17

0000000000401310 <__errno_location@plt>:
  401310:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #240]
  401318:	add	x16, x16, #0xf0
  40131c:	br	x17

0000000000401320 <fopen@plt>:
  401320:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #248]
  401328:	add	x16, x16, #0xf8
  40132c:	br	x17

0000000000401330 <strcmp@plt>:
  401330:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #256]
  401338:	add	x16, x16, #0x100
  40133c:	br	x17

0000000000401340 <write@plt>:
  401340:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #264]
  401348:	add	x16, x16, #0x108
  40134c:	br	x17

0000000000401350 <malloc@plt>:
  401350:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #272]
  401358:	add	x16, x16, #0x110
  40135c:	br	x17

0000000000401360 <abort@plt>:
  401360:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #280]
  401368:	add	x16, x16, #0x118
  40136c:	br	x17

0000000000401370 <getenv@plt>:
  401370:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #288]
  401378:	add	x16, x16, #0x120
  40137c:	br	x17

0000000000401380 <__gxx_personality_v0@plt>:
  401380:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #296]
  401388:	add	x16, x16, #0x128
  40138c:	br	x17

0000000000401390 <exit@plt>:
  401390:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #304]
  401398:	add	x16, x16, #0x130
  40139c:	br	x17

00000000004013a0 <fwrite@plt>:
  4013a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #312]
  4013a8:	add	x16, x16, #0x138
  4013ac:	br	x17

00000000004013b0 <_Unwind_Resume@plt>:
  4013b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #320]
  4013b8:	add	x16, x16, #0x140
  4013bc:	br	x17

00000000004013c0 <ferror@plt>:
  4013c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #328]
  4013c8:	add	x16, x16, #0x148
  4013cc:	br	x17

00000000004013d0 <__gmon_start__@plt>:
  4013d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #336]
  4013d8:	add	x16, x16, #0x150
  4013dc:	br	x17

00000000004013e0 <bcmp@plt>:
  4013e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #344]
  4013e8:	add	x16, x16, #0x158
  4013ec:	br	x17

00000000004013f0 <printf@plt>:
  4013f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #352]
  4013f8:	add	x16, x16, #0x160
  4013fc:	br	x17

0000000000401400 <feof@plt>:
  401400:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #360]
  401408:	add	x16, x16, #0x168
  40140c:	br	x17

Disassembly of section .text:

0000000000401410 <_Znwm@@Base-0x3830>:
  401410:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11310>
  401414:	add	x0, x0, #0x289
  401418:	b	403660 <feof@plt+0x2260>
  40141c:	b	403660 <feof@plt+0x2260>
  401420:	mov	x29, #0x0                   	// #0
  401424:	mov	x30, #0x0                   	// #0
  401428:	mov	x5, x0
  40142c:	ldr	x1, [sp]
  401430:	add	x2, sp, #0x8
  401434:	mov	x6, sp
  401438:	movz	x0, #0x0, lsl #48
  40143c:	movk	x0, #0x0, lsl #32
  401440:	movk	x0, #0x40, lsl #16
  401444:	movk	x0, #0x2a00
  401448:	movz	x3, #0x0, lsl #48
  40144c:	movk	x3, #0x0, lsl #32
  401450:	movk	x3, #0x40, lsl #16
  401454:	movk	x3, #0x4d30
  401458:	movz	x4, #0x0, lsl #48
  40145c:	movk	x4, #0x0, lsl #32
  401460:	movk	x4, #0x40, lsl #16
  401464:	movk	x4, #0x4db0
  401468:	bl	401270 <__libc_start_main@plt>
  40146c:	bl	401360 <abort@plt>
  401470:	adrp	x0, 415000 <_ZdlPvm@@Base+0x10310>
  401474:	ldr	x0, [x0, #4064]
  401478:	cbz	x0, 401480 <feof@plt+0x80>
  40147c:	b	4013d0 <__gmon_start__@plt>
  401480:	ret
  401484:	nop
  401488:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11310>
  40148c:	add	x0, x0, #0x278
  401490:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11310>
  401494:	add	x1, x1, #0x278
  401498:	cmp	x1, x0
  40149c:	b.eq	4014b4 <feof@plt+0xb4>  // b.none
  4014a0:	adrp	x1, 404000 <feof@plt+0x2c00>
  4014a4:	ldr	x1, [x1, #3536]
  4014a8:	cbz	x1, 4014b4 <feof@plt+0xb4>
  4014ac:	mov	x16, x1
  4014b0:	br	x16
  4014b4:	ret
  4014b8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11310>
  4014bc:	add	x0, x0, #0x278
  4014c0:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11310>
  4014c4:	add	x1, x1, #0x278
  4014c8:	sub	x1, x1, x0
  4014cc:	lsr	x2, x1, #63
  4014d0:	add	x1, x2, x1, asr #3
  4014d4:	cmp	xzr, x1, asr #1
  4014d8:	asr	x1, x1, #1
  4014dc:	b.eq	4014f4 <feof@plt+0xf4>  // b.none
  4014e0:	adrp	x2, 404000 <feof@plt+0x2c00>
  4014e4:	ldr	x2, [x2, #3544]
  4014e8:	cbz	x2, 4014f4 <feof@plt+0xf4>
  4014ec:	mov	x16, x2
  4014f0:	br	x16
  4014f4:	ret
  4014f8:	stp	x29, x30, [sp, #-32]!
  4014fc:	mov	x29, sp
  401500:	str	x19, [sp, #16]
  401504:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11310>
  401508:	ldrb	w0, [x19, #648]
  40150c:	cbnz	w0, 40151c <feof@plt+0x11c>
  401510:	bl	401488 <feof@plt+0x88>
  401514:	mov	w0, #0x1                   	// #1
  401518:	strb	w0, [x19, #648]
  40151c:	ldr	x19, [sp, #16]
  401520:	ldp	x29, x30, [sp], #32
  401524:	ret
  401528:	b	4014b8 <feof@plt+0xb8>
  40152c:	str	x1, [x0]
  401530:	ldr	w8, [x1]
  401534:	mov	w9, #0xffffffff            	// #-1
  401538:	stp	w8, w9, [x0, #8]
  40153c:	ret
  401540:	ldr	x8, [x0]
  401544:	ldr	w9, [x0, #8]
  401548:	ldr	w10, [x8, #4]
  40154c:	cmp	w9, w10
  401550:	b.le	40155c <feof@plt+0x15c>
  401554:	mov	w0, wzr
  401558:	ret
  40155c:	ldr	x11, [x8, #48]
  401560:	ldr	w12, [x8]
  401564:	mov	w13, #0x6                   	// #6
  401568:	mov	w14, #0xffffffff            	// #-1
  40156c:	b	401584 <feof@plt+0x184>
  401570:	str	w14, [x0, #12]
  401574:	cmp	w9, w10
  401578:	add	w9, w9, #0x1
  40157c:	str	w9, [x0, #8]
  401580:	b.ge	401554 <feof@plt+0x154>  // b.tcont
  401584:	sub	w16, w9, w12
  401588:	smaddl	x15, w16, w13, x11
  40158c:	ldrb	w15, [x15, #4]
  401590:	cmp	w15, #0x1
  401594:	b.ne	401574 <feof@plt+0x174>  // b.any
  401598:	ldr	w15, [x0, #12]
  40159c:	tbnz	w15, #31, 4015a8 <feof@plt+0x1a8>
  4015a0:	ldr	x16, [x8, #88]
  4015a4:	b	4015e0 <feof@plt+0x1e0>
  4015a8:	sxtw	x15, w16
  4015ac:	madd	x15, x15, x13, x11
  4015b0:	ldrb	w15, [x15, #5]
  4015b4:	str	w15, [x0, #12]
  4015b8:	ldr	x16, [x8, #88]
  4015bc:	lsl	x17, x15, #2
  4015c0:	ldrb	w17, [x16, x17]
  4015c4:	cmp	w17, #0x81
  4015c8:	b.cc	4015e0 <feof@plt+0x1e0>  // b.lo, b.ul, b.last
  4015cc:	add	x15, x16, x15, lsl #2
  4015d0:	ldrh	w15, [x15, #2]
  4015d4:	lsl	w15, w15, #16
  4015d8:	rev	w15, w15
  4015dc:	str	w15, [x0, #12]
  4015e0:	sbfiz	x17, x15, #2, #32
  4015e4:	ldrb	w17, [x16, x17]
  4015e8:	cmp	w17, #0x80
  4015ec:	b.hi	401570 <feof@plt+0x170>  // b.pmore
  4015f0:	sxtw	x18, w15
  4015f4:	add	x18, x16, x18, lsl #2
  4015f8:	ldrsb	w18, [x18, #2]
  4015fc:	and	w17, w17, #0xff
  401600:	tbnz	w18, #31, 401630 <feof@plt+0x230>
  401604:	sxtb	w18, w17
  401608:	tbnz	w18, #31, 401570 <feof@plt+0x170>
  40160c:	add	w15, w17, w15
  401610:	add	w15, w15, #0x1
  401614:	str	w15, [x0, #12]
  401618:	sbfiz	x17, x15, #2, #32
  40161c:	ldrb	w17, [x16, x17]
  401620:	sxtw	x18, w15
  401624:	cmp	w17, #0x81
  401628:	b.cc	4015f4 <feof@plt+0x1f4>  // b.lo, b.ul, b.last
  40162c:	b	401570 <feof@plt+0x170>
  401630:	strb	w9, [x1]
  401634:	ldr	x8, [x0]
  401638:	ldrsw	x9, [x0, #12]
  40163c:	cmp	w17, #0x80
  401640:	ldr	x8, [x8, #88]
  401644:	add	x8, x8, x9, lsl #2
  401648:	ldrb	w8, [x8, #1]
  40164c:	strb	w8, [x2]
  401650:	ldr	x8, [x0]
  401654:	ldrsw	x10, [x0, #12]
  401658:	ldp	x9, x8, [x8, #88]
  40165c:	add	x9, x9, x10, lsl #2
  401660:	ldrh	w9, [x9, #2]
  401664:	lsl	w9, w9, #16
  401668:	rev	w9, w9
  40166c:	sub	w9, w9, #0x8, lsl #12
  401670:	ldr	w8, [x8, w9, sxtw #2]
  401674:	str	w8, [x3]
  401678:	b.ne	401690 <feof@plt+0x290>  // b.any
  40167c:	ldr	w8, [x0, #8]
  401680:	add	w8, w8, #0x1
  401684:	str	w8, [x0, #8]
  401688:	mov	w8, #0xffffffff            	// #-1
  40168c:	b	40169c <feof@plt+0x29c>
  401690:	ldr	w8, [x0, #12]
  401694:	add	w8, w17, w8
  401698:	add	w8, w8, #0x1
  40169c:	str	w8, [x0, #12]
  4016a0:	mov	w0, #0x1                   	// #1
  4016a4:	ret
  4016a8:	movi	v0.2d, #0x0
  4016ac:	stp	q0, q0, [x0, #80]
  4016b0:	stp	q0, q0, [x0, #48]
  4016b4:	ret
  4016b8:	ldr	w9, [x0]
  4016bc:	and	w10, w1, #0xff
  4016c0:	cmp	w9, w10
  4016c4:	b.gt	401744 <feof@plt+0x344>
  4016c8:	ldr	w8, [x0, #4]
  4016cc:	cmp	w8, w10
  4016d0:	b.lt	401744 <feof@plt+0x344>  // b.tstop
  4016d4:	ldr	x8, [x0, #48]
  4016d8:	sub	w9, w10, w9
  4016dc:	mov	w10, #0x6                   	// #6
  4016e0:	smull	x10, w9, w10
  4016e4:	ldrb	w10, [x8, x10]
  4016e8:	cbz	w10, 401744 <feof@plt+0x344>
  4016ec:	sxtw	x9, w9
  4016f0:	mov	w10, #0x6                   	// #6
  4016f4:	madd	x10, x9, x10, x8
  4016f8:	ldrb	w10, [x10, #4]
  4016fc:	cmp	w10, #0x1
  401700:	b.ne	401744 <feof@plt+0x344>  // b.any
  401704:	mov	w10, #0x6                   	// #6
  401708:	madd	x8, x9, x10, x8
  40170c:	ldrb	w9, [x8, #5]
  401710:	ldr	x8, [x0, #88]
  401714:	lsl	x10, x9, #2
  401718:	ldrb	w10, [x8, x10]
  40171c:	cmp	w10, #0x81
  401720:	b.cc	401734 <feof@plt+0x334>  // b.lo, b.ul, b.last
  401724:	add	x9, x8, x9, lsl #2
  401728:	ldrh	w9, [x9, #2]
  40172c:	lsl	w9, w9, #16
  401730:	rev	w9, w9
  401734:	lsl	x10, x9, #2
  401738:	ldrb	w11, [x8, x10]
  40173c:	cmp	w11, #0x80
  401740:	b.ls	40174c <feof@plt+0x34c>  // b.plast
  401744:	mov	w0, wzr
  401748:	ret
  40174c:	mov	w10, w9
  401750:	add	x12, x8, x9, lsl #2
  401754:	ldrb	w13, [x12, #2]
  401758:	cbnz	w13, 401768 <feof@plt+0x368>
  40175c:	ldrb	w12, [x12, #1]
  401760:	cmp	w12, w2, uxtb
  401764:	b.eq	401798 <feof@plt+0x398>  // b.none
  401768:	and	w9, w11, #0xff
  40176c:	cmp	w9, #0x80
  401770:	b.eq	401744 <feof@plt+0x344>  // b.none
  401774:	add	w9, w10, w9
  401778:	add	w10, w9, #0x1
  40177c:	sbfiz	x9, x10, #2, #32
  401780:	ldrb	w11, [x8, x9]
  401784:	mov	w0, wzr
  401788:	sxtw	x9, w10
  40178c:	cmp	w11, #0x80
  401790:	b.ls	401750 <feof@plt+0x350>  // b.plast
  401794:	b	4017a8 <feof@plt+0x3a8>
  401798:	add	x8, x8, x9, lsl #2
  40179c:	ldrb	w8, [x8, #3]
  4017a0:	mov	w0, #0x1                   	// #1
  4017a4:	strb	w8, [x3]
  4017a8:	ret
  4017ac:	ldr	w8, [x0]
  4017b0:	cmp	w8, w1
  4017b4:	b.le	4017c0 <feof@plt+0x3c0>
  4017b8:	mov	w0, wzr
  4017bc:	ret
  4017c0:	ldr	w9, [x0, #4]
  4017c4:	cmp	w9, w1
  4017c8:	b.ge	4017d4 <feof@plt+0x3d4>  // b.tcont
  4017cc:	mov	w0, wzr
  4017d0:	ret
  4017d4:	ldr	x9, [x0, #48]
  4017d8:	sub	w8, w1, w8
  4017dc:	mov	w10, #0x6                   	// #6
  4017e0:	smull	x8, w8, w10
  4017e4:	ldrb	w8, [x9, x8]
  4017e8:	cmp	w8, #0x0
  4017ec:	cset	w0, ne  // ne = any
  4017f0:	ret
  4017f4:	ldr	w8, [x0]
  4017f8:	ldp	x10, x9, [x0, #48]
  4017fc:	mov	w11, #0x6                   	// #6
  401800:	sub	w8, w1, w8
  401804:	smull	x8, w8, w11
  401808:	ldrb	w8, [x10, x8]
  40180c:	ldr	w0, [x9, x8, lsl #2]
  401810:	ret
  401814:	ldr	w8, [x0]
  401818:	ldr	x9, [x0, #48]
  40181c:	mov	w11, #0x6                   	// #6
  401820:	ldr	x10, [x0, #64]
  401824:	sub	w8, w1, w8
  401828:	smaddl	x8, w8, w11, x9
  40182c:	ldrb	w8, [x8, #1]
  401830:	ldr	w0, [x10, x8, lsl #2]
  401834:	ret
  401838:	ldr	w8, [x0]
  40183c:	ldr	x9, [x0, #48]
  401840:	mov	w11, #0x6                   	// #6
  401844:	ldr	x10, [x0, #72]
  401848:	sub	w8, w1, w8
  40184c:	smaddl	x8, w8, w11, x9
  401850:	ldrb	w8, [x8, #2]
  401854:	ldr	w0, [x10, x8, lsl #2]
  401858:	ret
  40185c:	ldr	w8, [x0]
  401860:	ldr	x9, [x0, #48]
  401864:	mov	w11, #0x6                   	// #6
  401868:	ldr	x10, [x0, #80]
  40186c:	sub	w8, w1, w8
  401870:	smaddl	x8, w8, w11, x9
  401874:	ldrb	w8, [x8, #3]
  401878:	ldr	w0, [x10, x8, lsl #2]
  40187c:	ret
  401880:	subs	w8, w1, #0x1
  401884:	b.lt	401894 <feof@plt+0x494>  // b.tstop
  401888:	ldr	w9, [x0, #32]
  40188c:	cmp	w9, w1
  401890:	b.ge	40189c <feof@plt+0x49c>  // b.tcont
  401894:	mov	w0, wzr
  401898:	ret
  40189c:	ldr	x9, [x0, #104]
  4018a0:	mov	w0, #0x1                   	// #1
  4018a4:	ldr	w8, [x9, w8, sxtw #2]
  4018a8:	str	w8, [x2]
  4018ac:	ret
  4018b0:	ldr	w0, [x0, #36]
  4018b4:	ret
  4018b8:	ldr	w0, [x0, #40]
  4018bc:	ret
  4018c0:	stp	x29, x30, [sp, #-32]!
  4018c4:	str	x19, [sp, #16]
  4018c8:	mov	x19, x0
  4018cc:	ldr	x0, [x0, #48]
  4018d0:	mov	x29, sp
  4018d4:	cbz	x0, 4018dc <feof@plt+0x4dc>
  4018d8:	bl	401300 <_ZdaPv@plt>
  4018dc:	ldr	x0, [x19, #56]
  4018e0:	cbz	x0, 4018e8 <feof@plt+0x4e8>
  4018e4:	bl	401300 <_ZdaPv@plt>
  4018e8:	ldr	x0, [x19, #64]
  4018ec:	cbz	x0, 4018f4 <feof@plt+0x4f4>
  4018f0:	bl	401300 <_ZdaPv@plt>
  4018f4:	ldr	x0, [x19, #72]
  4018f8:	cbz	x0, 401900 <feof@plt+0x500>
  4018fc:	bl	401300 <_ZdaPv@plt>
  401900:	ldr	x0, [x19, #80]
  401904:	cbz	x0, 40190c <feof@plt+0x50c>
  401908:	bl	401300 <_ZdaPv@plt>
  40190c:	ldr	x0, [x19, #88]
  401910:	cbz	x0, 401918 <feof@plt+0x518>
  401914:	bl	401300 <_ZdaPv@plt>
  401918:	ldr	x0, [x19, #96]
  40191c:	cbz	x0, 401924 <feof@plt+0x524>
  401920:	bl	401300 <_ZdaPv@plt>
  401924:	ldr	x0, [x19, #104]
  401928:	cbz	x0, 401938 <feof@plt+0x538>
  40192c:	ldr	x19, [sp, #16]
  401930:	ldp	x29, x30, [sp], #32
  401934:	b	401300 <_ZdaPv@plt>
  401938:	ldr	x19, [sp, #16]
  40193c:	ldp	x29, x30, [sp], #32
  401940:	ret
  401944:	ldr	x8, [x0]
  401948:	add	x9, x8, #0x1
  40194c:	str	x9, [x0]
  401950:	mov	x9, x8
  401954:	ldrb	w10, [x9], #2
  401958:	str	x9, [x0]
  40195c:	ldrb	w0, [x8, #1]
  401960:	bfi	w0, w10, #8, #8
  401964:	ret
  401968:	ldr	x8, [x0]
  40196c:	add	x9, x8, #0x1
  401970:	mov	x10, x8
  401974:	str	x9, [x0]
  401978:	ldrb	w9, [x10], #4
  40197c:	add	x11, x8, #0x2
  401980:	str	x11, [x0]
  401984:	add	x12, x8, #0x3
  401988:	ldrb	w11, [x8, #1]
  40198c:	str	x12, [x0]
  401990:	ldrb	w12, [x8, #2]
  401994:	str	x10, [x0]
  401998:	ldrb	w8, [x8, #3]
  40199c:	lsl	w9, w9, #24
  4019a0:	bfi	w9, w11, #16, #8
  4019a4:	bfi	w9, w12, #8, #8
  4019a8:	orr	w0, w9, w8
  4019ac:	ret
  4019b0:	sub	sp, sp, #0xb0
  4019b4:	stp	x29, x30, [sp, #80]
  4019b8:	stp	x28, x27, [sp, #96]
  4019bc:	stp	x26, x25, [sp, #112]
  4019c0:	stp	x24, x23, [sp, #128]
  4019c4:	stp	x22, x21, [sp, #144]
  4019c8:	stp	x20, x19, [sp, #160]
  4019cc:	add	x29, sp, #0x50
  4019d0:	mov	x21, x1
  4019d4:	mov	x20, x0
  4019d8:	bl	401310 <__errno_location@plt>
  4019dc:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  4019e0:	mov	x19, x0
  4019e4:	str	wzr, [x0]
  4019e8:	add	x1, x1, #0x35
  4019ec:	mov	x0, x21
  4019f0:	bl	401320 <fopen@plt>
  4019f4:	cbz	x0, 401a78 <feof@plt+0x678>
  4019f8:	mov	x22, x0
  4019fc:	bl	401280 <getc@plt>
  401a00:	mov	w19, w0
  401a04:	mov	x0, x22
  401a08:	bl	401280 <getc@plt>
  401a0c:	cmn	w19, #0x1
  401a10:	b.eq	401ab4 <feof@plt+0x6b4>  // b.none
  401a14:	cmn	w0, #0x1
  401a18:	b.eq	401ab4 <feof@plt+0x6b4>  // b.none
  401a1c:	add	w24, w0, w19, lsl #8
  401a20:	lsl	w26, w24, #2
  401a24:	sub	w8, w26, #0x2
  401a28:	sxtw	x23, w8
  401a2c:	mov	x0, x23
  401a30:	bl	401130 <_Znam@plt>
  401a34:	mov	w1, #0x1                   	// #1
  401a38:	mov	x2, x23
  401a3c:	mov	x3, x22
  401a40:	mov	x19, x0
  401a44:	bl	4011e0 <fread_unlocked@plt>
  401a48:	cmp	x0, x23
  401a4c:	b.ne	401b08 <feof@plt+0x708>  // b.any
  401a50:	mov	x0, x22
  401a54:	bl	4011b0 <fclose@plt>
  401a58:	cmp	w24, #0x5
  401a5c:	b.gt	401b2c <feof@plt+0x72c>
  401a60:	sub	x0, x29, #0x10
  401a64:	mov	x1, x21
  401a68:	bl	40381c <feof@plt+0x241c>
  401a6c:	adrp	x0, 404000 <feof@plt+0x2c00>
  401a70:	add	x0, x0, #0xebe
  401a74:	b	401c6c <feof@plt+0x86c>
  401a78:	sub	x0, x29, #0x10
  401a7c:	mov	x1, x21
  401a80:	bl	40381c <feof@plt+0x241c>
  401a84:	ldr	w0, [x19]
  401a88:	bl	401230 <strerror@plt>
  401a8c:	mov	x1, x0
  401a90:	sub	x0, x29, #0x20
  401a94:	bl	40381c <feof@plt+0x241c>
  401a98:	adrp	x0, 404000 <feof@plt+0x2c00>
  401a9c:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11310>
  401aa0:	add	x0, x0, #0xe78
  401aa4:	add	x3, x3, #0xd90
  401aa8:	sub	x1, x29, #0x10
  401aac:	sub	x2, x29, #0x20
  401ab0:	b	401ae0 <feof@plt+0x6e0>
  401ab4:	mov	x0, x22
  401ab8:	bl	4011b0 <fclose@plt>
  401abc:	sub	x0, x29, #0x10
  401ac0:	mov	x1, x21
  401ac4:	bl	40381c <feof@plt+0x241c>
  401ac8:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11310>
  401acc:	adrp	x0, 404000 <feof@plt+0x2c00>
  401ad0:	add	x2, x2, #0xd90
  401ad4:	add	x0, x0, #0xe8c
  401ad8:	sub	x1, x29, #0x10
  401adc:	mov	x3, x2
  401ae0:	bl	403a6c <feof@plt+0x266c>
  401ae4:	mov	w0, wzr
  401ae8:	ldp	x20, x19, [sp, #160]
  401aec:	ldp	x22, x21, [sp, #144]
  401af0:	ldp	x24, x23, [sp, #128]
  401af4:	ldp	x26, x25, [sp, #112]
  401af8:	ldp	x28, x27, [sp, #96]
  401afc:	ldp	x29, x30, [sp, #80]
  401b00:	add	sp, sp, #0xb0
  401b04:	ret
  401b08:	mov	x0, x22
  401b0c:	bl	401400 <feof@plt>
  401b10:	cbz	w0, 401c1c <feof@plt+0x81c>
  401b14:	sub	x0, x29, #0x10
  401b18:	mov	x1, x21
  401b1c:	bl	40381c <feof@plt+0x241c>
  401b20:	adrp	x0, 404000 <feof@plt+0x2c00>
  401b24:	add	x0, x0, #0xe8c
  401b28:	b	401c30 <feof@plt+0x830>
  401b2c:	ldrh	w8, [x19, #2]
  401b30:	ldrh	w10, [x19, #4]
  401b34:	ldrh	w9, [x19]
  401b38:	lsl	w8, w8, #16
  401b3c:	lsl	w10, w10, #16
  401b40:	rev	w8, w8
  401b44:	rev	w10, w10
  401b48:	stp	w8, w10, [x20]
  401b4c:	ldrh	w11, [x19, #6]
  401b50:	lsl	w9, w9, #16
  401b54:	rev	w13, w9
  401b58:	sub	w14, w10, w8
  401b5c:	lsl	x11, x11, #48
  401b60:	rev	x27, x11
  401b64:	ldrh	w11, [x19, #8]
  401b68:	add	w8, w14, #0x1
  401b6c:	add	w10, w13, w8
  401b70:	add	w10, w10, w27
  401b74:	lsl	x11, x11, #48
  401b78:	rev	x22, x11
  401b7c:	stp	w27, w22, [x20, #8]
  401b80:	ldrh	w11, [x19, #10]
  401b84:	add	w10, w10, w22
  401b88:	lsl	x11, x11, #48
  401b8c:	rev	x16, x11
  401b90:	ldrh	w11, [x19, #12]
  401b94:	add	w10, w10, w16
  401b98:	lsl	x9, x11, #48
  401b9c:	rev	x15, x9
  401ba0:	stp	w16, w15, [x20, #16]
  401ba4:	ldrh	w9, [x19, #14]
  401ba8:	add	w10, w10, w15
  401bac:	lsl	x9, x9, #48
  401bb0:	rev	x25, x9
  401bb4:	ldrh	w9, [x19, #16]
  401bb8:	add	w10, w10, w25
  401bbc:	lsl	x9, x9, #48
  401bc0:	rev	x28, x9
  401bc4:	stp	w25, w28, [x20, #24]
  401bc8:	ldrh	w9, [x19, #18]
  401bcc:	ldrh	w11, [x19, #20]
  401bd0:	lsl	x9, x9, #48
  401bd4:	lsl	x11, x11, #48
  401bd8:	rev	x12, x9
  401bdc:	add	w9, w10, w28
  401be0:	rev	x23, x11
  401be4:	add	w9, w9, w12
  401be8:	add	w9, w9, w23
  401bec:	add	w9, w9, #0x6
  401bf0:	cmp	w9, w24
  401bf4:	str	w23, [x20, #32]
  401bf8:	b.ne	401c58 <feof@plt+0x858>  // b.any
  401bfc:	cmp	w13, #0x1
  401c00:	b.hi	401c8c <feof@plt+0x88c>  // b.pmore
  401c04:	sub	x0, x29, #0x10
  401c08:	mov	x1, x21
  401c0c:	bl	40381c <feof@plt+0x241c>
  401c10:	adrp	x0, 404000 <feof@plt+0x2c00>
  401c14:	add	x0, x0, #0xf08
  401c18:	b	401c6c <feof@plt+0x86c>
  401c1c:	sub	x0, x29, #0x10
  401c20:	mov	x1, x21
  401c24:	bl	40381c <feof@plt+0x241c>
  401c28:	adrp	x0, 404000 <feof@plt+0x2c00>
  401c2c:	add	x0, x0, #0xeab
  401c30:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11310>
  401c34:	add	x2, x2, #0xd90
  401c38:	sub	x1, x29, #0x10
  401c3c:	mov	x3, x2
  401c40:	bl	403a6c <feof@plt+0x266c>
  401c44:	mov	x0, x19
  401c48:	bl	401300 <_ZdaPv@plt>
  401c4c:	mov	x0, x22
  401c50:	bl	4011b0 <fclose@plt>
  401c54:	b	401ae4 <feof@plt+0x6e4>
  401c58:	sub	x0, x29, #0x10
  401c5c:	mov	x1, x21
  401c60:	bl	40381c <feof@plt+0x241c>
  401c64:	adrp	x0, 404000 <feof@plt+0x2c00>
  401c68:	add	x0, x0, #0xee2
  401c6c:	adrp	x2, 416000 <_ZdlPvm@@Base+0x11310>
  401c70:	add	x2, x2, #0xd90
  401c74:	sub	x1, x29, #0x10
  401c78:	mov	x3, x2
  401c7c:	bl	403a6c <feof@plt+0x266c>
  401c80:	mov	x0, x19
  401c84:	bl	401300 <_ZdaPv@plt>
  401c88:	b	401ae4 <feof@plt+0x6e4>
  401c8c:	sxtw	x9, w8
  401c90:	mov	w10, #0x6                   	// #6
  401c94:	add	x8, x9, w8, sxtw #1
  401c98:	umulh	x9, x9, x10
  401c9c:	lsl	x8, x8, #1
  401ca0:	cmp	xzr, x9
  401ca4:	csinv	x0, x8, xzr, eq  // eq = none
  401ca8:	str	x12, [sp, #32]
  401cac:	stur	w26, [x29, #-36]
  401cb0:	stp	w13, w14, [sp, #16]
  401cb4:	str	x15, [sp, #24]
  401cb8:	mov	x24, x16
  401cbc:	bl	401130 <_Znam@plt>
  401cc0:	str	x0, [sp, #8]
  401cc4:	str	x0, [x20, #48]
  401cc8:	lsl	x0, x27, #2
  401ccc:	bl	401130 <_Znam@plt>
  401cd0:	mov	x26, x0
  401cd4:	str	x0, [x20, #56]
  401cd8:	lsl	x0, x22, #2
  401cdc:	bl	401130 <_Znam@plt>
  401ce0:	mov	x21, x0
  401ce4:	str	x0, [x20, #64]
  401ce8:	lsl	x0, x24, #2
  401cec:	bl	401130 <_Znam@plt>
  401cf0:	ldr	x8, [sp, #24]
  401cf4:	mov	x24, x0
  401cf8:	str	x0, [x20, #72]
  401cfc:	lsl	x0, x8, #2
  401d00:	bl	401130 <_Znam@plt>
  401d04:	str	x0, [sp, #24]
  401d08:	str	x0, [x20, #80]
  401d0c:	lsl	x0, x25, #2
  401d10:	bl	401130 <_Znam@plt>
  401d14:	mov	x25, x0
  401d18:	str	x0, [x20, #88]
  401d1c:	lsl	x0, x28, #2
  401d20:	bl	401130 <_Znam@plt>
  401d24:	mov	x28, x0
  401d28:	str	x0, [x20, #96]
  401d2c:	lsl	x0, x23, #2
  401d30:	bl	401130 <_Znam@plt>
  401d34:	ldp	w9, w10, [sp, #16]
  401d38:	str	x0, [x20, #104]
  401d3c:	ldur	w8, [x19, #22]
  401d40:	lsl	w9, w9, #2
  401d44:	sub	w9, w9, #0x8
  401d48:	rev	w8, w8
  401d4c:	str	w8, [x20, #36]
  401d50:	ldur	w8, [x19, #26]
  401d54:	add	x9, x19, w9, sxtw
  401d58:	rev	w8, w8
  401d5c:	str	w8, [x20, #40]
  401d60:	add	x8, x9, #0x1e
  401d64:	tbnz	w10, #31, 401dc4 <feof@plt+0x9c4>
  401d68:	add	w9, w10, #0x1
  401d6c:	ldr	x10, [sp, #8]
  401d70:	add	x10, x10, #0x2
  401d74:	ldrb	w12, [x8, #3]
  401d78:	ldrb	w11, [x8]
  401d7c:	ldrb	w13, [x8, #1]
  401d80:	subs	x9, x9, #0x1
  401d84:	strb	w12, [x10, #3]
  401d88:	ldrb	w12, [x8, #2]
  401d8c:	sturb	w11, [x10, #-2]
  401d90:	and	w11, w13, #0xf
  401d94:	strb	w11, [x10]
  401d98:	add	x11, x8, #0x4
  401d9c:	lsr	w8, w13, #4
  401da0:	sturb	w8, [x10, #-1]
  401da4:	lsr	w8, w12, #2
  401da8:	and	w12, w12, #0x3
  401dac:	strb	w8, [x10, #1]
  401db0:	strb	w12, [x10, #2]
  401db4:	add	x10, x10, #0x6
  401db8:	mov	x8, x11
  401dbc:	b.ne	401d74 <feof@plt+0x974>  // b.any
  401dc0:	mov	x8, x11
  401dc4:	ldr	x12, [sp, #24]
  401dc8:	cbz	w27, 401de8 <feof@plt+0x9e8>
  401dcc:	mov	x9, xzr
  401dd0:	ldr	w10, [x8], #4
  401dd4:	rev	w10, w10
  401dd8:	str	w10, [x26, x9, lsl #2]
  401ddc:	add	x9, x9, #0x1
  401de0:	cmp	x9, x27
  401de4:	b.cc	401dd0 <feof@plt+0x9d0>  // b.lo, b.ul, b.last
  401de8:	ldur	w16, [x29, #-36]
  401dec:	cbz	w22, 401e0c <feof@plt+0xa0c>
  401df0:	mov	x9, xzr
  401df4:	ldr	w10, [x8], #4
  401df8:	rev	w10, w10
  401dfc:	str	w10, [x21, x9, lsl #2]
  401e00:	add	x9, x9, #0x1
  401e04:	cmp	x9, x22
  401e08:	b.cc	401df4 <feof@plt+0x9f4>  // b.lo, b.ul, b.last
  401e0c:	ldrsw	x9, [x20, #16]
  401e10:	cmp	w9, #0x1
  401e14:	b.lt	401e34 <feof@plt+0xa34>  // b.tstop
  401e18:	mov	x10, xzr
  401e1c:	ldr	w11, [x8], #4
  401e20:	rev	w11, w11
  401e24:	str	w11, [x24, x10, lsl #2]
  401e28:	add	x10, x10, #0x1
  401e2c:	cmp	x10, x9
  401e30:	b.lt	401e1c <feof@plt+0xa1c>  // b.tstop
  401e34:	ldrsw	x9, [x20, #20]
  401e38:	cmp	w9, #0x1
  401e3c:	b.lt	401e5c <feof@plt+0xa5c>  // b.tstop
  401e40:	mov	x10, xzr
  401e44:	ldr	w11, [x8], #4
  401e48:	rev	w11, w11
  401e4c:	str	w11, [x12, x10, lsl #2]
  401e50:	add	x10, x10, #0x1
  401e54:	cmp	x10, x9
  401e58:	b.lt	401e44 <feof@plt+0xa44>  // b.tstop
  401e5c:	ldr	w9, [x20, #24]
  401e60:	cmp	w9, #0x1
  401e64:	b.lt	401ed0 <feof@plt+0xad0>  // b.tstop
  401e68:	cmp	w9, #0x1f
  401e6c:	b.ls	401e8c <feof@plt+0xa8c>  // b.plast
  401e70:	lsl	x10, x9, #2
  401e74:	add	x11, x8, x10
  401e78:	cmp	x25, x11
  401e7c:	b.cs	401f58 <feof@plt+0xb58>  // b.hs, b.nlast
  401e80:	add	x10, x25, x10
  401e84:	cmp	x8, x10
  401e88:	b.cs	401f58 <feof@plt+0xb58>  // b.hs, b.nlast
  401e8c:	mov	x10, xzr
  401e90:	add	x11, x25, x10, lsl #2
  401e94:	add	x11, x11, #0x3
  401e98:	ldrb	w13, [x8]
  401e9c:	ldrb	w14, [x8, #1]
  401ea0:	ldrb	w15, [x8, #2]
  401ea4:	add	x12, x8, #0x4
  401ea8:	ldrb	w8, [x8, #3]
  401eac:	add	x10, x10, #0x1
  401eb0:	cmp	x10, x9
  401eb4:	sturb	w13, [x11, #-3]
  401eb8:	sturb	w14, [x11, #-2]
  401ebc:	sturb	w15, [x11, #-1]
  401ec0:	strb	w8, [x11], #4
  401ec4:	mov	x8, x12
  401ec8:	b.cc	401e98 <feof@plt+0xa98>  // b.lo, b.ul, b.last
  401ecc:	mov	x8, x12
  401ed0:	ldrsw	x9, [x20, #28]
  401ed4:	cmp	w9, #0x1
  401ed8:	b.lt	401ef8 <feof@plt+0xaf8>  // b.tstop
  401edc:	mov	x10, xzr
  401ee0:	ldr	w11, [x8], #4
  401ee4:	rev	w11, w11
  401ee8:	str	w11, [x28, x10, lsl #2]
  401eec:	add	x10, x10, #0x1
  401ef0:	cmp	x10, x9
  401ef4:	b.lt	401ee0 <feof@plt+0xae0>  // b.tstop
  401ef8:	ldrsw	x9, [x20, #32]
  401efc:	ldr	x10, [sp, #32]
  401f00:	cmp	w9, #0x1
  401f04:	add	x8, x8, x10, lsl #2
  401f08:	b.lt	401f28 <feof@plt+0xb28>  // b.tstop
  401f0c:	mov	x10, xzr
  401f10:	ldr	w11, [x8], #4
  401f14:	rev	w11, w11
  401f18:	str	w11, [x0, x10, lsl #2]
  401f1c:	add	x10, x10, #0x1
  401f20:	cmp	x10, x9
  401f24:	b.lt	401f10 <feof@plt+0xb10>  // b.tstop
  401f28:	add	x9, x19, w16, sxtw
  401f2c:	sub	x9, x9, #0x2
  401f30:	cmp	x8, x9
  401f34:	b.eq	401f48 <feof@plt+0xb48>  // b.none
  401f38:	adrp	x1, 404000 <feof@plt+0x2c00>
  401f3c:	add	x1, x1, #0xf2c
  401f40:	mov	w0, #0x172                 	// #370
  401f44:	bl	4033f8 <feof@plt+0x1ff8>
  401f48:	mov	x0, x19
  401f4c:	bl	401300 <_ZdaPv@plt>
  401f50:	mov	w0, #0x1                   	// #1
  401f54:	b	401ae8 <feof@plt+0x6e8>
  401f58:	and	x10, x9, #0xffffffe0
  401f5c:	add	x11, x8, #0x40
  401f60:	add	x8, x8, x10, lsl #2
  401f64:	add	x12, x25, #0x40
  401f68:	mov	x13, x10
  401f6c:	ldp	q1, q0, [x11, #-64]
  401f70:	ldp	q3, q2, [x11, #-32]
  401f74:	ldp	q5, q4, [x11]
  401f78:	ldp	q7, q6, [x11, #32]
  401f7c:	add	x11, x11, #0x80
  401f80:	subs	x13, x13, #0x20
  401f84:	stp	q3, q2, [x12, #-32]
  401f88:	stp	q1, q0, [x12, #-64]
  401f8c:	stp	q7, q6, [x12, #32]
  401f90:	stp	q5, q4, [x12], #128
  401f94:	b.ne	401f6c <feof@plt+0xb6c>  // b.any
  401f98:	cmp	x10, x9
  401f9c:	b.ne	401e90 <feof@plt+0xa90>  // b.any
  401fa0:	b	401ed0 <feof@plt+0xad0>
  401fa4:	stp	x29, x30, [sp, #-32]!
  401fa8:	mov	w2, #0x400                 	// #1024
  401fac:	mov	w1, wzr
  401fb0:	str	x19, [sp, #16]
  401fb4:	mov	x29, sp
  401fb8:	mov	x19, x0
  401fbc:	bl	4011f0 <memset@plt>
  401fc0:	movi	v0.2d, #0x0
  401fc4:	str	q0, [x19, #1024]
  401fc8:	str	q0, [x19, #1040]
  401fcc:	str	q0, [x19, #1056]
  401fd0:	str	q0, [x19, #1072]
  401fd4:	str	q0, [x19, #1088]
  401fd8:	str	q0, [x19, #1104]
  401fdc:	str	q0, [x19, #1120]
  401fe0:	str	q0, [x19, #1136]
  401fe4:	str	q0, [x19, #1152]
  401fe8:	str	q0, [x19, #1168]
  401fec:	str	q0, [x19, #1184]
  401ff0:	str	q0, [x19, #1200]
  401ff4:	str	q0, [x19, #1216]
  401ff8:	str	q0, [x19, #1232]
  401ffc:	str	q0, [x19, #1248]
  402000:	str	q0, [x19, #1264]
  402004:	str	q0, [x19, #1280]
  402008:	str	q0, [x19, #1296]
  40200c:	str	q0, [x19, #1312]
  402010:	str	q0, [x19, #1328]
  402014:	str	q0, [x19, #1344]
  402018:	str	q0, [x19, #1360]
  40201c:	str	q0, [x19, #1376]
  402020:	str	q0, [x19, #1392]
  402024:	str	q0, [x19, #1408]
  402028:	str	q0, [x19, #1424]
  40202c:	str	q0, [x19, #1440]
  402030:	str	q0, [x19, #1456]
  402034:	str	q0, [x19, #1472]
  402038:	str	q0, [x19, #1488]
  40203c:	str	q0, [x19, #1504]
  402040:	str	q0, [x19, #1520]
  402044:	str	q0, [x19, #1536]
  402048:	str	q0, [x19, #1552]
  40204c:	str	q0, [x19, #1568]
  402050:	str	q0, [x19, #1584]
  402054:	str	q0, [x19, #1600]
  402058:	str	q0, [x19, #1616]
  40205c:	str	q0, [x19, #1632]
  402060:	str	q0, [x19, #1648]
  402064:	str	q0, [x19, #1664]
  402068:	str	q0, [x19, #1680]
  40206c:	str	q0, [x19, #1696]
  402070:	str	q0, [x19, #1712]
  402074:	str	q0, [x19, #1728]
  402078:	str	q0, [x19, #1744]
  40207c:	str	q0, [x19, #1760]
  402080:	str	q0, [x19, #1776]
  402084:	str	q0, [x19, #1792]
  402088:	str	q0, [x19, #1808]
  40208c:	str	q0, [x19, #1824]
  402090:	str	q0, [x19, #1840]
  402094:	str	q0, [x19, #1856]
  402098:	str	q0, [x19, #1872]
  40209c:	str	q0, [x19, #1888]
  4020a0:	str	q0, [x19, #1904]
  4020a4:	str	q0, [x19, #1920]
  4020a8:	str	q0, [x19, #1936]
  4020ac:	str	q0, [x19, #1952]
  4020b0:	str	q0, [x19, #1968]
  4020b4:	str	q0, [x19, #1984]
  4020b8:	str	q0, [x19, #2000]
  4020bc:	str	q0, [x19, #2016]
  4020c0:	str	q0, [x19, #2032]
  4020c4:	ldr	x19, [sp, #16]
  4020c8:	ldp	x29, x30, [sp], #32
  4020cc:	ret
  4020d0:	sub	sp, sp, #0x180
  4020d4:	stp	x29, x30, [sp, #288]
  4020d8:	stp	x28, x27, [sp, #304]
  4020dc:	stp	x26, x25, [sp, #320]
  4020e0:	stp	x24, x23, [sp, #336]
  4020e4:	stp	x22, x21, [sp, #352]
  4020e8:	stp	x20, x19, [sp, #368]
  4020ec:	add	x29, sp, #0x120
  4020f0:	mov	x21, x1
  4020f4:	mov	x19, x0
  4020f8:	stur	xzr, [x29, #-16]
  4020fc:	bl	401310 <__errno_location@plt>
  402100:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  402104:	mov	x22, x0
  402108:	str	wzr, [x0]
  40210c:	add	x1, x1, #0x35
  402110:	mov	x0, x21
  402114:	bl	401320 <fopen@plt>
  402118:	cbz	x0, 402198 <feof@plt+0xd98>
  40211c:	mov	x20, x0
  402120:	bl	401280 <getc@plt>
  402124:	cmp	w0, #0xf7
  402128:	b.ne	40217c <feof@plt+0xd7c>  // b.any
  40212c:	mov	x0, x20
  402130:	bl	401280 <getc@plt>
  402134:	cmp	w0, #0x83
  402138:	b.ne	40217c <feof@plt+0xd7c>  // b.any
  40213c:	mov	x0, x20
  402140:	bl	401280 <getc@plt>
  402144:	cmn	w0, #0x1
  402148:	stur	w0, [x29, #-32]
  40214c:	b.eq	402170 <feof@plt+0xd70>  // b.none
  402150:	add	w21, w0, #0x1
  402154:	sub	w21, w21, #0x1
  402158:	cmp	w21, #0x0
  40215c:	b.le	4021f8 <feof@plt+0xdf8>
  402160:	mov	x0, x20
  402164:	bl	401280 <getc@plt>
  402168:	cmn	w0, #0x1
  40216c:	b.ne	402154 <feof@plt+0xd54>  // b.any
  402170:	adrp	x0, 404000 <feof@plt+0x2c00>
  402174:	add	x0, x0, #0xfa4
  402178:	b	402184 <feof@plt+0xd84>
  40217c:	adrp	x0, 404000 <feof@plt+0x2c00>
  402180:	add	x0, x0, #0xf4c
  402184:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11310>
  402188:	add	x1, x1, #0xd90
  40218c:	mov	x2, x1
  402190:	mov	x3, x1
  402194:	b	4021d0 <feof@plt+0xdd0>
  402198:	mov	x0, sp
  40219c:	mov	x1, x21
  4021a0:	bl	40381c <feof@plt+0x241c>
  4021a4:	ldr	w0, [x22]
  4021a8:	bl	401230 <strerror@plt>
  4021ac:	mov	x1, x0
  4021b0:	sub	x0, x29, #0x20
  4021b4:	bl	40381c <feof@plt+0x241c>
  4021b8:	adrp	x0, 404000 <feof@plt+0x2c00>
  4021bc:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11310>
  4021c0:	add	x0, x0, #0xe78
  4021c4:	add	x3, x3, #0xd90
  4021c8:	mov	x1, sp
  4021cc:	sub	x2, x29, #0x20
  4021d0:	bl	403a6c <feof@plt+0x266c>
  4021d4:	mov	w0, wzr
  4021d8:	ldp	x20, x19, [sp, #368]
  4021dc:	ldp	x22, x21, [sp, #352]
  4021e0:	ldp	x24, x23, [sp, #336]
  4021e4:	ldp	x26, x25, [sp, #320]
  4021e8:	ldp	x28, x27, [sp, #304]
  4021ec:	ldp	x29, x30, [sp, #288]
  4021f0:	add	sp, sp, #0x180
  4021f4:	ret
  4021f8:	adrp	x21, 404000 <feof@plt+0x2c00>
  4021fc:	adrp	x22, 416000 <_ZdlPvm@@Base+0x11310>
  402200:	adrp	x26, 404000 <feof@plt+0x2c00>
  402204:	adrp	x28, 404000 <feof@plt+0x2c00>
  402208:	mov	w23, wzr
  40220c:	mov	w27, wzr
  402210:	add	x21, x21, #0xf63
  402214:	add	x22, x22, #0xd90
  402218:	add	x26, x26, #0xdea
  40221c:	add	x28, x28, #0xde0
  402220:	mov	x0, x20
  402224:	bl	401280 <getc@plt>
  402228:	cmn	w0, #0x1
  40222c:	b.eq	402170 <feof@plt+0xd70>  // b.none
  402230:	mov	w1, w0
  402234:	cmp	w0, #0xf8
  402238:	b.eq	40257c <feof@plt+0x117c>  // b.none
  40223c:	subs	w8, w1, #0x40
  402240:	b.cc	402220 <feof@plt+0xe20>  // b.lo, b.ul, b.last
  402244:	sub	w9, w1, #0x4a
  402248:	cmp	w9, #0xa5
  40224c:	b.cc	402220 <feof@plt+0xe20>  // b.lo, b.ul, b.last
  402250:	cmp	w8, #0x9
  402254:	b.hi	402288 <feof@plt+0xe88>  // b.pmore
  402258:	adr	x9, 402220 <feof@plt+0xe20>
  40225c:	ldrb	w10, [x28, x8]
  402260:	add	x9, x9, x10, lsl #2
  402264:	br	x9
  402268:	mov	w24, #0xfffffffe            	// #-2
  40226c:	adds	w24, w24, #0x1
  402270:	b.cs	402220 <feof@plt+0xe20>  // b.hs, b.nlast
  402274:	mov	x0, x20
  402278:	bl	401280 <getc@plt>
  40227c:	cmn	w0, #0x1
  402280:	b.ne	40226c <feof@plt+0xe6c>  // b.any
  402284:	b	402170 <feof@plt+0xd70>
  402288:	sub	w8, w1, #0xef
  40228c:	cmp	w8, #0x5
  402290:	b.hi	402428 <feof@plt+0x1028>  // b.pmore
  402294:	adr	x9, 402220 <feof@plt+0xe20>
  402298:	ldrb	w10, [x26, x8]
  40229c:	add	x9, x9, x10, lsl #2
  4022a0:	br	x9
  4022a4:	mov	x0, x20
  4022a8:	bl	401280 <getc@plt>
  4022ac:	cmn	w0, #0x1
  4022b0:	b.eq	402170 <feof@plt+0xd70>  // b.none
  4022b4:	mov	w25, w0
  4022b8:	sxtw	x24, w25
  4022bc:	mov	x0, sp
  4022c0:	mov	w1, #0x1                   	// #1
  4022c4:	mov	x2, x24
  4022c8:	mov	x3, x20
  4022cc:	bl	401150 <fread@plt>
  4022d0:	cmp	x0, x24
  4022d4:	b.ne	402170 <feof@plt+0xd70>  // b.any
  4022d8:	cmp	w25, #0xa
  4022dc:	b.ne	402220 <feof@plt+0xe20>  // b.any
  4022e0:	adrp	x1, 404000 <feof@plt+0x2c00>
  4022e4:	mov	x0, sp
  4022e8:	add	x1, x1, #0xf58
  4022ec:	mov	x2, x24
  4022f0:	bl	4013e0 <bcmp@plt>
  4022f4:	cbnz	w0, 402220 <feof@plt+0xe20>
  4022f8:	mov	x0, x20
  4022fc:	bl	401280 <getc@plt>
  402300:	cmn	w0, #0x1
  402304:	b.eq	402220 <feof@plt+0xe20>  // b.none
  402308:	cmp	w0, #0xf3
  40230c:	b.ne	402570 <feof@plt+0x1170>  // b.any
  402310:	sub	x0, x29, #0xc
  402314:	mov	x1, x20
  402318:	bl	4025f4 <feof@plt+0x11f4>
  40231c:	cbz	w0, 402170 <feof@plt+0xd70>
  402320:	mov	x0, x20
  402324:	bl	401280 <getc@plt>
  402328:	cmn	w0, #0x1
  40232c:	b.eq	402220 <feof@plt+0xe20>  // b.none
  402330:	cmp	w0, #0xf3
  402334:	b.ne	402570 <feof@plt+0x1170>  // b.any
  402338:	sub	x0, x29, #0x10
  40233c:	mov	x1, x20
  402340:	bl	4025f4 <feof@plt+0x11f4>
  402344:	cbz	w0, 402170 <feof@plt+0xd70>
  402348:	mov	w23, #0x1                   	// #1
  40234c:	mov	w27, #0x1                   	// #1
  402350:	b	402220 <feof@plt+0xe20>
  402354:	mov	w24, #0xfffffffd            	// #-3
  402358:	adds	w24, w24, #0x1
  40235c:	b.cs	402220 <feof@plt+0xe20>  // b.hs, b.nlast
  402360:	mov	x0, x20
  402364:	bl	401280 <getc@plt>
  402368:	cmn	w0, #0x1
  40236c:	b.ne	402358 <feof@plt+0xf58>  // b.any
  402370:	b	402170 <feof@plt+0xd70>
  402374:	mov	w24, #0xfffffffc            	// #-4
  402378:	adds	w24, w24, #0x1
  40237c:	b.cs	402220 <feof@plt+0xe20>  // b.hs, b.nlast
  402380:	mov	x0, x20
  402384:	bl	401280 <getc@plt>
  402388:	cmn	w0, #0x1
  40238c:	b.ne	402378 <feof@plt+0xf78>  // b.any
  402390:	b	402170 <feof@plt+0xd70>
  402394:	mov	x0, sp
  402398:	mov	x1, x20
  40239c:	bl	4025f4 <feof@plt+0x11f4>
  4023a0:	cbz	w0, 402170 <feof@plt+0xd70>
  4023a4:	cbz	w23, 4023c0 <feof@plt+0xfc0>
  4023a8:	ldrb	w8, [sp]
  4023ac:	ldur	w9, [x29, #-12]
  4023b0:	add	x8, x19, x8, lsl #2
  4023b4:	str	w9, [x8]
  4023b8:	ldur	w9, [x29, #-16]
  4023bc:	str	w9, [x8, #1024]
  4023c0:	mov	w23, #0xffffffeb            	// #-21
  4023c4:	adds	w23, w23, #0x1
  4023c8:	b.cs	402560 <feof@plt+0x1160>  // b.hs, b.nlast
  4023cc:	mov	x0, x20
  4023d0:	bl	401280 <getc@plt>
  4023d4:	cmn	w0, #0x1
  4023d8:	b.ne	4023c4 <feof@plt+0xfc4>  // b.any
  4023dc:	b	402170 <feof@plt+0xd70>
  4023e0:	mov	x0, x20
  4023e4:	bl	401280 <getc@plt>
  4023e8:	cmn	w0, #0x1
  4023ec:	b.eq	402170 <feof@plt+0xd70>  // b.none
  4023f0:	cbz	w23, 402408 <feof@plt+0x1008>
  4023f4:	ldur	w8, [x29, #-12]
  4023f8:	add	x9, x19, w0, sxtw #2
  4023fc:	str	w8, [x9]
  402400:	ldur	w8, [x29, #-16]
  402404:	str	w8, [x9, #1024]
  402408:	mov	w23, #0xfffffffb            	// #-5
  40240c:	adds	w23, w23, #0x1
  402410:	b.cs	402568 <feof@plt+0x1168>  // b.hs, b.nlast
  402414:	mov	x0, x20
  402418:	bl	401280 <getc@plt>
  40241c:	cmn	w0, #0x1
  402420:	b.ne	40240c <feof@plt+0x100c>  // b.any
  402424:	b	402170 <feof@plt+0xd70>
  402428:	mov	x0, sp
  40242c:	bl	403844 <feof@plt+0x2444>
  402430:	mov	x1, sp
  402434:	mov	x0, x21
  402438:	mov	x2, x22
  40243c:	mov	x3, x22
  402440:	bl	403ad4 <feof@plt+0x26d4>
  402444:	b	402220 <feof@plt+0xe20>
  402448:	mov	x0, x20
  40244c:	bl	401280 <getc@plt>
  402450:	mov	w24, w0
  402454:	mov	x0, x20
  402458:	bl	401280 <getc@plt>
  40245c:	orr	w24, w0, w24, lsl #8
  402460:	mov	x0, x20
  402464:	stur	w24, [x29, #-32]
  402468:	bl	4013c0 <ferror@plt>
  40246c:	cbnz	w0, 402170 <feof@plt+0xd70>
  402470:	mov	x0, x20
  402474:	bl	401400 <feof@plt>
  402478:	cbnz	w0, 402170 <feof@plt+0xd70>
  40247c:	add	w24, w24, #0x1
  402480:	sub	w24, w24, #0x1
  402484:	cmp	w24, #0x1
  402488:	b.lt	402220 <feof@plt+0xe20>  // b.tstop
  40248c:	mov	x0, x20
  402490:	bl	401280 <getc@plt>
  402494:	cmn	w0, #0x1
  402498:	b.ne	402480 <feof@plt+0x1080>  // b.any
  40249c:	b	402170 <feof@plt+0xd70>
  4024a0:	mov	x0, x20
  4024a4:	bl	401280 <getc@plt>
  4024a8:	mov	w24, w0
  4024ac:	mov	x0, x20
  4024b0:	bl	401280 <getc@plt>
  4024b4:	lsl	w8, w24, #16
  4024b8:	orr	w24, w8, w0, lsl #8
  4024bc:	mov	x0, x20
  4024c0:	bl	401280 <getc@plt>
  4024c4:	orr	w24, w24, w0
  4024c8:	mov	x0, x20
  4024cc:	stur	w24, [x29, #-32]
  4024d0:	bl	4013c0 <ferror@plt>
  4024d4:	cbnz	w0, 402170 <feof@plt+0xd70>
  4024d8:	mov	x0, x20
  4024dc:	bl	401400 <feof@plt>
  4024e0:	cbnz	w0, 402170 <feof@plt+0xd70>
  4024e4:	add	w24, w24, #0x1
  4024e8:	sub	w24, w24, #0x1
  4024ec:	cmp	w24, #0x1
  4024f0:	b.lt	402220 <feof@plt+0xe20>  // b.tstop
  4024f4:	mov	x0, x20
  4024f8:	bl	401280 <getc@plt>
  4024fc:	cmn	w0, #0x1
  402500:	b.ne	4024e8 <feof@plt+0x10e8>  // b.any
  402504:	b	402170 <feof@plt+0xd70>
  402508:	sub	x0, x29, #0x20
  40250c:	mov	x1, x20
  402510:	bl	4025f4 <feof@plt+0x11f4>
  402514:	cbz	w0, 402170 <feof@plt+0xd70>
  402518:	ldur	w8, [x29, #-32]
  40251c:	add	w24, w8, #0x1
  402520:	sub	w24, w24, #0x1
  402524:	cmp	w24, #0x1
  402528:	b.lt	402220 <feof@plt+0xe20>  // b.tstop
  40252c:	mov	x0, x20
  402530:	bl	401280 <getc@plt>
  402534:	cmn	w0, #0x1
  402538:	b.ne	402520 <feof@plt+0x1120>  // b.any
  40253c:	b	402170 <feof@plt+0xd70>
  402540:	mov	w24, #0xfffffffb            	// #-5
  402544:	adds	w24, w24, #0x1
  402548:	b.cs	402220 <feof@plt+0xe20>  // b.hs, b.nlast
  40254c:	mov	x0, x20
  402550:	bl	401280 <getc@plt>
  402554:	cmn	w0, #0x1
  402558:	b.ne	402544 <feof@plt+0x1144>  // b.any
  40255c:	b	402170 <feof@plt+0xd70>
  402560:	mov	w23, wzr
  402564:	b	402220 <feof@plt+0xe20>
  402568:	mov	w23, wzr
  40256c:	b	402220 <feof@plt+0xe20>
  402570:	mov	x1, x20
  402574:	bl	401170 <ungetc@plt>
  402578:	b	402220 <feof@plt+0xe20>
  40257c:	cbz	w27, 402588 <feof@plt+0x1188>
  402580:	mov	w0, #0x1                   	// #1
  402584:	b	4021d8 <feof@plt+0xdd8>
  402588:	adrp	x1, 416000 <_ZdlPvm@@Base+0x11310>
  40258c:	adrp	x0, 404000 <feof@plt+0x2c00>
  402590:	add	x1, x1, #0xd90
  402594:	add	x0, x0, #0xf7c
  402598:	mov	x2, x1
  40259c:	mov	x3, x1
  4025a0:	bl	403aa0 <feof@plt+0x26a0>
  4025a4:	mov	w0, #0x1                   	// #1
  4025a8:	b	4021d8 <feof@plt+0xdd8>
  4025ac:	stp	x29, x30, [sp, #-32]!
  4025b0:	stp	x20, x19, [sp, #16]
  4025b4:	mov	x19, x1
  4025b8:	add	w20, w0, #0x1
  4025bc:	mov	x29, sp
  4025c0:	sub	w20, w20, #0x1
  4025c4:	cmp	w20, #0x1
  4025c8:	b.lt	4025e4 <feof@plt+0x11e4>  // b.tstop
  4025cc:	mov	x0, x19
  4025d0:	bl	401280 <getc@plt>
  4025d4:	cmn	w0, #0x1
  4025d8:	b.ne	4025c0 <feof@plt+0x11c0>  // b.any
  4025dc:	mov	w0, wzr
  4025e0:	b	4025e8 <feof@plt+0x11e8>
  4025e4:	mov	w0, #0x1                   	// #1
  4025e8:	ldp	x20, x19, [sp, #16]
  4025ec:	ldp	x29, x30, [sp], #32
  4025f0:	ret
  4025f4:	stp	x29, x30, [sp, #-32]!
  4025f8:	stp	x20, x19, [sp, #16]
  4025fc:	mov	x20, x0
  402600:	mov	x0, x1
  402604:	mov	x29, sp
  402608:	mov	x19, x1
  40260c:	bl	401280 <getc@plt>
  402610:	lsl	w8, w0, #8
  402614:	sub	w9, w8, #0x10, lsl #12
  402618:	cmp	w0, #0x7f
  40261c:	csel	w8, w9, w8, gt
  402620:	mov	x0, x19
  402624:	str	w8, [x20]
  402628:	bl	401280 <getc@plt>
  40262c:	ldr	w8, [x20]
  402630:	orr	w8, w8, w0
  402634:	lsl	w8, w8, #8
  402638:	mov	x0, x19
  40263c:	str	w8, [x20]
  402640:	bl	401280 <getc@plt>
  402644:	ldr	w8, [x20]
  402648:	orr	w8, w8, w0
  40264c:	lsl	w8, w8, #8
  402650:	mov	x0, x19
  402654:	str	w8, [x20]
  402658:	bl	401280 <getc@plt>
  40265c:	ldr	w8, [x20]
  402660:	orr	w8, w8, w0
  402664:	mov	x0, x19
  402668:	str	w8, [x20]
  40266c:	bl	4013c0 <ferror@plt>
  402670:	cbz	w0, 40267c <feof@plt+0x127c>
  402674:	mov	w0, wzr
  402678:	b	40268c <feof@plt+0x128c>
  40267c:	mov	x0, x19
  402680:	bl	401400 <feof@plt>
  402684:	cmp	w0, #0x0
  402688:	cset	w0, eq  // eq = none
  40268c:	ldp	x20, x19, [sp, #16]
  402690:	ldp	x29, x30, [sp], #32
  402694:	ret
  402698:	stp	x29, x30, [sp, #-32]!
  40269c:	stp	x20, x19, [sp, #16]
  4026a0:	mov	x20, x0
  4026a4:	mov	x0, x1
  4026a8:	mov	x29, sp
  4026ac:	mov	x19, x1
  4026b0:	bl	401280 <getc@plt>
  4026b4:	lsl	w8, w0, #8
  4026b8:	mov	x0, x19
  4026bc:	str	w8, [x20]
  4026c0:	bl	401280 <getc@plt>
  4026c4:	ldr	w8, [x20]
  4026c8:	orr	w8, w8, w0
  4026cc:	mov	x0, x19
  4026d0:	str	w8, [x20]
  4026d4:	bl	4013c0 <ferror@plt>
  4026d8:	cbz	w0, 4026e4 <feof@plt+0x12e4>
  4026dc:	mov	w0, wzr
  4026e0:	b	4026f4 <feof@plt+0x12f4>
  4026e4:	mov	x0, x19
  4026e8:	bl	401400 <feof@plt>
  4026ec:	cmp	w0, #0x0
  4026f0:	cset	w0, eq  // eq = none
  4026f4:	ldp	x20, x19, [sp, #16]
  4026f8:	ldp	x29, x30, [sp], #32
  4026fc:	ret
  402700:	stp	x29, x30, [sp, #-32]!
  402704:	stp	x20, x19, [sp, #16]
  402708:	mov	x20, x0
  40270c:	mov	x0, x1
  402710:	mov	x29, sp
  402714:	mov	x19, x1
  402718:	bl	401280 <getc@plt>
  40271c:	lsl	w8, w0, #8
  402720:	mov	x0, x19
  402724:	str	w8, [x20]
  402728:	bl	401280 <getc@plt>
  40272c:	ldr	w8, [x20]
  402730:	orr	w8, w8, w0
  402734:	lsl	w8, w8, #8
  402738:	mov	x0, x19
  40273c:	str	w8, [x20]
  402740:	bl	401280 <getc@plt>
  402744:	ldr	w8, [x20]
  402748:	orr	w8, w8, w0
  40274c:	mov	x0, x19
  402750:	str	w8, [x20]
  402754:	bl	4013c0 <ferror@plt>
  402758:	cbz	w0, 402764 <feof@plt+0x1364>
  40275c:	mov	w0, wzr
  402760:	b	402774 <feof@plt+0x1374>
  402764:	mov	x0, x19
  402768:	bl	401400 <feof@plt>
  40276c:	cmp	w0, #0x0
  402770:	cset	w0, eq  // eq = none
  402774:	ldp	x20, x19, [sp, #16]
  402778:	ldp	x29, x30, [sp], #32
  40277c:	ret
  402780:	stp	x29, x30, [sp, #-32]!
  402784:	stp	x20, x19, [sp, #16]
  402788:	mov	x29, sp
  40278c:	mov	x20, x0
  402790:	mov	x0, x1
  402794:	mov	x19, x2
  402798:	bl	404cfc <_ZdlPvm@@Base+0xc>
  40279c:	stp	x0, x19, [x20]
  4027a0:	ldp	x20, x19, [sp, #16]
  4027a4:	ldp	x29, x30, [sp], #32
  4027a8:	ret
  4027ac:	stp	x29, x30, [sp, #-96]!
  4027b0:	stp	x28, x27, [sp, #16]
  4027b4:	stp	x26, x25, [sp, #32]
  4027b8:	stp	x24, x23, [sp, #48]
  4027bc:	stp	x22, x21, [sp, #64]
  4027c0:	stp	x20, x19, [sp, #80]
  4027c4:	mov	x29, sp
  4027c8:	sub	sp, sp, #0x230
  4027cc:	mov	x21, x1
  4027d0:	mov	x20, x0
  4027d4:	bl	401310 <__errno_location@plt>
  4027d8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  4027dc:	mov	x22, x0
  4027e0:	str	wzr, [x0]
  4027e4:	add	x1, x1, #0x35
  4027e8:	mov	x0, x20
  4027ec:	bl	401320 <fopen@plt>
  4027f0:	cbz	x0, 402904 <feof@plt+0x1504>
  4027f4:	mov	x19, x0
  4027f8:	mov	w2, #0x800                 	// #2048
  4027fc:	mov	x0, x21
  402800:	mov	w1, wzr
  402804:	bl	4011f0 <memset@plt>
  402808:	add	x0, sp, #0x18
  40280c:	mov	w1, #0x200                 	// #512
  402810:	mov	x2, x19
  402814:	add	x23, sp, #0x18
  402818:	bl	4012b0 <fgets_unlocked@plt>
  40281c:	cbz	x0, 4028f4 <feof@plt+0x14f4>
  402820:	sub	x27, x23, #0x1
  402824:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11310>
  402828:	adrp	x23, 404000 <feof@plt+0x2c00>
  40282c:	mov	w22, wzr
  402830:	add	x28, x28, #0x78c
  402834:	add	x23, x23, #0xfbb
  402838:	b	402850 <feof@plt+0x1450>
  40283c:	add	x0, sp, #0x18
  402840:	mov	w1, #0x200                 	// #512
  402844:	mov	x2, x19
  402848:	bl	4012b0 <fgets_unlocked@plt>
  40284c:	cbz	x0, 4028f4 <feof@plt+0x14f4>
  402850:	mov	x0, x27
  402854:	ldrb	w8, [x0, #1]!
  402858:	ldrb	w9, [x28, x8]
  40285c:	cbnz	w9, 402854 <feof@plt+0x1454>
  402860:	add	w22, w22, #0x1
  402864:	cbz	w8, 40283c <feof@plt+0x143c>
  402868:	cmp	w8, #0x23
  40286c:	b.eq	40283c <feof@plt+0x143c>  // b.none
  402870:	mov	x1, x23
  402874:	bl	401250 <strtok@plt>
  402878:	cbz	x0, 40283c <feof@plt+0x143c>
  40287c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  402880:	add	x2, sp, #0x14
  402884:	add	x1, x1, #0xf1
  402888:	bl	4012d0 <__isoc99_sscanf@plt>
  40288c:	cmp	w0, #0x1
  402890:	b.ne	402944 <feof@plt+0x1544>  // b.any
  402894:	ldr	w8, [sp, #20]
  402898:	cmp	w8, #0x100
  40289c:	b.cs	402968 <feof@plt+0x1568>  // b.hs, b.nlast
  4028a0:	mov	x0, xzr
  4028a4:	mov	x1, x23
  4028a8:	bl	401250 <strtok@plt>
  4028ac:	mov	x25, x0
  4028b0:	cbz	x0, 40298c <feof@plt+0x158c>
  4028b4:	mov	w0, #0x10                  	// #16
  4028b8:	bl	404c40 <_Znwm@@Base>
  4028bc:	ldrsw	x8, [sp, #20]
  4028c0:	mov	x26, x0
  4028c4:	ldr	x24, [x21, x8, lsl #3]
  4028c8:	mov	x0, x25
  4028cc:	bl	404cfc <_ZdlPvm@@Base+0xc>
  4028d0:	ldrsw	x8, [sp, #20]
  4028d4:	stp	x0, x24, [x26]
  4028d8:	mov	x0, xzr
  4028dc:	mov	x1, x23
  4028e0:	str	x26, [x21, x8, lsl #3]
  4028e4:	bl	401250 <strtok@plt>
  4028e8:	mov	x25, x0
  4028ec:	cbnz	x0, 4028b4 <feof@plt+0x14b4>
  4028f0:	b	40283c <feof@plt+0x143c>
  4028f4:	mov	x0, x19
  4028f8:	bl	4011b0 <fclose@plt>
  4028fc:	mov	w0, #0x1                   	// #1
  402900:	b	4029cc <feof@plt+0x15cc>
  402904:	add	x0, sp, #0x18
  402908:	mov	x1, x20
  40290c:	bl	40381c <feof@plt+0x241c>
  402910:	ldr	w0, [x22]
  402914:	bl	401230 <strerror@plt>
  402918:	mov	x1, x0
  40291c:	sub	x0, x29, #0x18
  402920:	bl	40381c <feof@plt+0x241c>
  402924:	adrp	x0, 404000 <feof@plt+0x2c00>
  402928:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11310>
  40292c:	add	x0, x0, #0xe78
  402930:	add	x3, x3, #0xd90
  402934:	add	x1, sp, #0x18
  402938:	sub	x2, x29, #0x18
  40293c:	bl	403a6c <feof@plt+0x266c>
  402940:	b	4029c8 <feof@plt+0x15c8>
  402944:	sub	x0, x29, #0x18
  402948:	mov	x1, x20
  40294c:	bl	40381c <feof@plt+0x241c>
  402950:	mov	x0, sp
  402954:	mov	w1, w22
  402958:	bl	403844 <feof@plt+0x2444>
  40295c:	adrp	x0, 404000 <feof@plt+0x2c00>
  402960:	add	x0, x0, #0xfbf
  402964:	b	4029ac <feof@plt+0x15ac>
  402968:	sub	x0, x29, #0x18
  40296c:	mov	x1, x20
  402970:	bl	40381c <feof@plt+0x241c>
  402974:	mov	x0, sp
  402978:	mov	w1, w22
  40297c:	bl	403844 <feof@plt+0x2444>
  402980:	adrp	x0, 404000 <feof@plt+0x2c00>
  402984:	add	x0, x0, #0xfd3
  402988:	b	4029ac <feof@plt+0x15ac>
  40298c:	sub	x0, x29, #0x18
  402990:	mov	x1, x20
  402994:	bl	40381c <feof@plt+0x241c>
  402998:	mov	x0, sp
  40299c:	mov	w1, w22
  4029a0:	bl	403844 <feof@plt+0x2444>
  4029a4:	adrp	x0, 404000 <feof@plt+0x2c00>
  4029a8:	add	x0, x0, #0xfec
  4029ac:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11310>
  4029b0:	add	x3, x3, #0xd90
  4029b4:	sub	x1, x29, #0x18
  4029b8:	mov	x2, sp
  4029bc:	bl	403a6c <feof@plt+0x266c>
  4029c0:	mov	x0, x19
  4029c4:	bl	4011b0 <fclose@plt>
  4029c8:	mov	w0, wzr
  4029cc:	add	sp, sp, #0x230
  4029d0:	ldp	x20, x19, [sp, #80]
  4029d4:	ldp	x22, x21, [sp, #64]
  4029d8:	ldp	x24, x23, [sp, #48]
  4029dc:	ldp	x26, x25, [sp, #32]
  4029e0:	ldp	x28, x27, [sp, #16]
  4029e4:	ldp	x29, x30, [sp], #96
  4029e8:	ret
  4029ec:	mov	x19, x0
  4029f0:	mov	x0, x26
  4029f4:	bl	404ce4 <_ZdlPv@@Base>
  4029f8:	mov	x0, x19
  4029fc:	bl	4013b0 <_Unwind_Resume@plt>
  402a00:	stp	x29, x30, [sp, #-96]!
  402a04:	stp	x28, x27, [sp, #16]
  402a08:	stp	x26, x25, [sp, #32]
  402a0c:	stp	x24, x23, [sp, #48]
  402a10:	stp	x22, x21, [sp, #64]
  402a14:	stp	x20, x19, [sp, #80]
  402a18:	mov	x29, sp
  402a1c:	sub	sp, sp, #0x1, lsl #12
  402a20:	sub	sp, sp, #0xe0
  402a24:	ldr	x8, [x1]
  402a28:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  402a2c:	mov	w10, #0xffffffff            	// #-1
  402a30:	adrp	x22, 405000 <_ZdlPvm@@Base+0x310>
  402a34:	adrp	x23, 404000 <feof@plt+0x2c00>
  402a38:	adrp	x28, 404000 <feof@plt+0x2c00>
  402a3c:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11310>
  402a40:	mov	x19, x1
  402a44:	mov	w21, w0
  402a48:	mov	x20, xzr
  402a4c:	mov	w26, wzr
  402a50:	add	x27, sp, #0x868
  402a54:	str	w10, [sp]
  402a58:	add	x22, x22, #0x1f
  402a5c:	add	x23, x23, #0xe10
  402a60:	add	x28, x28, #0xdf0
  402a64:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11310>
  402a68:	str	x8, [x9, #3608]
  402a6c:	add	x25, x25, #0xd90
  402a70:	b	402a78 <feof@plt+0x1678>
  402a74:	mov	w26, #0x1                   	// #1
  402a78:	mov	w0, w21
  402a7c:	mov	x1, x19
  402a80:	mov	x2, x22
  402a84:	mov	x3, x23
  402a88:	mov	x4, xzr
  402a8c:	bl	404b30 <feof@plt+0x3730>
  402a90:	cmp	w0, #0x66
  402a94:	b.le	402abc <feof@plt+0x16bc>
  402a98:	sub	w8, w0, #0x67
  402a9c:	cmp	w8, #0xf
  402aa0:	b.hi	402b2c <feof@plt+0x172c>  // b.pmore
  402aa4:	adr	x9, 402a74 <feof@plt+0x1674>
  402aa8:	ldrh	w10, [x28, x8, lsl #1]
  402aac:	add	x9, x9, x10, lsl #2
  402ab0:	br	x9
  402ab4:	ldr	x20, [x24, #3616]
  402ab8:	b	402a78 <feof@plt+0x1678>
  402abc:	cmn	w0, #0x1
  402ac0:	b.eq	402b48 <feof@plt+0x1748>  // b.none
  402ac4:	cmp	w0, #0x3f
  402ac8:	b.ne	402a78 <feof@plt+0x1678>  // b.any
  402acc:	b	40338c <feof@plt+0x1f8c>
  402ad0:	ldr	x0, [x24, #3616]
  402ad4:	add	x1, sp, #0x8d8
  402ad8:	mov	w2, wzr
  402adc:	bl	4011c0 <strtol@plt>
  402ae0:	ldr	x8, [sp, #2264]
  402ae4:	cbnz	x0, 402b10 <feof@plt+0x1710>
  402ae8:	ldr	x9, [x24, #3616]
  402aec:	cmp	x8, x9
  402af0:	b.ne	402b10 <feof@plt+0x1710>  // b.any
  402af4:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  402af8:	add	x0, x0, #0x26
  402afc:	mov	x1, x25
  402b00:	mov	x2, x25
  402b04:	mov	x3, x25
  402b08:	bl	403a6c <feof@plt+0x266c>
  402b0c:	b	402a78 <feof@plt+0x1678>
  402b10:	cmp	x0, #0xff
  402b14:	b.hi	402af4 <feof@plt+0x16f4>  // b.pmore
  402b18:	ldrb	w8, [x8]
  402b1c:	cbnz	w8, 402af4 <feof@plt+0x16f4>
  402b20:	mov	w8, w0
  402b24:	str	w0, [sp]
  402b28:	b	402a78 <feof@plt+0x1678>
  402b2c:	cmp	w0, #0x100
  402b30:	b.ne	402a78 <feof@plt+0x1678>  // b.any
  402b34:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402b38:	ldr	x0, [x8, #632]
  402b3c:	bl	4033e4 <feof@plt+0x1fe4>
  402b40:	mov	w0, wzr
  402b44:	bl	401390 <exit@plt>
  402b48:	adrp	x22, 416000 <_ZdlPvm@@Base+0x11310>
  402b4c:	ldr	w23, [x22, #592]
  402b50:	sub	w8, w21, w23
  402b54:	cmp	w8, #0x3
  402b58:	b.ne	40338c <feof@plt+0x1f8c>  // b.any
  402b5c:	add	x0, sp, #0x8d8
  402b60:	mov	w2, #0x800                 	// #2048
  402b64:	mov	w1, wzr
  402b68:	bl	4011f0 <memset@plt>
  402b6c:	cbz	x20, 402b84 <feof@plt+0x1784>
  402b70:	add	x0, sp, #0x8d8
  402b74:	mov	x1, x20
  402b78:	bl	4020d0 <feof@plt+0xcd0>
  402b7c:	cbz	w0, 402c90 <feof@plt+0x1890>
  402b80:	ldr	w23, [x22, #592]
  402b84:	add	x8, x19, w23, sxtw #3
  402b88:	ldp	x1, x21, [x8]
  402b8c:	ldr	x20, [x8, #16]
  402b90:	movi	v0.2d, #0x0
  402b94:	stp	q0, q0, [x27, #80]
  402b98:	stp	q0, q0, [x27, #48]
  402b9c:	add	x0, sp, #0x868
  402ba0:	bl	4019b0 <feof@plt+0x5b0>
  402ba4:	cbz	w0, 402cd4 <feof@plt+0x18d4>
  402ba8:	add	x1, sp, #0x68
  402bac:	mov	x0, x21
  402bb0:	bl	4027ac <feof@plt+0x13ac>
  402bb4:	cbz	w0, 402cd4 <feof@plt+0x18d4>
  402bb8:	bl	401310 <__errno_location@plt>
  402bbc:	str	wzr, [x0]
  402bc0:	adrp	x23, 416000 <_ZdlPvm@@Base+0x11310>
  402bc4:	ldr	x2, [x23, #632]
  402bc8:	mov	x21, x0
  402bcc:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  402bd0:	add	x1, x1, #0x58
  402bd4:	mov	x0, x20
  402bd8:	bl	401220 <freopen@plt>
  402bdc:	cbz	x0, 402c98 <feof@plt+0x1898>
  402be0:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  402be4:	add	x0, x0, #0x90
  402be8:	mov	x1, x20
  402bec:	bl	4013f0 <printf@plt>
  402bf0:	cbz	w26, 402c0c <feof@plt+0x180c>
  402bf4:	ldr	x3, [x23, #632]
  402bf8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  402bfc:	add	x0, x0, #0x7a
  402c00:	mov	w1, #0x8                   	// #8
  402c04:	mov	w2, #0x1                   	// #1
  402c08:	bl	4013a0 <fwrite@plt>
  402c0c:	ldrsw	x8, [x22, #592]
  402c10:	ldr	x0, [x19, x8, lsl #3]
  402c14:	bl	404cfc <_ZdlPvm@@Base+0xc>
  402c18:	mov	x19, x0
  402c1c:	bl	401180 <strlen@plt>
  402c20:	mov	x20, x0
  402c24:	cmp	w20, #0x5
  402c28:	b.lt	402c58 <feof@plt+0x1858>  // b.tstop
  402c2c:	add	x8, x19, w20, sxtw
  402c30:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  402c34:	sub	x0, x8, #0x4
  402c38:	add	x1, x1, #0x83
  402c3c:	bl	401330 <strcmp@plt>
  402c40:	cbnz	w0, 402c58 <feof@plt+0x1858>
  402c44:	lsl	x8, x20, #32
  402c48:	mov	x9, #0xfffffffc00000000    	// #-17179869184
  402c4c:	add	x8, x8, x9
  402c50:	asr	x8, x8, #32
  402c54:	strb	wzr, [x19, x8]
  402c58:	mov	w1, #0x2f                  	// #47
  402c5c:	mov	x0, x19
  402c60:	bl	4012f0 <strrchr@plt>
  402c64:	cmp	x0, #0x0
  402c68:	csinc	x1, x19, x0, eq  // eq = none
  402c6c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  402c70:	add	x0, x0, #0x88
  402c74:	bl	4013f0 <printf@plt>
  402c78:	ldr	w19, [sp, #2184]
  402c7c:	cmp	w19, #0x2
  402c80:	b.ge	402cdc <feof@plt+0x18dc>  // b.tcont
  402c84:	cmp	w19, #0x1
  402c88:	b.eq	402cf8 <feof@plt+0x18f8>  // b.none
  402c8c:	b	402d4c <feof@plt+0x194c>
  402c90:	mov	w19, #0x1                   	// #1
  402c94:	b	403364 <feof@plt+0x1f64>
  402c98:	add	x0, sp, #0x20
  402c9c:	mov	x1, x20
  402ca0:	bl	40381c <feof@plt+0x241c>
  402ca4:	ldr	w0, [x21]
  402ca8:	bl	401230 <strerror@plt>
  402cac:	mov	x1, x0
  402cb0:	add	x0, sp, #0x58
  402cb4:	bl	40381c <feof@plt+0x241c>
  402cb8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  402cbc:	adrp	x3, 416000 <_ZdlPvm@@Base+0x11310>
  402cc0:	add	x0, x0, #0x5a
  402cc4:	add	x3, x3, #0xd90
  402cc8:	add	x1, sp, #0x20
  402ccc:	add	x2, sp, #0x58
  402cd0:	bl	403a6c <feof@plt+0x266c>
  402cd4:	mov	w19, #0x1                   	// #1
  402cd8:	b	40335c <feof@plt+0x1f5c>
  402cdc:	ldr	x8, [sp, #2256]
  402ce0:	ldr	w1, [x8, #4]
  402ce4:	cmp	w1, #0x1
  402ce8:	b.lt	402cf8 <feof@plt+0x18f8>  // b.tstop
  402cec:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  402cf0:	add	x0, x0, #0x99
  402cf4:	bl	4013f0 <printf@plt>
  402cf8:	ldr	x8, [sp, #2256]
  402cfc:	ldr	w8, [x8]
  402d00:	cbz	w8, 402d44 <feof@plt+0x1944>
  402d04:	mov	x9, #0x3eb0000000000000    	// #4517110426252607488
  402d08:	scvtf	d0, w8
  402d0c:	fmov	d1, x9
  402d10:	fmul	d0, d0, d1
  402d14:	fmov	d1, #1.000000000000000000e+00
  402d18:	bl	401260 <atan2@plt>
  402d1c:	adrp	x8, 404000 <feof@plt+0x2c00>
  402d20:	ldr	d1, [x8, #3696]
  402d24:	mov	x8, #0x800000000000        	// #140737488355328
  402d28:	movk	x8, #0x4066, lsl #48
  402d2c:	fmov	d2, x8
  402d30:	fmul	d0, d0, d2
  402d34:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  402d38:	fdiv	d0, d0, d1
  402d3c:	add	x0, x0, #0xa8
  402d40:	bl	4013f0 <printf@plt>
  402d44:	cmp	w19, #0x5
  402d48:	b.ge	402d54 <feof@plt+0x1954>  // b.tcont
  402d4c:	str	wzr, [sp, #4]
  402d50:	b	402d60 <feof@plt+0x1960>
  402d54:	ldr	x8, [sp, #2256]
  402d58:	ldr	w8, [x8, #16]
  402d5c:	str	w8, [sp, #4]
  402d60:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402d64:	add	x8, x8, #0x180
  402d68:	ldr	x9, [x8, #80]
  402d6c:	ldr	x19, [x8]
  402d70:	ldr	x20, [x8, #16]
  402d74:	ldr	x21, [x8, #32]
  402d78:	ldr	x22, [x8, #48]
  402d7c:	ldr	x23, [x8, #64]
  402d80:	str	x9, [sp, #24]
  402d84:	ldr	x9, [x8, #96]
  402d88:	ldr	x8, [x8, #112]
  402d8c:	mov	x27, xzr
  402d90:	adrp	x26, 416000 <_ZdlPvm@@Base+0x11310>
  402d94:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11310>
  402d98:	stp	x8, x9, [sp, #8]
  402d9c:	b	402dac <feof@plt+0x19ac>
  402da0:	add	x27, x27, #0x1
  402da4:	cmp	x27, #0x100
  402da8:	b.eq	402f28 <feof@plt+0x1b28>  // b.none
  402dac:	add	x8, sp, #0x68
  402db0:	ldr	x24, [x8, x27, lsl #3]
  402db4:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402db8:	mov	x25, x24
  402dbc:	b	402dc8 <feof@plt+0x19c8>
  402dc0:	ldr	x25, [x25, #8]
  402dc4:	cbz	x25, 402de0 <feof@plt+0x19e0>
  402dc8:	ldr	x1, [x25]
  402dcc:	mov	x0, x19
  402dd0:	bl	401330 <strcmp@plt>
  402dd4:	cbnz	w0, 402dc0 <feof@plt+0x19c0>
  402dd8:	str	w27, [x26, #392]
  402ddc:	b	402dc0 <feof@plt+0x19c0>
  402de0:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402de4:	mov	x25, x24
  402de8:	b	402df4 <feof@plt+0x19f4>
  402dec:	ldr	x25, [x25, #8]
  402df0:	cbz	x25, 402e0c <feof@plt+0x1a0c>
  402df4:	ldr	x1, [x25]
  402df8:	mov	x0, x20
  402dfc:	bl	401330 <strcmp@plt>
  402e00:	cbnz	w0, 402dec <feof@plt+0x19ec>
  402e04:	str	w27, [x28, #408]
  402e08:	b	402dec <feof@plt+0x19ec>
  402e0c:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402e10:	mov	x25, x24
  402e14:	b	402e20 <feof@plt+0x1a20>
  402e18:	ldr	x25, [x25, #8]
  402e1c:	cbz	x25, 402e3c <feof@plt+0x1a3c>
  402e20:	ldr	x1, [x25]
  402e24:	mov	x0, x21
  402e28:	bl	401330 <strcmp@plt>
  402e2c:	cbnz	w0, 402e18 <feof@plt+0x1a18>
  402e30:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402e34:	str	w27, [x8, #424]
  402e38:	b	402e18 <feof@plt+0x1a18>
  402e3c:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402e40:	mov	x25, x24
  402e44:	b	402e50 <feof@plt+0x1a50>
  402e48:	ldr	x25, [x25, #8]
  402e4c:	cbz	x25, 402e6c <feof@plt+0x1a6c>
  402e50:	ldr	x1, [x25]
  402e54:	mov	x0, x22
  402e58:	bl	401330 <strcmp@plt>
  402e5c:	cbnz	w0, 402e48 <feof@plt+0x1a48>
  402e60:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402e64:	str	w27, [x8, #440]
  402e68:	b	402e48 <feof@plt+0x1a48>
  402e6c:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402e70:	mov	x25, x24
  402e74:	b	402e80 <feof@plt+0x1a80>
  402e78:	ldr	x25, [x25, #8]
  402e7c:	cbz	x25, 402e9c <feof@plt+0x1a9c>
  402e80:	ldr	x1, [x25]
  402e84:	mov	x0, x23
  402e88:	bl	401330 <strcmp@plt>
  402e8c:	cbnz	w0, 402e78 <feof@plt+0x1a78>
  402e90:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402e94:	str	w27, [x8, #456]
  402e98:	b	402e78 <feof@plt+0x1a78>
  402e9c:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402ea0:	mov	x25, x24
  402ea4:	b	402eb0 <feof@plt+0x1ab0>
  402ea8:	ldr	x25, [x25, #8]
  402eac:	cbz	x25, 402ecc <feof@plt+0x1acc>
  402eb0:	ldr	x1, [x25]
  402eb4:	ldr	x0, [sp, #24]
  402eb8:	bl	401330 <strcmp@plt>
  402ebc:	cbnz	w0, 402ea8 <feof@plt+0x1aa8>
  402ec0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402ec4:	str	w27, [x8, #472]
  402ec8:	b	402ea8 <feof@plt+0x1aa8>
  402ecc:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402ed0:	mov	x25, x24
  402ed4:	b	402ee0 <feof@plt+0x1ae0>
  402ed8:	ldr	x25, [x25, #8]
  402edc:	cbz	x25, 402efc <feof@plt+0x1afc>
  402ee0:	ldr	x1, [x25]
  402ee4:	ldr	x0, [sp, #16]
  402ee8:	bl	401330 <strcmp@plt>
  402eec:	cbnz	w0, 402ed8 <feof@plt+0x1ad8>
  402ef0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402ef4:	str	w27, [x8, #488]
  402ef8:	b	402ed8 <feof@plt+0x1ad8>
  402efc:	cbnz	x24, 402f0c <feof@plt+0x1b0c>
  402f00:	b	402da0 <feof@plt+0x19a0>
  402f04:	ldr	x24, [x24, #8]
  402f08:	cbz	x24, 402da0 <feof@plt+0x19a0>
  402f0c:	ldr	x1, [x24]
  402f10:	ldr	x0, [sp, #8]
  402f14:	bl	401330 <strcmp@plt>
  402f18:	cbnz	w0, 402f04 <feof@plt+0x1b04>
  402f1c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  402f20:	str	w27, [x8, #504]
  402f24:	b	402f04 <feof@plt+0x1b04>
  402f28:	ldr	w21, [sp, #2152]
  402f2c:	ldr	w23, [sp, #2156]
  402f30:	ldr	x24, [sp, #2200]
  402f34:	ldr	x26, [sp, #2240]
  402f38:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11310>
  402f3c:	adrp	x19, 405000 <_ZdlPvm@@Base+0x310>
  402f40:	adrp	x20, 405000 <_ZdlPvm@@Base+0x310>
  402f44:	adrp	x15, 416000 <_ZdlPvm@@Base+0x11310>
  402f48:	mov	x22, xzr
  402f4c:	mov	w25, wzr
  402f50:	add	x27, x27, #0x200
  402f54:	mov	w28, #0x6                   	// #6
  402f58:	add	x19, x19, #0xb2
  402f5c:	add	x20, x20, #0xbc
  402f60:	add	x15, x15, #0x180
  402f64:	b	402f8c <feof@plt+0x1b8c>
  402f68:	add	x8, x27, x22, lsl #4
  402f6c:	ldr	x1, [x8, #8]
  402f70:	mov	x0, x20
  402f74:	bl	4013f0 <printf@plt>
  402f78:	adrp	x15, 416000 <_ZdlPvm@@Base+0x11310>
  402f7c:	add	x15, x15, #0x180
  402f80:	add	x22, x22, #0x1
  402f84:	cmp	x22, #0x5
  402f88:	b.eq	4030a8 <feof@plt+0x1ca8>  // b.none
  402f8c:	add	x8, x27, x22, lsl #4
  402f90:	ldrb	w9, [x8]
  402f94:	ldrb	w10, [x8, #1]
  402f98:	ldrb	w8, [x8, #2]
  402f9c:	add	x9, x15, x9, lsl #4
  402fa0:	add	x11, x15, x10, lsl #4
  402fa4:	ldr	w10, [x9, #8]
  402fa8:	ldr	w9, [x11, #8]
  402fac:	add	x8, x15, x8, lsl #4
  402fb0:	ldr	w8, [x8, #8]
  402fb4:	orr	w11, w9, w10
  402fb8:	orr	w11, w11, w8
  402fbc:	tbnz	w11, #31, 402f80 <feof@plt+0x1b80>
  402fc0:	and	w11, w10, #0xff
  402fc4:	subs	w10, w11, w21
  402fc8:	b.lt	402f80 <feof@plt+0x1b80>  // b.tstop
  402fcc:	cmp	w23, w11
  402fd0:	b.lt	402f80 <feof@plt+0x1b80>  // b.tstop
  402fd4:	smull	x11, w10, w28
  402fd8:	ldrb	w11, [x24, x11]
  402fdc:	cbz	w11, 402f80 <feof@plt+0x1b80>
  402fe0:	sxtw	x10, w10
  402fe4:	madd	x11, x10, x28, x24
  402fe8:	ldrb	w11, [x11, #4]
  402fec:	cmp	w11, #0x1
  402ff0:	b.ne	402f80 <feof@plt+0x1b80>  // b.any
  402ff4:	madd	x10, x10, x28, x24
  402ff8:	ldrb	w10, [x10, #5]
  402ffc:	lsl	x11, x10, #2
  403000:	ldrb	w11, [x26, x11]
  403004:	cmp	w11, #0x81
  403008:	b.cc	40301c <feof@plt+0x1c1c>  // b.lo, b.ul, b.last
  40300c:	add	x10, x26, x10, lsl #2
  403010:	ldrh	w10, [x10, #2]
  403014:	lsl	w10, w10, #16
  403018:	rev	w10, w10
  40301c:	lsl	x11, x10, #2
  403020:	ldrb	w12, [x26, x11]
  403024:	cmp	w12, #0x80
  403028:	b.hi	402f80 <feof@plt+0x1b80>  // b.pmore
  40302c:	mov	w11, w10
  403030:	add	x13, x26, x10, lsl #2
  403034:	ldrb	w14, [x13, #2]
  403038:	cbnz	w14, 403048 <feof@plt+0x1c48>
  40303c:	ldrb	w13, [x13, #1]
  403040:	cmp	w13, w9, uxtb
  403044:	b.eq	403074 <feof@plt+0x1c74>  // b.none
  403048:	and	w10, w12, #0xff
  40304c:	cmp	w10, #0x80
  403050:	b.eq	402f80 <feof@plt+0x1b80>  // b.none
  403054:	add	w10, w10, w11
  403058:	add	w11, w10, #0x1
  40305c:	sbfiz	x10, x11, #2, #32
  403060:	ldrb	w12, [x26, x10]
  403064:	sxtw	x10, w11
  403068:	cmp	w12, #0x80
  40306c:	b.ls	403030 <feof@plt+0x1c30>  // b.plast
  403070:	b	402f80 <feof@plt+0x1b80>
  403074:	add	x9, x26, x10, lsl #2
  403078:	ldrb	w9, [x9, #3]
  40307c:	cmp	w8, w9
  403080:	b.ne	402f80 <feof@plt+0x1b80>  // b.any
  403084:	cbnz	w25, 402f68 <feof@plt+0x1b68>
  403088:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  40308c:	ldr	x3, [x8, #632]
  403090:	mov	w1, #0x9                   	// #9
  403094:	mov	w2, #0x1                   	// #1
  403098:	mov	x0, x19
  40309c:	mov	w25, #0x1                   	// #1
  4030a0:	bl	4013a0 <fwrite@plt>
  4030a4:	b	402f68 <feof@plt+0x1b68>
  4030a8:	cbz	w25, 4030c8 <feof@plt+0x1cc8>
  4030ac:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4030b0:	ldr	x3, [x8, #632]
  4030b4:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  4030b8:	add	x0, x0, #0xc0
  4030bc:	mov	w1, #0x3                   	// #3
  4030c0:	mov	w2, #0x1                   	// #1
  4030c4:	bl	4013a0 <fwrite@plt>
  4030c8:	ldr	w1, [sp, #2188]
  4030cc:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  4030d0:	add	x0, x0, #0xc4
  4030d4:	bl	4013f0 <printf@plt>
  4030d8:	ldr	w1, [sp, #2192]
  4030dc:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  4030e0:	add	x0, x0, #0xd1
  4030e4:	bl	4013f0 <printf@plt>
  4030e8:	add	x8, sp, #0x868
  4030ec:	mov	w9, #0xffffffff            	// #-1
  4030f0:	add	x0, sp, #0x58
  4030f4:	add	x1, sp, #0x54
  4030f8:	add	x2, sp, #0x50
  4030fc:	add	x3, sp, #0x4c
  403100:	str	x8, [sp, #88]
  403104:	stp	w21, w9, [sp, #96]
  403108:	bl	401540 <feof@plt+0x140>
  40310c:	ldr	w27, [sp]
  403110:	cbz	w0, 4031b0 <feof@plt+0x1db0>
  403114:	adrp	x19, 405000 <_ZdlPvm@@Base+0x310>
  403118:	adrp	x20, 405000 <_ZdlPvm@@Base+0x310>
  40311c:	mov	w22, wzr
  403120:	add	x23, sp, #0x68
  403124:	add	x19, x19, #0x153
  403128:	add	x20, x20, #0xe0
  40312c:	b	403148 <feof@plt+0x1d48>
  403130:	add	x0, sp, #0x58
  403134:	add	x1, sp, #0x54
  403138:	add	x2, sp, #0x50
  40313c:	add	x3, sp, #0x4c
  403140:	bl	401540 <feof@plt+0x140>
  403144:	cbz	w0, 4031b0 <feof@plt+0x1db0>
  403148:	ldrb	w8, [sp, #80]
  40314c:	cmp	w27, w8
  403150:	b.eq	403130 <feof@plt+0x1d30>  // b.none
  403154:	ldrb	w9, [sp, #84]
  403158:	ldr	x24, [x23, x9, lsl #3]
  40315c:	cbz	x24, 403130 <feof@plt+0x1d30>
  403160:	ldr	x25, [x23, x8, lsl #3]
  403164:	ldr	w21, [sp, #76]
  403168:	b	403174 <feof@plt+0x1d74>
  40316c:	ldr	x24, [x24, #8]
  403170:	cbz	x24, 403130 <feof@plt+0x1d30>
  403174:	mov	x26, x25
  403178:	cbnz	x25, 40319c <feof@plt+0x1d9c>
  40317c:	b	40316c <feof@plt+0x1d6c>
  403180:	ldr	x1, [x24]
  403184:	ldr	x2, [x26]
  403188:	mov	x0, x20
  40318c:	mov	w3, w21
  403190:	bl	4013f0 <printf@plt>
  403194:	ldr	x26, [x26, #8]
  403198:	cbz	x26, 40316c <feof@plt+0x1d6c>
  40319c:	cbnz	w22, 403180 <feof@plt+0x1d80>
  4031a0:	mov	x0, x19
  4031a4:	bl	401160 <puts@plt>
  4031a8:	mov	w22, #0x1                   	// #1
  4031ac:	b	403180 <feof@plt+0x1d80>
  4031b0:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  4031b4:	add	x0, x0, #0x14b
  4031b8:	bl	401160 <puts@plt>
  4031bc:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  4031c0:	add	x0, x0, #0xea
  4031c4:	bl	404cfc <_ZdlPvm@@Base+0xc>
  4031c8:	add	x8, sp, #0x20
  4031cc:	adrp	x22, 405000 <_ZdlPvm@@Base+0x310>
  4031d0:	adrp	x23, 405000 <_ZdlPvm@@Base+0x310>
  4031d4:	mov	x19, xzr
  4031d8:	mov	w13, #0x6                   	// #6
  4031dc:	add	x22, x22, #0x102
  4031e0:	add	x8, x8, #0x8
  4031e4:	add	x23, x23, #0xf4
  4031e8:	stp	x0, xzr, [sp, #56]
  4031ec:	str	x8, [sp, #24]
  4031f0:	b	403204 <feof@plt+0x1e04>
  4031f4:	mov	w13, #0x6                   	// #6
  4031f8:	add	x19, x19, #0x1
  4031fc:	cmp	x19, #0x100
  403200:	b.eq	403358 <feof@plt+0x1f58>  // b.none
  403204:	ldrsw	x9, [sp, #2152]
  403208:	cmp	x19, x9
  40320c:	b.lt	4031f8 <feof@plt+0x1df8>  // b.tstop
  403210:	ldrsw	x8, [sp, #2156]
  403214:	cmp	x19, x8
  403218:	b.gt	4031f8 <feof@plt+0x1df8>
  40321c:	ldr	x8, [sp, #2200]
  403220:	sub	w9, w19, w9
  403224:	smull	x10, w9, w13
  403228:	ldrb	w10, [x8, x10]
  40322c:	cbz	x10, 4031f8 <feof@plt+0x1df8>
  403230:	ldr	x11, [sp, #2208]
  403234:	sxtw	x9, w9
  403238:	madd	x8, x9, x13, x8
  40323c:	ldr	x12, [sp, #2216]
  403240:	ldr	w2, [x11, x10, lsl #2]
  403244:	ldr	x10, [sp, #2224]
  403248:	ldr	x11, [sp, #2232]
  40324c:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  403250:	str	w2, [sp, #32]
  403254:	ldrb	w9, [x8, #1]
  403258:	add	x0, x0, #0xee
  40325c:	ldr	w24, [x12, x9, lsl #2]
  403260:	str	w24, [sp, #36]
  403264:	ldrb	w9, [x8, #2]
  403268:	ldr	w20, [x10, x9, lsl #2]
  40326c:	add	x9, sp, #0x68
  403270:	add	x10, sp, #0x8d8
  403274:	ldr	x9, [x9, x19, lsl #3]
  403278:	str	w20, [sp, #40]
  40327c:	ldrb	w8, [x8, #3]
  403280:	add	x10, x10, x19, lsl #2
  403284:	ldr	w21, [x10]
  403288:	ldr	w25, [x10, #1024]
  40328c:	ldr	w26, [x11, x8, lsl #2]
  403290:	cmp	x9, #0x0
  403294:	add	x8, sp, #0x38
  403298:	csel	x28, x8, x9, eq  // eq = none
  40329c:	stp	w26, w21, [sp, #44]
  4032a0:	str	w25, [sp, #52]
  4032a4:	ldr	x1, [x28]
  4032a8:	bl	4013f0 <printf@plt>
  4032ac:	mov	w27, #0x6                   	// #6
  4032b0:	cbnz	w25, 4032e0 <feof@plt+0x1ee0>
  4032b4:	cbz	w21, 4032c0 <feof@plt+0x1ec0>
  4032b8:	mov	w27, #0x5                   	// #5
  4032bc:	b	4032e0 <feof@plt+0x1ee0>
  4032c0:	cbz	w26, 4032cc <feof@plt+0x1ecc>
  4032c4:	mov	w27, #0x4                   	// #4
  4032c8:	b	4032e0 <feof@plt+0x1ee0>
  4032cc:	cbz	w20, 4032d8 <feof@plt+0x1ed8>
  4032d0:	mov	w27, #0x3                   	// #3
  4032d4:	b	4032e0 <feof@plt+0x1ee0>
  4032d8:	cbz	w24, 40330c <feof@plt+0x1f0c>
  4032dc:	mov	w27, #0x2                   	// #2
  4032e0:	mov	x0, x23
  4032e4:	mov	w1, w24
  4032e8:	bl	4013f0 <printf@plt>
  4032ec:	subs	x26, x27, #0x2
  4032f0:	b.eq	40330c <feof@plt+0x1f0c>  // b.none
  4032f4:	ldr	x27, [sp, #24]
  4032f8:	ldr	w1, [x27], #4
  4032fc:	mov	x0, x23
  403300:	bl	4013f0 <printf@plt>
  403304:	subs	x26, x26, #0x1
  403308:	b.ne	4032f8 <feof@plt+0x1ef8>  // b.any
  40330c:	ldr	w10, [sp, #4]
  403310:	cmp	w20, #0x0
  403314:	mov	w9, #0x2                   	// #2
  403318:	cset	w8, gt
  40331c:	cinc	w9, w9, gt
  403320:	cmp	w24, w10
  403324:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  403328:	csel	w1, w9, w8, gt
  40332c:	add	x0, x0, #0xf8
  403330:	mov	w2, w19
  403334:	bl	4013f0 <printf@plt>
  403338:	ldr	x20, [x28, #8]
  40333c:	cbz	x20, 4031f4 <feof@plt+0x1df4>
  403340:	ldr	x1, [x20]
  403344:	mov	x0, x22
  403348:	bl	4013f0 <printf@plt>
  40334c:	ldr	x20, [x20, #8]
  403350:	cbnz	x20, 403340 <feof@plt+0x1f40>
  403354:	b	4031f4 <feof@plt+0x1df4>
  403358:	mov	w19, wzr
  40335c:	add	x0, sp, #0x868
  403360:	bl	4018c0 <feof@plt+0x4c0>
  403364:	mov	w0, w19
  403368:	add	sp, sp, #0x1, lsl #12
  40336c:	add	sp, sp, #0xe0
  403370:	ldp	x20, x19, [sp, #80]
  403374:	ldp	x22, x21, [sp, #64]
  403378:	ldp	x24, x23, [sp, #48]
  40337c:	ldp	x26, x25, [sp, #32]
  403380:	ldp	x28, x27, [sp, #16]
  403384:	ldp	x29, x30, [sp], #96
  403388:	ret
  40338c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403390:	ldr	x0, [x8, #640]
  403394:	bl	4033e4 <feof@plt+0x1fe4>
  403398:	mov	w0, #0x1                   	// #1
  40339c:	bl	401390 <exit@plt>
  4033a0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4033a4:	ldr	x1, [x8, #624]
  4033a8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  4033ac:	add	x0, x0, #0x37
  4033b0:	bl	4013f0 <printf@plt>
  4033b4:	mov	w0, wzr
  4033b8:	bl	401390 <exit@plt>
  4033bc:	b	4033d0 <feof@plt+0x1fd0>
  4033c0:	b	4033d0 <feof@plt+0x1fd0>
  4033c4:	b	4033d0 <feof@plt+0x1fd0>
  4033c8:	b	4033d0 <feof@plt+0x1fd0>
  4033cc:	b	4033d0 <feof@plt+0x1fd0>
  4033d0:	mov	x19, x0
  4033d4:	add	x0, sp, #0x868
  4033d8:	bl	4018c0 <feof@plt+0x4c0>
  4033dc:	mov	x0, x19
  4033e0:	bl	4013b0 <_Unwind_Resume@plt>
  4033e4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4033e8:	ldr	x2, [x8, #3608]
  4033ec:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  4033f0:	add	x1, x1, #0x108
  4033f4:	b	401190 <fprintf@plt>
  4033f8:	stp	x29, x30, [sp, #-48]!
  4033fc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403400:	ldr	x2, [x8, #3608]
  403404:	str	x21, [sp, #16]
  403408:	stp	x20, x19, [sp, #32]
  40340c:	mov	x19, x1
  403410:	mov	w20, w0
  403414:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11310>
  403418:	mov	x29, sp
  40341c:	cbz	x2, 403430 <feof@plt+0x2030>
  403420:	ldr	x0, [x21, #640]
  403424:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  403428:	add	x1, x1, #0x15d
  40342c:	bl	401190 <fprintf@plt>
  403430:	ldr	x0, [x21, #640]
  403434:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  403438:	add	x1, x1, #0x162
  40343c:	mov	w2, w20
  403440:	mov	x3, x19
  403444:	bl	401190 <fprintf@plt>
  403448:	ldr	x0, [x21, #640]
  40344c:	bl	4012e0 <fflush@plt>
  403450:	bl	401360 <abort@plt>
  403454:	movi	v0.2d, #0x0
  403458:	stp	q0, q0, [x0, #224]
  40345c:	stp	q0, q0, [x0, #192]
  403460:	stp	q0, q0, [x0, #160]
  403464:	stp	q0, q0, [x0, #128]
  403468:	stp	q0, q0, [x0, #96]
  40346c:	stp	q0, q0, [x0, #64]
  403470:	stp	q0, q0, [x0, #32]
  403474:	stp	q0, q0, [x0]
  403478:	ret
  40347c:	movi	v0.2d, #0x0
  403480:	stp	q0, q0, [x0, #224]
  403484:	stp	q0, q0, [x0, #192]
  403488:	stp	q0, q0, [x0, #160]
  40348c:	stp	q0, q0, [x0, #128]
  403490:	stp	q0, q0, [x0, #96]
  403494:	stp	q0, q0, [x0, #64]
  403498:	stp	q0, q0, [x0, #32]
  40349c:	stp	q0, q0, [x0]
  4034a0:	ret
  4034a4:	movi	v0.2d, #0x0
  4034a8:	stp	q0, q0, [x0, #224]
  4034ac:	stp	q0, q0, [x0, #192]
  4034b0:	stp	q0, q0, [x0, #160]
  4034b4:	stp	q0, q0, [x0, #128]
  4034b8:	stp	q0, q0, [x0, #96]
  4034bc:	stp	q0, q0, [x0, #64]
  4034c0:	stp	q0, q0, [x0, #32]
  4034c4:	stp	q0, q0, [x0]
  4034c8:	ldrb	w8, [x1]
  4034cc:	cbz	w8, 4034e8 <feof@plt+0x20e8>
  4034d0:	add	x9, x1, #0x1
  4034d4:	mov	w10, #0x1                   	// #1
  4034d8:	and	x8, x8, #0xff
  4034dc:	strb	w10, [x0, x8]
  4034e0:	ldrb	w8, [x9], #1
  4034e4:	cbnz	w8, 4034d8 <feof@plt+0x20d8>
  4034e8:	ret
  4034ec:	movi	v0.2d, #0x0
  4034f0:	stp	q0, q0, [x0, #224]
  4034f4:	stp	q0, q0, [x0, #192]
  4034f8:	stp	q0, q0, [x0, #160]
  4034fc:	stp	q0, q0, [x0, #128]
  403500:	stp	q0, q0, [x0, #96]
  403504:	stp	q0, q0, [x0, #64]
  403508:	stp	q0, q0, [x0, #32]
  40350c:	stp	q0, q0, [x0]
  403510:	ldrb	w8, [x1]
  403514:	cbz	w8, 403530 <feof@plt+0x2130>
  403518:	add	x9, x1, #0x1
  40351c:	mov	w10, #0x1                   	// #1
  403520:	and	x8, x8, #0xff
  403524:	strb	w10, [x0, x8]
  403528:	ldrb	w8, [x9], #1
  40352c:	cbnz	w8, 403520 <feof@plt+0x2120>
  403530:	ret
  403534:	ret
  403538:	add	x8, x1, #0x100
  40353c:	cmp	x0, x8
  403540:	b.cs	403578 <feof@plt+0x2178>  // b.hs, b.nlast
  403544:	add	x8, x0, #0x100
  403548:	cmp	x1, x8
  40354c:	b.cs	403578 <feof@plt+0x2178>  // b.hs, b.nlast
  403550:	mov	x8, xzr
  403554:	mov	w9, #0x1                   	// #1
  403558:	b	403568 <feof@plt+0x2168>
  40355c:	add	x8, x8, #0x1
  403560:	cmp	x8, #0x100
  403564:	b.eq	40365c <feof@plt+0x225c>  // b.none
  403568:	ldrb	w10, [x1, x8]
  40356c:	cbz	w10, 40355c <feof@plt+0x215c>
  403570:	strb	w9, [x0, x8]
  403574:	b	40355c <feof@plt+0x215c>
  403578:	mov	x8, xzr
  40357c:	add	x9, x0, #0x7
  403580:	mov	w10, #0x1                   	// #1
  403584:	b	403594 <feof@plt+0x2194>
  403588:	add	x8, x8, #0x8
  40358c:	cmp	x8, #0x100
  403590:	b.eq	40365c <feof@plt+0x225c>  // b.none
  403594:	ldr	d0, [x1, x8]
  403598:	cmeq	v0.8b, v0.8b, #0
  40359c:	mvn	v0.8b, v0.8b
  4035a0:	umov	w11, v0.b[0]
  4035a4:	tbnz	w11, #0, 4035e4 <feof@plt+0x21e4>
  4035a8:	umov	w11, v0.b[1]
  4035ac:	tbnz	w11, #0, 4035f4 <feof@plt+0x21f4>
  4035b0:	umov	w11, v0.b[2]
  4035b4:	tbnz	w11, #0, 403604 <feof@plt+0x2204>
  4035b8:	umov	w11, v0.b[3]
  4035bc:	tbnz	w11, #0, 403614 <feof@plt+0x2214>
  4035c0:	umov	w11, v0.b[4]
  4035c4:	tbnz	w11, #0, 403624 <feof@plt+0x2224>
  4035c8:	umov	w11, v0.b[5]
  4035cc:	tbnz	w11, #0, 403634 <feof@plt+0x2234>
  4035d0:	umov	w11, v0.b[6]
  4035d4:	tbnz	w11, #0, 403644 <feof@plt+0x2244>
  4035d8:	umov	w11, v0.b[7]
  4035dc:	tbz	w11, #0, 403588 <feof@plt+0x2188>
  4035e0:	b	403654 <feof@plt+0x2254>
  4035e4:	add	x11, x9, x8
  4035e8:	sturb	w10, [x11, #-7]
  4035ec:	umov	w11, v0.b[1]
  4035f0:	tbz	w11, #0, 4035b0 <feof@plt+0x21b0>
  4035f4:	add	x11, x9, x8
  4035f8:	sturb	w10, [x11, #-6]
  4035fc:	umov	w11, v0.b[2]
  403600:	tbz	w11, #0, 4035b8 <feof@plt+0x21b8>
  403604:	add	x11, x9, x8
  403608:	sturb	w10, [x11, #-5]
  40360c:	umov	w11, v0.b[3]
  403610:	tbz	w11, #0, 4035c0 <feof@plt+0x21c0>
  403614:	add	x11, x9, x8
  403618:	sturb	w10, [x11, #-4]
  40361c:	umov	w11, v0.b[4]
  403620:	tbz	w11, #0, 4035c8 <feof@plt+0x21c8>
  403624:	add	x11, x9, x8
  403628:	sturb	w10, [x11, #-3]
  40362c:	umov	w11, v0.b[5]
  403630:	tbz	w11, #0, 4035d0 <feof@plt+0x21d0>
  403634:	add	x11, x9, x8
  403638:	sturb	w10, [x11, #-2]
  40363c:	umov	w11, v0.b[6]
  403640:	tbz	w11, #0, 4035d8 <feof@plt+0x21d8>
  403644:	add	x11, x9, x8
  403648:	sturb	w10, [x11, #-1]
  40364c:	umov	w11, v0.b[7]
  403650:	tbz	w11, #0, 403588 <feof@plt+0x2188>
  403654:	strb	w10, [x9, x8]
  403658:	b	403588 <feof@plt+0x2188>
  40365c:	ret
  403660:	stp	x29, x30, [sp, #-96]!
  403664:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403668:	ldr	w9, [x8, #3468]
  40366c:	stp	x28, x27, [sp, #16]
  403670:	stp	x26, x25, [sp, #32]
  403674:	stp	x24, x23, [sp, #48]
  403678:	stp	x22, x21, [sp, #64]
  40367c:	stp	x20, x19, [sp, #80]
  403680:	mov	x29, sp
  403684:	cbz	w9, 4036a4 <feof@plt+0x22a4>
  403688:	ldp	x20, x19, [sp, #80]
  40368c:	ldp	x22, x21, [sp, #64]
  403690:	ldp	x24, x23, [sp, #48]
  403694:	ldp	x26, x25, [sp, #32]
  403698:	ldp	x28, x27, [sp, #16]
  40369c:	ldp	x29, x30, [sp], #96
  4036a0:	ret
  4036a4:	mov	w9, #0x1                   	// #1
  4036a8:	adrp	x22, 416000 <_ZdlPvm@@Base+0x11310>
  4036ac:	adrp	x23, 416000 <_ZdlPvm@@Base+0x11310>
  4036b0:	adrp	x24, 416000 <_ZdlPvm@@Base+0x11310>
  4036b4:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11310>
  4036b8:	adrp	x26, 416000 <_ZdlPvm@@Base+0x11310>
  4036bc:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11310>
  4036c0:	adrp	x28, 416000 <_ZdlPvm@@Base+0x11310>
  4036c4:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11310>
  4036c8:	adrp	x18, 416000 <_ZdlPvm@@Base+0x11310>
  4036cc:	adrp	x21, 416000 <_ZdlPvm@@Base+0x11310>
  4036d0:	str	w9, [x8, #3468]
  4036d4:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  4036d8:	mov	x19, xzr
  4036dc:	add	x22, x22, #0x28c
  4036e0:	add	x23, x23, #0x38c
  4036e4:	add	x24, x24, #0x48c
  4036e8:	add	x25, x25, #0x58c
  4036ec:	add	x26, x26, #0x68c
  4036f0:	add	x27, x27, #0x78c
  4036f4:	add	x28, x28, #0x88c
  4036f8:	add	x20, x20, #0x98c
  4036fc:	add	x18, x18, #0xa8c
  403700:	add	x21, x21, #0xb8c
  403704:	add	x9, x9, #0xc8c
  403708:	b	403748 <feof@plt+0x2348>
  40370c:	mov	w8, wzr
  403710:	strb	wzr, [x22, x19]
  403714:	strb	wzr, [x23, x19]
  403718:	strb	wzr, [x24, x19]
  40371c:	strb	wzr, [x25, x19]
  403720:	strb	wzr, [x26, x19]
  403724:	strb	wzr, [x27, x19]
  403728:	strb	wzr, [x28, x19]
  40372c:	strb	wzr, [x20, x19]
  403730:	strb	wzr, [x18, x19]
  403734:	strb	wzr, [x21, x19]
  403738:	strb	w8, [x9, x19]
  40373c:	add	x19, x19, #0x1
  403740:	cmp	x19, #0x100
  403744:	b.eq	403688 <feof@plt+0x2288>  // b.none
  403748:	tst	x19, #0x7fffff80
  40374c:	b.ne	40370c <feof@plt+0x230c>  // b.any
  403750:	bl	4012c0 <__ctype_b_loc@plt>
  403754:	ldr	x8, [x0]
  403758:	lsl	x9, x19, #1
  40375c:	adrp	x18, 416000 <_ZdlPvm@@Base+0x11310>
  403760:	add	x18, x18, #0xa8c
  403764:	ldrh	w8, [x8, x9]
  403768:	ubfx	w8, w8, #10, #1
  40376c:	strb	w8, [x22, x19]
  403770:	ldr	x8, [x0]
  403774:	add	x8, x8, x9
  403778:	ldrb	w8, [x8, #1]
  40377c:	and	w8, w8, #0x1
  403780:	strb	w8, [x23, x19]
  403784:	ldr	x8, [x0]
  403788:	ldrh	w8, [x8, x9]
  40378c:	ubfx	w8, w8, #9, #1
  403790:	strb	w8, [x24, x19]
  403794:	ldr	x8, [x0]
  403798:	ldrh	w8, [x8, x9]
  40379c:	ubfx	w8, w8, #11, #1
  4037a0:	strb	w8, [x25, x19]
  4037a4:	ldr	x8, [x0]
  4037a8:	ldrh	w8, [x8, x9]
  4037ac:	ubfx	w8, w8, #12, #1
  4037b0:	strb	w8, [x26, x19]
  4037b4:	ldr	x8, [x0]
  4037b8:	ldrh	w8, [x8, x9]
  4037bc:	ubfx	w8, w8, #13, #1
  4037c0:	strb	w8, [x27, x19]
  4037c4:	ldr	x8, [x0]
  4037c8:	ldrb	w8, [x8, x9]
  4037cc:	ubfx	w8, w8, #2, #1
  4037d0:	strb	w8, [x28, x19]
  4037d4:	ldr	x8, [x0]
  4037d8:	ldrb	w8, [x8, x9]
  4037dc:	ubfx	w8, w8, #3, #1
  4037e0:	strb	w8, [x20, x19]
  4037e4:	ldr	x8, [x0]
  4037e8:	ldrh	w8, [x8, x9]
  4037ec:	ubfx	w8, w8, #14, #1
  4037f0:	strb	w8, [x18, x19]
  4037f4:	ldr	x8, [x0]
  4037f8:	ldrh	w8, [x8, x9]
  4037fc:	lsr	w8, w8, #15
  403800:	strb	w8, [x21, x19]
  403804:	ldr	x8, [x0]
  403808:	ldrb	w8, [x8, x9]
  40380c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  403810:	add	x9, x9, #0xc8c
  403814:	ubfx	w8, w8, #1, #1
  403818:	b	403738 <feof@plt+0x2338>
  40381c:	adrp	x9, 405000 <_ZdlPvm@@Base+0x310>
  403820:	mov	w8, #0x1                   	// #1
  403824:	add	x9, x9, #0x19f
  403828:	cmp	x1, #0x0
  40382c:	str	w8, [x0]
  403830:	csel	x8, x9, x1, eq  // eq = none
  403834:	str	x8, [x0, #8]
  403838:	ret
  40383c:	str	wzr, [x0]
  403840:	ret
  403844:	mov	w8, #0x3                   	// #3
  403848:	str	w8, [x0]
  40384c:	str	w1, [x0, #8]
  403850:	ret
  403854:	mov	w8, #0x4                   	// #4
  403858:	str	w8, [x0]
  40385c:	str	w1, [x0, #8]
  403860:	ret
  403864:	mov	w8, #0x2                   	// #2
  403868:	str	w8, [x0]
  40386c:	strb	w1, [x0, #8]
  403870:	ret
  403874:	mov	w8, #0x2                   	// #2
  403878:	str	w8, [x0]
  40387c:	strb	w1, [x0, #8]
  403880:	ret
  403884:	mov	w8, #0x5                   	// #5
  403888:	str	w8, [x0]
  40388c:	str	d0, [x0, #8]
  403890:	ret
  403894:	ldr	w8, [x0]
  403898:	cmp	w8, #0x0
  40389c:	cset	w0, eq  // eq = none
  4038a0:	ret
  4038a4:	stp	x29, x30, [sp, #-16]!
  4038a8:	mov	x29, sp
  4038ac:	ldr	w8, [x0]
  4038b0:	sub	w8, w8, #0x1
  4038b4:	cmp	w8, #0x4
  4038b8:	b.hi	4038e8 <feof@plt+0x24e8>  // b.pmore
  4038bc:	adrp	x9, 405000 <_ZdlPvm@@Base+0x310>
  4038c0:	add	x9, x9, #0x18b
  4038c4:	adr	x10, 4038d4 <feof@plt+0x24d4>
  4038c8:	ldrb	w11, [x9, x8]
  4038cc:	add	x10, x10, x11, lsl #2
  4038d0:	br	x10
  4038d4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4038d8:	ldrb	w0, [x0, #8]
  4038dc:	ldr	x1, [x8, #640]
  4038e0:	ldp	x29, x30, [sp], #16
  4038e4:	b	4011a0 <putc@plt>
  4038e8:	ldp	x29, x30, [sp], #16
  4038ec:	ret
  4038f0:	ldr	x0, [x0, #8]
  4038f4:	b	40390c <feof@plt+0x250c>
  4038f8:	ldr	w0, [x0, #8]
  4038fc:	bl	404b68 <feof@plt+0x3768>
  403900:	b	40390c <feof@plt+0x250c>
  403904:	ldr	w0, [x0, #8]
  403908:	bl	404c04 <feof@plt+0x3804>
  40390c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403910:	ldr	x1, [x8, #640]
  403914:	ldp	x29, x30, [sp], #16
  403918:	b	401140 <fputs@plt>
  40391c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403920:	ldr	x8, [x8, #640]
  403924:	ldr	d0, [x0, #8]
  403928:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  40392c:	add	x1, x1, #0x1a6
  403930:	mov	x0, x8
  403934:	ldp	x29, x30, [sp], #16
  403938:	b	401190 <fprintf@plt>
  40393c:	stp	x29, x30, [sp, #-80]!
  403940:	stp	x26, x25, [sp, #16]
  403944:	stp	x24, x23, [sp, #32]
  403948:	stp	x22, x21, [sp, #48]
  40394c:	stp	x20, x19, [sp, #64]
  403950:	mov	x29, sp
  403954:	mov	x19, x3
  403958:	mov	x20, x2
  40395c:	mov	x21, x1
  403960:	mov	x23, x0
  403964:	cbnz	x0, 403978 <feof@plt+0x2578>
  403968:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  40396c:	add	x1, x1, #0x1a9
  403970:	mov	w0, #0x62                  	// #98
  403974:	bl	4033f8 <feof@plt+0x1ff8>
  403978:	adrp	x22, 405000 <_ZdlPvm@@Base+0x310>
  40397c:	adrp	x24, 405000 <_ZdlPvm@@Base+0x310>
  403980:	add	x22, x22, #0x1a9
  403984:	add	x24, x24, #0x190
  403988:	adrp	x25, 416000 <_ZdlPvm@@Base+0x11310>
  40398c:	b	40399c <feof@plt+0x259c>
  403990:	mov	w0, #0x78                  	// #120
  403994:	mov	x1, x22
  403998:	bl	4033f8 <feof@plt+0x1ff8>
  40399c:	mov	x26, x23
  4039a0:	ldrb	w0, [x26], #1
  4039a4:	cmp	w0, #0x25
  4039a8:	b.eq	4039c0 <feof@plt+0x25c0>  // b.none
  4039ac:	cbz	w0, 403a54 <feof@plt+0x2654>
  4039b0:	ldr	x1, [x25, #640]
  4039b4:	bl	4011a0 <putc@plt>
  4039b8:	mov	x23, x26
  4039bc:	b	40399c <feof@plt+0x259c>
  4039c0:	ldrb	w8, [x23, #1]
  4039c4:	add	x23, x23, #0x2
  4039c8:	sub	w8, w8, #0x25
  4039cc:	cmp	w8, #0xe
  4039d0:	b.hi	403990 <feof@plt+0x2590>  // b.pmore
  4039d4:	adr	x9, 403990 <feof@plt+0x2590>
  4039d8:	ldrb	w10, [x24, x8]
  4039dc:	add	x9, x9, x10, lsl #2
  4039e0:	br	x9
  4039e4:	ldr	w8, [x21]
  4039e8:	cbnz	w8, 4039f8 <feof@plt+0x25f8>
  4039ec:	mov	w0, #0x6c                  	// #108
  4039f0:	mov	x1, x22
  4039f4:	bl	4033f8 <feof@plt+0x1ff8>
  4039f8:	mov	x0, x21
  4039fc:	bl	4038a4 <feof@plt+0x24a4>
  403a00:	b	40399c <feof@plt+0x259c>
  403a04:	ldr	w8, [x20]
  403a08:	cbnz	w8, 403a18 <feof@plt+0x2618>
  403a0c:	mov	w0, #0x70                  	// #112
  403a10:	mov	x1, x22
  403a14:	bl	4033f8 <feof@plt+0x1ff8>
  403a18:	mov	x0, x20
  403a1c:	bl	4038a4 <feof@plt+0x24a4>
  403a20:	b	40399c <feof@plt+0x259c>
  403a24:	ldr	w8, [x19]
  403a28:	cbnz	w8, 403a38 <feof@plt+0x2638>
  403a2c:	mov	w0, #0x74                  	// #116
  403a30:	mov	x1, x22
  403a34:	bl	4033f8 <feof@plt+0x1ff8>
  403a38:	mov	x0, x19
  403a3c:	bl	4038a4 <feof@plt+0x24a4>
  403a40:	b	40399c <feof@plt+0x259c>
  403a44:	ldr	x1, [x25, #640]
  403a48:	mov	w0, #0x25                  	// #37
  403a4c:	bl	4012a0 <fputc@plt>
  403a50:	b	40399c <feof@plt+0x259c>
  403a54:	ldp	x20, x19, [sp, #64]
  403a58:	ldp	x22, x21, [sp, #48]
  403a5c:	ldp	x24, x23, [sp, #32]
  403a60:	ldp	x26, x25, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #80
  403a68:	ret
  403a6c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403a70:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  403a74:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11310>
  403a78:	ldr	x8, [x8, #3488]
  403a7c:	mov	x6, x2
  403a80:	mov	x5, x1
  403a84:	ldr	x1, [x9, #3496]
  403a88:	ldr	w2, [x10, #3604]
  403a8c:	mov	x7, x3
  403a90:	mov	w3, #0x1                   	// #1
  403a94:	mov	x4, x0
  403a98:	mov	x0, x8
  403a9c:	b	403b28 <feof@plt+0x2728>
  403aa0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403aa4:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  403aa8:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11310>
  403aac:	ldr	x8, [x8, #3488]
  403ab0:	mov	x6, x2
  403ab4:	mov	x5, x1
  403ab8:	ldr	x1, [x9, #3496]
  403abc:	ldr	w2, [x10, #3604]
  403ac0:	mov	x7, x3
  403ac4:	mov	x4, x0
  403ac8:	mov	x0, x8
  403acc:	mov	w3, wzr
  403ad0:	b	403b28 <feof@plt+0x2728>
  403ad4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403ad8:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  403adc:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11310>
  403ae0:	ldr	x8, [x8, #3488]
  403ae4:	mov	x6, x2
  403ae8:	mov	x5, x1
  403aec:	ldr	x1, [x9, #3496]
  403af0:	ldr	w2, [x10, #3604]
  403af4:	mov	x7, x3
  403af8:	mov	w3, #0x2                   	// #2
  403afc:	mov	x4, x0
  403b00:	mov	x0, x8
  403b04:	b	403b28 <feof@plt+0x2728>
  403b08:	mov	x7, x5
  403b0c:	mov	x6, x4
  403b10:	mov	x5, x3
  403b14:	mov	x4, x2
  403b18:	mov	w2, w1
  403b1c:	mov	w3, #0x1                   	// #1
  403b20:	mov	x1, xzr
  403b24:	b	403b28 <feof@plt+0x2728>
  403b28:	stp	x29, x30, [sp, #-96]!
  403b2c:	str	x27, [sp, #16]
  403b30:	stp	x26, x25, [sp, #32]
  403b34:	stp	x24, x23, [sp, #48]
  403b38:	stp	x22, x21, [sp, #64]
  403b3c:	stp	x20, x19, [sp, #80]
  403b40:	mov	x29, sp
  403b44:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  403b48:	mov	w24, w2
  403b4c:	ldr	x2, [x8, #3608]
  403b50:	mov	x20, x7
  403b54:	mov	x21, x6
  403b58:	mov	x22, x5
  403b5c:	mov	x23, x4
  403b60:	mov	w19, w3
  403b64:	mov	x25, x1
  403b68:	mov	x26, x0
  403b6c:	adrp	x27, 416000 <_ZdlPvm@@Base+0x11310>
  403b70:	cbnz	x2, 403b80 <feof@plt+0x2780>
  403b74:	mov	w8, wzr
  403b78:	cbnz	x26, 403b98 <feof@plt+0x2798>
  403b7c:	b	403bdc <feof@plt+0x27dc>
  403b80:	ldr	x0, [x27, #640]
  403b84:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  403b88:	add	x1, x1, #0x1c6
  403b8c:	bl	401190 <fprintf@plt>
  403b90:	mov	w8, #0x1                   	// #1
  403b94:	cbz	x26, 403bdc <feof@plt+0x27dc>
  403b98:	tbnz	w24, #31, 403bdc <feof@plt+0x27dc>
  403b9c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  403ba0:	add	x1, x1, #0xec
  403ba4:	mov	x0, x26
  403ba8:	bl	401330 <strcmp@plt>
  403bac:	mov	w8, w0
  403bb0:	ldr	x0, [x27, #640]
  403bb4:	adrp	x9, 405000 <_ZdlPvm@@Base+0x310>
  403bb8:	add	x9, x9, #0x1ca
  403bbc:	cmp	w8, #0x0
  403bc0:	csel	x2, x9, x26, eq  // eq = none
  403bc4:	cbnz	x25, 403c00 <feof@plt+0x2800>
  403bc8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  403bcc:	add	x1, x1, #0x1e7
  403bd0:	mov	w3, w24
  403bd4:	bl	401190 <fprintf@plt>
  403bd8:	b	403c14 <feof@plt+0x2814>
  403bdc:	cbnz	w8, 403c14 <feof@plt+0x2814>
  403be0:	cbz	w19, 403c24 <feof@plt+0x2824>
  403be4:	cmp	w19, #0x2
  403be8:	b.ne	403c48 <feof@plt+0x2848>  // b.any
  403bec:	ldr	x3, [x27, #640]
  403bf0:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  403bf4:	add	x0, x0, #0x1ee
  403bf8:	mov	w1, #0xc                   	// #12
  403bfc:	b	403c34 <feof@plt+0x2834>
  403c00:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  403c04:	add	x1, x1, #0x1db
  403c08:	mov	x3, x25
  403c0c:	mov	w4, w24
  403c10:	bl	401190 <fprintf@plt>
  403c14:	ldr	x1, [x27, #640]
  403c18:	mov	w0, #0x20                  	// #32
  403c1c:	bl	4012a0 <fputc@plt>
  403c20:	cbnz	w19, 403be4 <feof@plt+0x27e4>
  403c24:	ldr	x3, [x27, #640]
  403c28:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  403c2c:	add	x0, x0, #0x1fb
  403c30:	mov	w1, #0x8                   	// #8
  403c34:	mov	w2, #0x1                   	// #1
  403c38:	bl	4013a0 <fwrite@plt>
  403c3c:	ldr	x1, [x27, #640]
  403c40:	mov	w0, #0x20                  	// #32
  403c44:	bl	4012a0 <fputc@plt>
  403c48:	mov	x0, x23
  403c4c:	mov	x1, x22
  403c50:	mov	x2, x21
  403c54:	mov	x3, x20
  403c58:	bl	40393c <feof@plt+0x253c>
  403c5c:	ldr	x1, [x27, #640]
  403c60:	mov	w0, #0xa                   	// #10
  403c64:	bl	4012a0 <fputc@plt>
  403c68:	ldr	x0, [x27, #640]
  403c6c:	bl	4012e0 <fflush@plt>
  403c70:	cmp	w19, #0x2
  403c74:	b.ne	403c94 <feof@plt+0x2894>  // b.any
  403c78:	ldp	x20, x19, [sp, #80]
  403c7c:	ldp	x22, x21, [sp, #64]
  403c80:	ldp	x24, x23, [sp, #48]
  403c84:	ldp	x26, x25, [sp, #32]
  403c88:	ldr	x27, [sp, #16]
  403c8c:	ldp	x29, x30, [sp], #96
  403c90:	b	403cf0 <feof@plt+0x28f0>
  403c94:	ldp	x20, x19, [sp, #80]
  403c98:	ldp	x22, x21, [sp, #64]
  403c9c:	ldp	x24, x23, [sp, #48]
  403ca0:	ldp	x26, x25, [sp, #32]
  403ca4:	ldr	x27, [sp, #16]
  403ca8:	ldp	x29, x30, [sp], #96
  403cac:	ret
  403cb0:	mov	x7, x5
  403cb4:	mov	x6, x4
  403cb8:	mov	x5, x3
  403cbc:	mov	x4, x2
  403cc0:	mov	w2, w1
  403cc4:	mov	x1, xzr
  403cc8:	mov	w3, wzr
  403ccc:	b	403b28 <feof@plt+0x2728>
  403cd0:	mov	x7, x5
  403cd4:	mov	x6, x4
  403cd8:	mov	x5, x3
  403cdc:	mov	x4, x2
  403ce0:	mov	w2, w1
  403ce4:	mov	w3, #0x2                   	// #2
  403ce8:	mov	x1, xzr
  403cec:	b	403b28 <feof@plt+0x2728>
  403cf0:	stp	x29, x30, [sp, #-16]!
  403cf4:	mov	w0, #0x3                   	// #3
  403cf8:	mov	x29, sp
  403cfc:	bl	401390 <exit@plt>
  403d00:	sub	sp, sp, #0xd0
  403d04:	stp	x29, x30, [sp, #112]
  403d08:	stp	x28, x27, [sp, #128]
  403d0c:	stp	x26, x25, [sp, #144]
  403d10:	stp	x24, x23, [sp, #160]
  403d14:	stp	x22, x21, [sp, #176]
  403d18:	stp	x20, x19, [sp, #192]
  403d1c:	ldrb	w8, [x2]
  403d20:	ldr	w9, [x7, #4]
  403d24:	add	x29, sp, #0x70
  403d28:	cmp	w8, #0x3a
  403d2c:	csel	w26, wzr, w9, eq  // eq = none
  403d30:	cmp	w0, #0x1
  403d34:	b.lt	4043f4 <feof@plt+0x2ff4>  // b.tstop
  403d38:	ldr	w23, [x7]
  403d3c:	mov	x19, x7
  403d40:	mov	w28, w5
  403d44:	mov	x27, x3
  403d48:	mov	x24, x2
  403d4c:	mov	w21, w0
  403d50:	mov	x20, x1
  403d54:	mov	x22, x4
  403d58:	str	xzr, [x7, #16]
  403d5c:	stur	x4, [x29, #-24]
  403d60:	stp	w26, w5, [x29, #-12]
  403d64:	cbz	w23, 403e04 <feof@plt+0x2a04>
  403d68:	ldr	w8, [x19, #24]
  403d6c:	cbz	w8, 403e0c <feof@plt+0x2a0c>
  403d70:	mov	x22, x19
  403d74:	ldr	x25, [x22, #32]!
  403d78:	cbz	x25, 403f10 <feof@plt+0x2b10>
  403d7c:	ldrb	w8, [x25]
  403d80:	cbz	w8, 403f10 <feof@plt+0x2b10>
  403d84:	cbz	x27, 4044f8 <feof@plt+0x30f8>
  403d88:	ldr	x8, [x20, w23, sxtw #3]
  403d8c:	ldrb	w9, [x8, #1]
  403d90:	str	x8, [sp, #56]
  403d94:	cmp	w9, #0x2d
  403d98:	b.eq	403dac <feof@plt+0x29ac>  // b.none
  403d9c:	cbz	w28, 4044f8 <feof@plt+0x30f8>
  403da0:	ldr	x8, [sp, #56]
  403da4:	ldrb	w8, [x8, #2]
  403da8:	cbz	w8, 4044e0 <feof@plt+0x30e0>
  403dac:	sxtw	x10, w23
  403db0:	mov	x26, x25
  403db4:	ldrb	w8, [x26]
  403db8:	cbz	w8, 403dd0 <feof@plt+0x29d0>
  403dbc:	cmp	w8, #0x3d
  403dc0:	b.eq	403dd0 <feof@plt+0x29d0>  // b.none
  403dc4:	add	x26, x26, #0x1
  403dc8:	ldrb	w8, [x26]
  403dcc:	cbnz	w8, 403dbc <feof@plt+0x29bc>
  403dd0:	ldr	x28, [x27]
  403dd4:	cbz	x28, 404490 <feof@plt+0x3090>
  403dd8:	stp	x24, x22, [sp, #32]
  403ddc:	mov	w22, wzr
  403de0:	mov	x24, x27
  403de4:	sub	x27, x26, x25
  403de8:	mov	w8, #0xffffffff            	// #-1
  403dec:	str	x10, [sp, #16]
  403df0:	str	w9, [sp, #28]
  403df4:	stur	xzr, [x29, #-32]
  403df8:	stp	w8, wzr, [x29, #-44]
  403dfc:	str	x24, [sp, #8]
  403e00:	b	403e34 <feof@plt+0x2a34>
  403e04:	mov	w23, #0x1                   	// #1
  403e08:	str	w23, [x19]
  403e0c:	stp	w23, w23, [x19, #48]
  403e10:	str	xzr, [x19, #32]
  403e14:	cbz	w6, 403ea8 <feof@plt+0x2aa8>
  403e18:	mov	w8, #0x1                   	// #1
  403e1c:	b	403ebc <feof@plt+0x2abc>
  403e20:	mov	w8, #0x1                   	// #1
  403e24:	stur	w8, [x29, #-40]
  403e28:	ldr	x28, [x24, #32]!
  403e2c:	add	w22, w22, #0x1
  403e30:	cbz	x28, 40441c <feof@plt+0x301c>
  403e34:	mov	x0, x28
  403e38:	mov	x1, x25
  403e3c:	mov	x2, x27
  403e40:	bl	401290 <strncmp@plt>
  403e44:	cbnz	w0, 403e28 <feof@plt+0x2a28>
  403e48:	mov	x0, x28
  403e4c:	bl	401180 <strlen@plt>
  403e50:	cmp	w27, w0
  403e54:	b.eq	404444 <feof@plt+0x3044>  // b.none
  403e58:	ldur	x10, [x29, #-32]
  403e5c:	cbz	x10, 403e9c <feof@plt+0x2a9c>
  403e60:	ldur	w8, [x29, #-8]
  403e64:	cbnz	w8, 403e20 <feof@plt+0x2a20>
  403e68:	ldr	w8, [x10, #8]
  403e6c:	ldr	w9, [x24, #8]
  403e70:	cmp	w8, w9
  403e74:	b.ne	403e20 <feof@plt+0x2a20>  // b.any
  403e78:	ldr	x8, [x10, #16]
  403e7c:	ldr	x9, [x24, #16]
  403e80:	cmp	x8, x9
  403e84:	b.ne	403e20 <feof@plt+0x2a20>  // b.any
  403e88:	ldr	w8, [x10, #24]
  403e8c:	ldr	w9, [x24, #24]
  403e90:	cmp	w8, w9
  403e94:	b.ne	403e20 <feof@plt+0x2a20>  // b.any
  403e98:	b	403e28 <feof@plt+0x2a28>
  403e9c:	stur	x24, [x29, #-32]
  403ea0:	stur	w22, [x29, #-44]
  403ea4:	b	403e28 <feof@plt+0x2a28>
  403ea8:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  403eac:	add	x0, x0, #0x38c
  403eb0:	bl	401370 <getenv@plt>
  403eb4:	cmp	x0, #0x0
  403eb8:	cset	w8, ne  // ne = any
  403ebc:	str	w8, [x19, #44]
  403ec0:	ldrb	w9, [x24]
  403ec4:	cmp	w9, #0x2b
  403ec8:	b.eq	403ee4 <feof@plt+0x2ae4>  // b.none
  403ecc:	cmp	w9, #0x2d
  403ed0:	b.ne	403ef0 <feof@plt+0x2af0>  // b.any
  403ed4:	mov	w8, #0x2                   	// #2
  403ed8:	str	w8, [x19, #40]
  403edc:	add	x24, x24, #0x1
  403ee0:	b	403f04 <feof@plt+0x2b04>
  403ee4:	str	wzr, [x19, #40]
  403ee8:	add	x24, x24, #0x1
  403eec:	b	403f04 <feof@plt+0x2b04>
  403ef0:	cbz	w8, 403efc <feof@plt+0x2afc>
  403ef4:	str	wzr, [x19, #40]
  403ef8:	b	403f04 <feof@plt+0x2b04>
  403efc:	mov	w8, #0x1                   	// #1
  403f00:	str	w8, [x19, #40]
  403f04:	mov	w8, #0x1                   	// #1
  403f08:	add	x22, x19, #0x20
  403f0c:	str	w8, [x19, #24]
  403f10:	mov	x25, x27
  403f14:	ldr	w27, [x19, #52]
  403f18:	cmp	w27, w23
  403f1c:	b.le	403f28 <feof@plt+0x2b28>
  403f20:	mov	w27, w23
  403f24:	str	w23, [x19, #52]
  403f28:	ldr	w26, [x19, #48]
  403f2c:	cmp	w26, w23
  403f30:	b.le	403f3c <feof@plt+0x2b3c>
  403f34:	mov	w26, w23
  403f38:	str	w23, [x19, #48]
  403f3c:	ldr	w28, [x19, #40]
  403f40:	cmp	w28, #0x1
  403f44:	b.ne	404170 <feof@plt+0x2d70>  // b.any
  403f48:	cmp	w26, w27
  403f4c:	b.eq	404104 <feof@plt+0x2d04>  // b.none
  403f50:	cmp	w27, w23
  403f54:	b.eq	404104 <feof@plt+0x2d04>  // b.none
  403f58:	cmp	w23, w27
  403f5c:	b.le	404118 <feof@plt+0x2d18>
  403f60:	cmp	w26, w27
  403f64:	b.ge	404118 <feof@plt+0x2d18>  // b.tcont
  403f68:	add	x9, x20, w27, sxtw #3
  403f6c:	sxtw	x8, w27
  403f70:	add	x10, x20, #0x10
  403f74:	add	x11, x9, #0x10
  403f78:	mov	w12, w26
  403f7c:	mov	w13, w23
  403f80:	sub	w14, w13, w27
  403f84:	sub	w15, w27, w12
  403f88:	cmp	w14, w15
  403f8c:	b.le	40400c <feof@plt+0x2c0c>
  403f90:	cmp	w15, #0x1
  403f94:	sub	w13, w13, w15
  403f98:	b.lt	404078 <feof@plt+0x2c78>  // b.tstop
  403f9c:	sxtw	x14, w12
  403fa0:	sxtw	x16, w13
  403fa4:	cmp	w15, #0x4
  403fa8:	mov	w15, w15
  403fac:	b.cc	403fd8 <feof@plt+0x2bd8>  // b.lo, b.ul, b.last
  403fb0:	add	x18, x16, x15
  403fb4:	add	x17, x20, x14, lsl #3
  403fb8:	add	x18, x20, x18, lsl #3
  403fbc:	cmp	x17, x18
  403fc0:	b.cs	40408c <feof@plt+0x2c8c>  // b.hs, b.nlast
  403fc4:	add	x17, x14, x15
  403fc8:	add	x17, x20, x17, lsl #3
  403fcc:	add	x18, x20, x16, lsl #3
  403fd0:	cmp	x18, x17
  403fd4:	b.cs	40408c <feof@plt+0x2c8c>  // b.hs, b.nlast
  403fd8:	mov	x17, xzr
  403fdc:	add	x16, x17, x16
  403fe0:	add	x18, x17, x14
  403fe4:	add	x14, x20, x16, lsl #3
  403fe8:	add	x16, x20, x18, lsl #3
  403fec:	sub	x15, x15, x17
  403ff0:	ldr	x17, [x14]
  403ff4:	ldr	x18, [x16]
  403ff8:	subs	x15, x15, #0x1
  403ffc:	str	x17, [x16], #8
  404000:	str	x18, [x14], #8
  404004:	b.ne	403ff0 <feof@plt+0x2bf0>  // b.any
  404008:	b	404078 <feof@plt+0x2c78>
  40400c:	cmp	w14, #0x1
  404010:	b.lt	404074 <feof@plt+0x2c74>  // b.tstop
  404014:	sxtw	x15, w12
  404018:	cmp	w14, #0x3
  40401c:	mov	w16, w14
  404020:	b.ls	404044 <feof@plt+0x2c44>  // b.plast
  404024:	add	x17, x20, x15, lsl #3
  404028:	add	x18, x9, x16, lsl #3
  40402c:	cmp	x17, x18
  404030:	b.cs	4040c8 <feof@plt+0x2cc8>  // b.hs, b.nlast
  404034:	add	x17, x15, x16
  404038:	add	x17, x20, x17, lsl #3
  40403c:	cmp	x9, x17
  404040:	b.cs	4040c8 <feof@plt+0x2cc8>  // b.hs, b.nlast
  404044:	mov	x17, xzr
  404048:	add	x18, x8, x17
  40404c:	add	x0, x17, x15
  404050:	add	x15, x20, x18, lsl #3
  404054:	add	x18, x20, x0, lsl #3
  404058:	sub	x16, x16, x17
  40405c:	ldr	x17, [x15]
  404060:	ldr	x0, [x18]
  404064:	subs	x16, x16, #0x1
  404068:	str	x17, [x18], #8
  40406c:	str	x0, [x15], #8
  404070:	b.ne	40405c <feof@plt+0x2c5c>  // b.any
  404074:	add	w12, w14, w12
  404078:	cmp	w13, w27
  40407c:	b.le	404118 <feof@plt+0x2d18>
  404080:	cmp	w27, w12
  404084:	b.gt	403f80 <feof@plt+0x2b80>
  404088:	b	404118 <feof@plt+0x2d18>
  40408c:	and	x17, x15, #0xfffffffc
  404090:	add	x18, x10, x14, lsl #3
  404094:	add	x0, x10, x16, lsl #3
  404098:	mov	x1, x17
  40409c:	ldp	q0, q3, [x18, #-16]
  4040a0:	ldp	q1, q2, [x0, #-16]
  4040a4:	subs	x1, x1, #0x4
  4040a8:	stp	q1, q2, [x18, #-16]
  4040ac:	stp	q0, q3, [x0, #-16]
  4040b0:	add	x18, x18, #0x20
  4040b4:	add	x0, x0, #0x20
  4040b8:	b.ne	40409c <feof@plt+0x2c9c>  // b.any
  4040bc:	cmp	x17, x15
  4040c0:	b.eq	404078 <feof@plt+0x2c78>  // b.none
  4040c4:	b	403fdc <feof@plt+0x2bdc>
  4040c8:	and	x17, x16, #0xfffffffc
  4040cc:	add	x18, x10, x15, lsl #3
  4040d0:	mov	x0, x17
  4040d4:	mov	x1, x11
  4040d8:	ldp	q0, q3, [x18, #-16]
  4040dc:	ldp	q1, q2, [x1, #-16]
  4040e0:	subs	x0, x0, #0x4
  4040e4:	stp	q1, q2, [x18, #-16]
  4040e8:	stp	q0, q3, [x1, #-16]
  4040ec:	add	x18, x18, #0x20
  4040f0:	add	x1, x1, #0x20
  4040f4:	b.ne	4040d8 <feof@plt+0x2cd8>  // b.any
  4040f8:	cmp	x17, x16
  4040fc:	b.ne	404048 <feof@plt+0x2c48>  // b.any
  404100:	b	404074 <feof@plt+0x2c74>
  404104:	cmp	w27, w23
  404108:	b.eq	404124 <feof@plt+0x2d24>  // b.none
  40410c:	mov	w26, w23
  404110:	str	w23, [x19, #48]
  404114:	b	404124 <feof@plt+0x2d24>
  404118:	add	w8, w26, w23
  40411c:	sub	w26, w8, w27
  404120:	stp	w26, w23, [x19, #48]
  404124:	cmp	w23, w21
  404128:	b.ge	404168 <feof@plt+0x2d68>  // b.tcont
  40412c:	add	x8, x20, w23, sxtw #3
  404130:	b	404148 <feof@plt+0x2d48>
  404134:	add	w23, w23, #0x1
  404138:	cmp	w21, w23
  40413c:	add	x8, x8, #0x8
  404140:	str	w23, [x19]
  404144:	b.eq	404164 <feof@plt+0x2d64>  // b.none
  404148:	ldr	x9, [x8]
  40414c:	ldrb	w10, [x9]
  404150:	cmp	w10, #0x2d
  404154:	b.ne	404134 <feof@plt+0x2d34>  // b.any
  404158:	ldrb	w9, [x9, #1]
  40415c:	cbz	w9, 404134 <feof@plt+0x2d34>
  404160:	b	404168 <feof@plt+0x2d68>
  404164:	mov	w23, w21
  404168:	mov	w27, w23
  40416c:	str	w23, [x19, #52]
  404170:	cmp	w23, w21
  404174:	b.eq	4043e8 <feof@plt+0x2fe8>  // b.none
  404178:	ldr	x0, [x20, w23, sxtw #3]
  40417c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404180:	add	x1, x1, #0xeb
  404184:	bl	401330 <strcmp@plt>
  404188:	cbz	w0, 4041e0 <feof@plt+0x2de0>
  40418c:	cmp	w23, w21
  404190:	b.eq	4043e8 <feof@plt+0x2fe8>  // b.none
  404194:	sxtw	x8, w23
  404198:	ldr	x8, [x20, x8, lsl #3]
  40419c:	ldrb	w9, [x8]
  4041a0:	cmp	w9, #0x2d
  4041a4:	b.ne	4043a4 <feof@plt+0x2fa4>  // b.any
  4041a8:	mov	x9, x8
  4041ac:	ldrb	w10, [x9, #1]!
  4041b0:	cbz	w10, 4043a4 <feof@plt+0x2fa4>
  4041b4:	cmp	x25, #0x0
  4041b8:	cset	w8, ne  // ne = any
  4041bc:	cmp	w10, #0x2d
  4041c0:	cset	w10, eq  // eq = none
  4041c4:	and	w8, w8, w10
  4041c8:	mov	x27, x25
  4041cc:	add	x25, x9, x8
  4041d0:	str	x25, [x22]
  4041d4:	ldp	w26, w28, [x29, #-12]
  4041d8:	cbnz	x27, 403d88 <feof@plt+0x2988>
  4041dc:	b	4044f8 <feof@plt+0x30f8>
  4041e0:	add	w8, w23, #0x1
  4041e4:	cmp	w26, w27
  4041e8:	str	w8, [x19]
  4041ec:	b.eq	4043bc <feof@plt+0x2fbc>  // b.none
  4041f0:	cmp	w27, w8
  4041f4:	b.eq	4043bc <feof@plt+0x2fbc>  // b.none
  4041f8:	cmp	w23, w27
  4041fc:	b.lt	4043d0 <feof@plt+0x2fd0>  // b.tstop
  404200:	cmp	w26, w27
  404204:	b.ge	4043d0 <feof@plt+0x2fd0>  // b.tcont
  404208:	add	x10, x20, w27, sxtw #3
  40420c:	sxtw	x9, w27
  404210:	add	x11, x20, #0x10
  404214:	add	x12, x10, #0x10
  404218:	mov	w13, w26
  40421c:	mov	w14, w8
  404220:	sub	w15, w14, w27
  404224:	sub	w16, w27, w13
  404228:	cmp	w15, w16
  40422c:	b.le	4042ac <feof@plt+0x2eac>
  404230:	cmp	w16, #0x1
  404234:	sub	w14, w14, w16
  404238:	b.lt	404318 <feof@plt+0x2f18>  // b.tstop
  40423c:	sxtw	x15, w13
  404240:	sxtw	x17, w14
  404244:	cmp	w16, #0x4
  404248:	mov	w16, w16
  40424c:	b.cc	404278 <feof@plt+0x2e78>  // b.lo, b.ul, b.last
  404250:	add	x0, x17, x16
  404254:	add	x18, x20, x15, lsl #3
  404258:	add	x0, x20, x0, lsl #3
  40425c:	cmp	x18, x0
  404260:	b.cs	40432c <feof@plt+0x2f2c>  // b.hs, b.nlast
  404264:	add	x18, x15, x16
  404268:	add	x18, x20, x18, lsl #3
  40426c:	add	x0, x20, x17, lsl #3
  404270:	cmp	x0, x18
  404274:	b.cs	40432c <feof@plt+0x2f2c>  // b.hs, b.nlast
  404278:	mov	x18, xzr
  40427c:	add	x17, x18, x17
  404280:	add	x0, x18, x15
  404284:	add	x15, x20, x17, lsl #3
  404288:	add	x17, x20, x0, lsl #3
  40428c:	sub	x16, x16, x18
  404290:	ldr	x18, [x15]
  404294:	ldr	x0, [x17]
  404298:	subs	x16, x16, #0x1
  40429c:	str	x18, [x17], #8
  4042a0:	str	x0, [x15], #8
  4042a4:	b.ne	404290 <feof@plt+0x2e90>  // b.any
  4042a8:	b	404318 <feof@plt+0x2f18>
  4042ac:	cmp	w15, #0x1
  4042b0:	b.lt	404314 <feof@plt+0x2f14>  // b.tstop
  4042b4:	sxtw	x16, w13
  4042b8:	cmp	w15, #0x3
  4042bc:	mov	w17, w15
  4042c0:	b.ls	4042e4 <feof@plt+0x2ee4>  // b.plast
  4042c4:	add	x18, x20, x16, lsl #3
  4042c8:	add	x0, x10, x17, lsl #3
  4042cc:	cmp	x18, x0
  4042d0:	b.cs	404368 <feof@plt+0x2f68>  // b.hs, b.nlast
  4042d4:	add	x18, x16, x17
  4042d8:	add	x18, x20, x18, lsl #3
  4042dc:	cmp	x10, x18
  4042e0:	b.cs	404368 <feof@plt+0x2f68>  // b.hs, b.nlast
  4042e4:	mov	x18, xzr
  4042e8:	add	x0, x9, x18
  4042ec:	add	x1, x18, x16
  4042f0:	add	x16, x20, x0, lsl #3
  4042f4:	add	x0, x20, x1, lsl #3
  4042f8:	sub	x17, x17, x18
  4042fc:	ldr	x18, [x16]
  404300:	ldr	x1, [x0]
  404304:	subs	x17, x17, #0x1
  404308:	str	x18, [x0], #8
  40430c:	str	x1, [x16], #8
  404310:	b.ne	4042fc <feof@plt+0x2efc>  // b.any
  404314:	add	w13, w15, w13
  404318:	cmp	w14, w27
  40431c:	b.le	4043d0 <feof@plt+0x2fd0>
  404320:	cmp	w27, w13
  404324:	b.gt	404220 <feof@plt+0x2e20>
  404328:	b	4043d0 <feof@plt+0x2fd0>
  40432c:	and	x18, x16, #0xfffffffc
  404330:	add	x0, x11, x15, lsl #3
  404334:	add	x1, x11, x17, lsl #3
  404338:	mov	x2, x18
  40433c:	ldp	q0, q3, [x0, #-16]
  404340:	ldp	q1, q2, [x1, #-16]
  404344:	subs	x2, x2, #0x4
  404348:	stp	q1, q2, [x0, #-16]
  40434c:	stp	q0, q3, [x1, #-16]
  404350:	add	x0, x0, #0x20
  404354:	add	x1, x1, #0x20
  404358:	b.ne	40433c <feof@plt+0x2f3c>  // b.any
  40435c:	cmp	x18, x16
  404360:	b.eq	404318 <feof@plt+0x2f18>  // b.none
  404364:	b	40427c <feof@plt+0x2e7c>
  404368:	and	x18, x17, #0xfffffffc
  40436c:	add	x0, x11, x16, lsl #3
  404370:	mov	x1, x18
  404374:	mov	x2, x12
  404378:	ldp	q0, q3, [x0, #-16]
  40437c:	ldp	q1, q2, [x2, #-16]
  404380:	subs	x1, x1, #0x4
  404384:	stp	q1, q2, [x0, #-16]
  404388:	stp	q0, q3, [x2, #-16]
  40438c:	add	x0, x0, #0x20
  404390:	add	x2, x2, #0x20
  404394:	b.ne	404378 <feof@plt+0x2f78>  // b.any
  404398:	cmp	x18, x17
  40439c:	b.ne	4042e8 <feof@plt+0x2ee8>  // b.any
  4043a0:	b	404314 <feof@plt+0x2f14>
  4043a4:	cbz	w28, 4043f4 <feof@plt+0x2ff4>
  4043a8:	add	w9, w23, #0x1
  4043ac:	str	x8, [x19, #16]
  4043b0:	str	w9, [x19]
  4043b4:	mov	w27, #0x1                   	// #1
  4043b8:	b	4043f8 <feof@plt+0x2ff8>
  4043bc:	cmp	w26, w27
  4043c0:	b.ne	4043dc <feof@plt+0x2fdc>  // b.any
  4043c4:	mov	w26, w8
  4043c8:	str	w8, [x19, #48]
  4043cc:	b	4043dc <feof@plt+0x2fdc>
  4043d0:	add	w9, w26, w8
  4043d4:	sub	w26, w9, w27
  4043d8:	stp	w26, w8, [x19, #48]
  4043dc:	str	w21, [x19, #52]
  4043e0:	str	w21, [x19]
  4043e4:	mov	w27, w21
  4043e8:	cmp	w26, w27
  4043ec:	b.eq	4043f4 <feof@plt+0x2ff4>  // b.none
  4043f0:	str	w26, [x19]
  4043f4:	mov	w27, #0xffffffff            	// #-1
  4043f8:	mov	w0, w27
  4043fc:	ldp	x20, x19, [sp, #192]
  404400:	ldp	x22, x21, [sp, #176]
  404404:	ldp	x24, x23, [sp, #160]
  404408:	ldp	x26, x25, [sp, #144]
  40440c:	ldp	x28, x27, [sp, #128]
  404410:	ldp	x29, x30, [sp, #112]
  404414:	add	sp, sp, #0xd0
  404418:	ret
  40441c:	ldur	w8, [x29, #-40]
  404420:	cbz	w8, 404458 <feof@plt+0x3058>
  404424:	ldur	w8, [x29, #-12]
  404428:	cbnz	w8, 4048c0 <feof@plt+0x34c0>
  40442c:	mov	x0, x25
  404430:	bl	401180 <strlen@plt>
  404434:	add	x8, x25, x0
  404438:	add	w9, w23, #0x1
  40443c:	str	wzr, [x19, #8]
  404440:	b	404728 <feof@plt+0x3328>
  404444:	mov	x28, x24
  404448:	stur	w22, [x29, #-44]
  40444c:	ldp	x24, x22, [sp, #32]
  404450:	ldr	x8, [sp, #16]
  404454:	b	40446c <feof@plt+0x306c>
  404458:	ldp	x24, x22, [sp, #32]
  40445c:	ldp	x27, x8, [sp, #8]
  404460:	ldur	x28, [x29, #-32]
  404464:	ldr	w9, [sp, #28]
  404468:	cbz	x28, 404490 <feof@plt+0x3090>
  40446c:	add	x8, x8, #0x1
  404470:	str	w8, [x19]
  404474:	ldrb	w10, [x26]
  404478:	ldr	w9, [x28, #8]
  40447c:	cbz	w10, 4045b0 <feof@plt+0x31b0>
  404480:	cbz	w9, 404618 <feof@plt+0x3218>
  404484:	add	x8, x26, #0x1
  404488:	str	x8, [x19, #16]
  40448c:	b	4045d0 <feof@plt+0x31d0>
  404490:	ldp	w26, w8, [x29, #-12]
  404494:	cbz	w8, 4044b8 <feof@plt+0x30b8>
  404498:	cmp	w9, #0x2d
  40449c:	b.eq	4044b8 <feof@plt+0x30b8>  // b.none
  4044a0:	ldrb	w1, [x25]
  4044a4:	mov	x0, x24
  4044a8:	mov	w28, w9
  4044ac:	bl	401200 <strchr@plt>
  4044b0:	mov	w9, w28
  4044b4:	cbnz	x0, 4044f8 <feof@plt+0x30f8>
  4044b8:	cbnz	w26, 404874 <feof@plt+0x3474>
  4044bc:	ldr	w8, [x19]
  4044c0:	adrp	x9, 404000 <feof@plt+0x2c00>
  4044c4:	add	x9, x9, #0xfbe
  4044c8:	str	wzr, [x19, #8]
  4044cc:	add	w8, w8, #0x1
  4044d0:	str	x9, [x19, #32]
  4044d4:	str	w8, [x19]
  4044d8:	mov	w27, #0x3f                  	// #63
  4044dc:	b	4043f8 <feof@plt+0x2ff8>
  4044e0:	mov	x0, x24
  4044e4:	mov	w1, w9
  4044e8:	str	w9, [sp, #28]
  4044ec:	bl	401200 <strchr@plt>
  4044f0:	ldr	w9, [sp, #28]
  4044f4:	cbz	x0, 403dac <feof@plt+0x29ac>
  4044f8:	add	x28, x25, #0x1
  4044fc:	str	x28, [x22]
  404500:	str	w21, [sp, #52]
  404504:	mov	x21, x27
  404508:	ldrb	w27, [x25]
  40450c:	mov	x0, x24
  404510:	mov	w1, w27
  404514:	bl	401200 <strchr@plt>
  404518:	ldrb	w8, [x25, #1]
  40451c:	cbnz	w8, 404528 <feof@plt+0x3128>
  404520:	add	w23, w23, #0x1
  404524:	str	w23, [x19]
  404528:	cmp	w27, #0x3a
  40452c:	b.eq	404564 <feof@plt+0x3164>  // b.none
  404530:	cbz	x0, 404564 <feof@plt+0x3164>
  404534:	ldrb	w9, [x0]
  404538:	ldrb	w8, [x0, #1]
  40453c:	cmp	w9, #0x57
  404540:	b.ne	404574 <feof@plt+0x3174>  // b.any
  404544:	cmp	w8, #0x3b
  404548:	b.ne	404574 <feof@plt+0x3174>  // b.any
  40454c:	ldrb	w8, [x28]
  404550:	cbz	w8, 404598 <feof@plt+0x3198>
  404554:	add	w9, w23, #0x1
  404558:	str	x28, [x19, #16]
  40455c:	str	w9, [x19]
  404560:	b	404654 <feof@plt+0x3254>
  404564:	cbnz	w26, 404794 <feof@plt+0x3394>
  404568:	str	w27, [x19, #8]
  40456c:	mov	w27, #0x3f                  	// #63
  404570:	b	4043f8 <feof@plt+0x2ff8>
  404574:	cmp	w8, #0x3a
  404578:	b.ne	4043f8 <feof@plt+0x2ff8>  // b.any
  40457c:	ldrb	w9, [x0, #2]
  404580:	ldrb	w8, [x28]
  404584:	cmp	w9, #0x3a
  404588:	b.ne	404600 <feof@plt+0x3200>  // b.any
  40458c:	cbnz	w8, 404604 <feof@plt+0x3204>
  404590:	str	xzr, [x19, #16]
  404594:	b	404610 <feof@plt+0x3210>
  404598:	ldr	w8, [sp, #52]
  40459c:	cmp	w23, w8
  4045a0:	b.ne	404644 <feof@plt+0x3244>  // b.any
  4045a4:	cbnz	w26, 40499c <feof@plt+0x359c>
  4045a8:	str	w27, [x19, #8]
  4045ac:	b	40492c <feof@plt+0x352c>
  4045b0:	cmp	w9, #0x1
  4045b4:	b.ne	4045d0 <feof@plt+0x31d0>  // b.any
  4045b8:	cmp	w8, w21
  4045bc:	b.ge	404850 <feof@plt+0x3450>  // b.tcont
  4045c0:	add	w9, w23, #0x2
  4045c4:	str	w9, [x19]
  4045c8:	ldr	x8, [x20, x8, lsl #3]
  4045cc:	b	404488 <feof@plt+0x3088>
  4045d0:	mov	x0, x25
  4045d4:	bl	401180 <strlen@plt>
  4045d8:	add	x8, x25, x0
  4045dc:	str	x8, [x22]
  4045e0:	ldur	x8, [x29, #-24]
  4045e4:	cbz	x8, 4045f0 <feof@plt+0x31f0>
  4045e8:	ldur	w9, [x29, #-44]
  4045ec:	str	w9, [x8]
  4045f0:	ldr	x8, [x28, #16]
  4045f4:	ldr	w27, [x28, #24]
  4045f8:	cbnz	x8, 404844 <feof@plt+0x3444>
  4045fc:	b	4043f8 <feof@plt+0x2ff8>
  404600:	cbz	w8, 4047c8 <feof@plt+0x33c8>
  404604:	add	w8, w23, #0x1
  404608:	str	x28, [x19, #16]
  40460c:	str	w8, [x19]
  404610:	str	xzr, [x22]
  404614:	b	4043f8 <feof@plt+0x2ff8>
  404618:	ldur	w8, [x29, #-12]
  40461c:	cbnz	w8, 40496c <feof@plt+0x356c>
  404620:	ldr	x20, [x19, #32]
  404624:	mov	x0, x20
  404628:	bl	401180 <strlen@plt>
  40462c:	add	x8, x20, x0
  404630:	str	x8, [x19, #32]
  404634:	ldr	w8, [x28, #24]
  404638:	mov	w27, #0x3f                  	// #63
  40463c:	str	w8, [x19, #8]
  404640:	b	4043f8 <feof@plt+0x2ff8>
  404644:	add	w9, w23, #0x1
  404648:	str	w9, [x19]
  40464c:	ldr	x28, [x20, w23, sxtw #3]
  404650:	str	x28, [x19, #16]
  404654:	mov	x8, x21
  404658:	str	x22, [sp, #40]
  40465c:	str	x28, [x22]
  404660:	stur	x28, [x29, #-8]
  404664:	ldrb	w22, [x28]
  404668:	cbz	w22, 404680 <feof@plt+0x3280>
  40466c:	cmp	w22, #0x3d
  404670:	b.eq	404680 <feof@plt+0x3280>  // b.none
  404674:	add	x28, x28, #0x1
  404678:	ldrb	w22, [x28]
  40467c:	cbnz	w22, 40466c <feof@plt+0x326c>
  404680:	ldr	x27, [x8]
  404684:	cbz	x27, 404784 <feof@plt+0x3384>
  404688:	ldur	x8, [x29, #-8]
  40468c:	str	x24, [sp, #32]
  404690:	mov	w24, wzr
  404694:	mov	w25, wzr
  404698:	sub	x26, x28, x8
  40469c:	mov	x23, xzr
  4046a0:	and	x8, x26, #0xffffffff
  4046a4:	stur	w9, [x29, #-44]
  4046a8:	stur	wzr, [x29, #-32]
  4046ac:	stur	x8, [x29, #-40]
  4046b0:	b	4046c0 <feof@plt+0x32c0>
  4046b4:	ldr	x27, [x21, #32]!
  4046b8:	add	w24, w24, #0x1
  4046bc:	cbz	x27, 404704 <feof@plt+0x3304>
  4046c0:	ldur	x1, [x29, #-8]
  4046c4:	mov	x0, x27
  4046c8:	mov	x2, x26
  4046cc:	bl	401290 <strncmp@plt>
  4046d0:	cbnz	w0, 4046b4 <feof@plt+0x32b4>
  4046d4:	mov	x0, x27
  4046d8:	bl	401180 <strlen@plt>
  4046dc:	ldur	x8, [x29, #-40]
  4046e0:	cmp	x8, x0
  4046e4:	b.eq	404738 <feof@plt+0x3338>  // b.none
  4046e8:	ldur	w8, [x29, #-32]
  4046ec:	cmp	x23, #0x0
  4046f0:	csel	x23, x21, x23, eq  // eq = none
  4046f4:	csinc	w25, w25, wzr, eq  // eq = none
  4046f8:	csel	w8, w24, w8, eq  // eq = none
  4046fc:	stur	w8, [x29, #-32]
  404700:	b	4046b4 <feof@plt+0x32b4>
  404704:	cbz	w25, 404750 <feof@plt+0x3350>
  404708:	ldur	w8, [x29, #-12]
  40470c:	cbnz	w8, 404940 <feof@plt+0x3540>
  404710:	ldur	x20, [x29, #-8]
  404714:	ldur	w21, [x29, #-44]
  404718:	mov	x0, x20
  40471c:	bl	401180 <strlen@plt>
  404720:	add	x8, x20, x0
  404724:	add	w9, w21, #0x1
  404728:	str	x8, [x19, #32]
  40472c:	str	w9, [x19]
  404730:	mov	w27, #0x3f                  	// #63
  404734:	b	4043f8 <feof@plt+0x2ff8>
  404738:	mov	w25, w24
  40473c:	ldr	x24, [sp, #32]
  404740:	ldur	w9, [x29, #-12]
  404744:	ldur	w10, [x29, #-44]
  404748:	mov	x23, x21
  40474c:	b	404764 <feof@plt+0x3364>
  404750:	ldr	x24, [sp, #32]
  404754:	ldur	w9, [x29, #-12]
  404758:	ldur	w10, [x29, #-44]
  40475c:	ldur	w25, [x29, #-32]
  404760:	cbz	x23, 404784 <feof@plt+0x3384>
  404764:	ldr	w8, [x23, #8]
  404768:	cbz	w22, 4047f0 <feof@plt+0x33f0>
  40476c:	cbz	w8, 40489c <feof@plt+0x349c>
  404770:	ldr	x22, [sp, #40]
  404774:	ldur	x21, [x29, #-8]
  404778:	add	x8, x28, #0x1
  40477c:	str	x8, [x19, #16]
  404780:	b	40481c <feof@plt+0x341c>
  404784:	ldr	x8, [sp, #40]
  404788:	mov	w27, #0x57                  	// #87
  40478c:	str	xzr, [x8]
  404790:	b	4043f8 <feof@plt+0x2ff8>
  404794:	ldr	w8, [x19, #44]
  404798:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  40479c:	ldr	x0, [x9, #640]
  4047a0:	ldr	x2, [x20]
  4047a4:	adrp	x9, 405000 <_ZdlPvm@@Base+0x310>
  4047a8:	adrp	x10, 405000 <_ZdlPvm@@Base+0x310>
  4047ac:	add	x9, x9, #0x2e2
  4047b0:	add	x10, x10, #0x2fc
  4047b4:	cmp	w8, #0x0
  4047b8:	csel	x1, x10, x9, eq  // eq = none
  4047bc:	mov	w3, w27
  4047c0:	bl	401190 <fprintf@plt>
  4047c4:	b	404568 <feof@plt+0x3168>
  4047c8:	ldr	w8, [sp, #52]
  4047cc:	cmp	w23, w8
  4047d0:	b.ne	4048e8 <feof@plt+0x34e8>  // b.any
  4047d4:	cbnz	w26, 404a20 <feof@plt+0x3620>
  4047d8:	str	w27, [x19, #8]
  4047dc:	ldrb	w8, [x24]
  4047e0:	mov	w9, #0x3f                  	// #63
  4047e4:	cmp	w8, #0x3a
  4047e8:	csel	w27, w8, w9, eq  // eq = none
  4047ec:	b	404610 <feof@plt+0x3210>
  4047f0:	ldr	x22, [sp, #40]
  4047f4:	ldur	x21, [x29, #-8]
  4047f8:	cmp	w8, #0x1
  4047fc:	b.ne	40481c <feof@plt+0x341c>  // b.any
  404800:	ldr	w8, [sp, #52]
  404804:	cmp	w10, w8
  404808:	b.ge	404918 <feof@plt+0x3518>  // b.tcont
  40480c:	add	w8, w10, #0x1
  404810:	str	w8, [x19]
  404814:	ldr	x8, [x20, w10, sxtw #3]
  404818:	b	40477c <feof@plt+0x337c>
  40481c:	mov	x0, x21
  404820:	bl	401180 <strlen@plt>
  404824:	add	x8, x21, x0
  404828:	str	x8, [x22]
  40482c:	ldur	x8, [x29, #-24]
  404830:	cbz	x8, 404838 <feof@plt+0x3438>
  404834:	str	w25, [x8]
  404838:	ldr	x8, [x23, #16]
  40483c:	ldr	w27, [x23, #24]
  404840:	cbz	x8, 4043f8 <feof@plt+0x2ff8>
  404844:	str	w27, [x8]
  404848:	mov	w27, wzr
  40484c:	b	4043f8 <feof@plt+0x2ff8>
  404850:	ldur	w8, [x29, #-12]
  404854:	cbnz	w8, 4049d4 <feof@plt+0x35d4>
  404858:	mov	x0, x25
  40485c:	bl	401180 <strlen@plt>
  404860:	add	x8, x25, x0
  404864:	str	x8, [x19, #32]
  404868:	ldr	w8, [x28, #24]
  40486c:	str	w8, [x19, #8]
  404870:	b	40492c <feof@plt+0x352c>
  404874:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  404878:	ldr	x0, [x8, #640]
  40487c:	ldr	x2, [x20]
  404880:	cmp	w9, #0x2d
  404884:	b.ne	4048fc <feof@plt+0x34fc>  // b.any
  404888:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  40488c:	add	x1, x1, #0x2a2
  404890:	mov	x3, x25
  404894:	bl	401190 <fprintf@plt>
  404898:	b	4044bc <feof@plt+0x30bc>
  40489c:	ldr	x19, [sp, #40]
  4048a0:	cbnz	w9, 4049f8 <feof@plt+0x35f8>
  4048a4:	ldur	x20, [x29, #-8]
  4048a8:	mov	x0, x20
  4048ac:	bl	401180 <strlen@plt>
  4048b0:	add	x8, x20, x0
  4048b4:	str	x8, [x19]
  4048b8:	mov	w27, #0x3f                  	// #63
  4048bc:	b	4043f8 <feof@plt+0x2ff8>
  4048c0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4048c4:	ldr	x0, [x8, #640]
  4048c8:	ldr	x2, [x20]
  4048cc:	ldr	x3, [sp, #56]
  4048d0:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  4048d4:	add	x1, x1, #0x204
  4048d8:	bl	401190 <fprintf@plt>
  4048dc:	ldr	x25, [x19, #32]
  4048e0:	ldr	w23, [x19]
  4048e4:	b	40442c <feof@plt+0x302c>
  4048e8:	add	w8, w23, #0x1
  4048ec:	str	w8, [x19]
  4048f0:	ldr	x8, [x20, w23, sxtw #3]
  4048f4:	str	x8, [x19, #16]
  4048f8:	b	404610 <feof@plt+0x3210>
  4048fc:	ldr	x8, [sp, #56]
  404900:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404904:	add	x1, x1, #0x2c2
  404908:	mov	x4, x25
  40490c:	ldrb	w3, [x8]
  404910:	bl	401190 <fprintf@plt>
  404914:	b	4044bc <feof@plt+0x30bc>
  404918:	cbnz	w9, 404a40 <feof@plt+0x3640>
  40491c:	mov	x0, x21
  404920:	bl	401180 <strlen@plt>
  404924:	add	x8, x21, x0
  404928:	str	x8, [x22]
  40492c:	ldrb	w8, [x24]
  404930:	mov	w9, #0x3f                  	// #63
  404934:	cmp	w8, #0x3a
  404938:	csel	w27, w8, w9, eq  // eq = none
  40493c:	b	4043f8 <feof@plt+0x2ff8>
  404940:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  404944:	ldr	x0, [x8, #640]
  404948:	ldur	w8, [x29, #-44]
  40494c:	ldr	x2, [x20]
  404950:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404954:	add	x1, x1, #0x33d
  404958:	ldr	x3, [x20, w8, sxtw #3]
  40495c:	bl	401190 <fprintf@plt>
  404960:	ldr	x20, [x19, #32]
  404964:	ldr	w21, [x19]
  404968:	b	404718 <feof@plt+0x3318>
  40496c:	ldr	x10, [sp, #56]
  404970:	adrp	x9, 416000 <_ZdlPvm@@Base+0x11310>
  404974:	ldr	x0, [x9, #640]
  404978:	ldr	x2, [x20]
  40497c:	ldrb	w8, [x10, #1]
  404980:	cmp	w8, #0x2d
  404984:	b.ne	4049bc <feof@plt+0x35bc>  // b.any
  404988:	ldr	x3, [x28]
  40498c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404990:	add	x1, x1, #0x222
  404994:	bl	401190 <fprintf@plt>
  404998:	b	404620 <feof@plt+0x3220>
  40499c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4049a0:	ldr	x0, [x8, #640]
  4049a4:	ldr	x2, [x20]
  4049a8:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  4049ac:	add	x1, x1, #0x316
  4049b0:	mov	w3, w27
  4049b4:	bl	401190 <fprintf@plt>
  4049b8:	b	4045a8 <feof@plt+0x31a8>
  4049bc:	ldrb	w3, [x10]
  4049c0:	ldr	x4, [x28]
  4049c4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  4049c8:	add	x1, x1, #0x24f
  4049cc:	bl	401190 <fprintf@plt>
  4049d0:	b	404620 <feof@plt+0x3220>
  4049d4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4049d8:	ldr	x0, [x8, #640]
  4049dc:	ldr	x2, [x20]
  4049e0:	ldr	x3, [sp, #56]
  4049e4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  4049e8:	add	x1, x1, #0x27c
  4049ec:	bl	401190 <fprintf@plt>
  4049f0:	ldr	x25, [x22]
  4049f4:	b	404858 <feof@plt+0x3458>
  4049f8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  4049fc:	ldr	x2, [x20]
  404a00:	ldr	x0, [x8, #640]
  404a04:	ldr	x3, [x23]
  404a08:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404a0c:	add	x1, x1, #0x35e
  404a10:	bl	401190 <fprintf@plt>
  404a14:	ldr	x8, [x19]
  404a18:	stur	x8, [x29, #-8]
  404a1c:	b	4048a4 <feof@plt+0x34a4>
  404a20:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  404a24:	ldr	x0, [x8, #640]
  404a28:	ldr	x2, [x20]
  404a2c:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404a30:	add	x1, x1, #0x316
  404a34:	mov	w3, w27
  404a38:	bl	401190 <fprintf@plt>
  404a3c:	b	4047d8 <feof@plt+0x33d8>
  404a40:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  404a44:	add	x9, x20, w10, sxtw #3
  404a48:	ldr	x2, [x20]
  404a4c:	ldr	x0, [x8, #640]
  404a50:	ldur	x3, [x9, #-8]
  404a54:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404a58:	add	x1, x1, #0x27c
  404a5c:	bl	401190 <fprintf@plt>
  404a60:	ldr	x21, [x22]
  404a64:	b	40491c <feof@plt+0x351c>
  404a68:	stp	x29, x30, [sp, #-32]!
  404a6c:	stp	x20, x19, [sp, #16]
  404a70:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11310>
  404a74:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  404a78:	ldr	w9, [x20, #592]
  404a7c:	ldr	w8, [x8, #596]
  404a80:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11310>
  404a84:	add	x19, x19, #0xdb0
  404a88:	mov	x7, x19
  404a8c:	mov	x29, sp
  404a90:	stp	w9, w8, [x19]
  404a94:	bl	403d00 <feof@plt+0x2900>
  404a98:	ldr	w8, [x19]
  404a9c:	ldr	x9, [x19, #16]
  404aa0:	ldr	w11, [x19, #8]
  404aa4:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11310>
  404aa8:	str	w8, [x20, #592]
  404aac:	ldp	x20, x19, [sp, #16]
  404ab0:	adrp	x12, 416000 <_ZdlPvm@@Base+0x11310>
  404ab4:	str	x9, [x10, #3616]
  404ab8:	str	w11, [x12, #600]
  404abc:	ldp	x29, x30, [sp], #32
  404ac0:	ret
  404ac4:	stp	x29, x30, [sp, #-32]!
  404ac8:	stp	x20, x19, [sp, #16]
  404acc:	adrp	x20, 416000 <_ZdlPvm@@Base+0x11310>
  404ad0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  404ad4:	ldr	w9, [x20, #592]
  404ad8:	ldr	w8, [x8, #596]
  404adc:	adrp	x19, 416000 <_ZdlPvm@@Base+0x11310>
  404ae0:	add	x19, x19, #0xdb0
  404ae4:	mov	w6, #0x1                   	// #1
  404ae8:	mov	x3, xzr
  404aec:	mov	x4, xzr
  404af0:	mov	w5, wzr
  404af4:	mov	x7, x19
  404af8:	mov	x29, sp
  404afc:	stp	w9, w8, [x19]
  404b00:	bl	403d00 <feof@plt+0x2900>
  404b04:	ldr	w8, [x19]
  404b08:	ldr	x9, [x19, #16]
  404b0c:	ldr	w11, [x19, #8]
  404b10:	adrp	x10, 416000 <_ZdlPvm@@Base+0x11310>
  404b14:	str	w8, [x20, #592]
  404b18:	ldp	x20, x19, [sp, #16]
  404b1c:	adrp	x12, 416000 <_ZdlPvm@@Base+0x11310>
  404b20:	str	x9, [x10, #3616]
  404b24:	str	w11, [x12, #600]
  404b28:	ldp	x29, x30, [sp], #32
  404b2c:	ret
  404b30:	mov	w5, wzr
  404b34:	mov	w6, wzr
  404b38:	b	404a68 <feof@plt+0x3668>
  404b3c:	mov	x7, x5
  404b40:	mov	w5, wzr
  404b44:	mov	w6, wzr
  404b48:	b	403d00 <feof@plt+0x2900>
  404b4c:	mov	w5, #0x1                   	// #1
  404b50:	mov	w6, wzr
  404b54:	b	404a68 <feof@plt+0x3668>
  404b58:	mov	x7, x5
  404b5c:	mov	w5, #0x1                   	// #1
  404b60:	mov	w6, wzr
  404b64:	b	403d00 <feof@plt+0x2900>
  404b68:	mov	w8, w0
  404b6c:	tbnz	w0, #31, 404bb4 <feof@plt+0x37b4>
  404b70:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11310>
  404b74:	mov	w9, #0x6667                	// #26215
  404b78:	add	x0, x0, #0xdfc
  404b7c:	movk	w9, #0x6666, lsl #16
  404b80:	mov	w10, #0xa                   	// #10
  404b84:	smull	x11, w8, w9
  404b88:	lsr	x13, x11, #63
  404b8c:	asr	x11, x11, #34
  404b90:	add	w11, w11, w13
  404b94:	add	w12, w8, #0x9
  404b98:	msub	w8, w11, w10, w8
  404b9c:	add	w8, w8, #0x30
  404ba0:	cmp	w12, #0x12
  404ba4:	strb	w8, [x0, #-1]!
  404ba8:	mov	w8, w11
  404bac:	b.hi	404b84 <feof@plt+0x3784>  // b.pmore
  404bb0:	ret
  404bb4:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11310>
  404bb8:	mov	w9, #0x6667                	// #26215
  404bbc:	add	x0, x0, #0xdfb
  404bc0:	movk	w9, #0x6666, lsl #16
  404bc4:	mov	w10, #0xa                   	// #10
  404bc8:	smull	x11, w8, w9
  404bcc:	lsr	x13, x11, #63
  404bd0:	asr	x11, x11, #34
  404bd4:	neg	w12, w8
  404bd8:	add	w11, w11, w13
  404bdc:	madd	w12, w11, w10, w12
  404be0:	add	w8, w8, #0x9
  404be4:	add	w12, w12, #0x30
  404be8:	cmp	w8, #0x12
  404bec:	strb	w12, [x0], #-1
  404bf0:	mov	w8, w11
  404bf4:	b.hi	404bc8 <feof@plt+0x37c8>  // b.pmore
  404bf8:	mov	w8, #0x2d                  	// #45
  404bfc:	strb	w8, [x0]
  404c00:	ret
  404c04:	mov	w8, w0
  404c08:	adrp	x0, 416000 <_ZdlPvm@@Base+0x11310>
  404c0c:	mov	w9, #0xcccd                	// #52429
  404c10:	add	x0, x0, #0xe11
  404c14:	movk	w9, #0xcccc, lsl #16
  404c18:	mov	w10, #0xa                   	// #10
  404c1c:	umull	x11, w8, w9
  404c20:	lsr	x11, x11, #35
  404c24:	msub	w12, w11, w10, w8
  404c28:	orr	w12, w12, #0x30
  404c2c:	cmp	w8, #0x9
  404c30:	strb	w12, [x0, #-1]!
  404c34:	mov	w8, w11
  404c38:	b.hi	404c1c <feof@plt+0x381c>  // b.pmore
  404c3c:	ret

0000000000404c40 <_Znwm@@Base>:
  404c40:	stp	x29, x30, [sp, #-32]!
  404c44:	str	x19, [sp, #16]
  404c48:	mov	x29, sp
  404c4c:	and	x8, x0, #0xffffffff
  404c50:	cmp	x0, #0x0
  404c54:	csinc	x0, x8, xzr, ne  // ne = any
  404c58:	bl	401350 <malloc@plt>
  404c5c:	cbz	x0, 404c6c <_Znwm@@Base+0x2c>
  404c60:	ldr	x19, [sp, #16]
  404c64:	ldp	x29, x30, [sp], #32
  404c68:	ret
  404c6c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x11310>
  404c70:	ldr	x19, [x8, #3608]
  404c74:	cbz	x19, 404ca4 <_Znwm@@Base+0x64>
  404c78:	mov	x0, x19
  404c7c:	bl	401180 <strlen@plt>
  404c80:	mov	x2, x0
  404c84:	mov	w0, #0x2                   	// #2
  404c88:	mov	x1, x19
  404c8c:	bl	401340 <write@plt>
  404c90:	adrp	x1, 405000 <_ZdlPvm@@Base+0x310>
  404c94:	add	x1, x1, #0x15f
  404c98:	mov	w0, #0x2                   	// #2
  404c9c:	mov	w2, #0x2                   	// #2
  404ca0:	bl	401340 <write@plt>
  404ca4:	adrp	x0, 405000 <_ZdlPvm@@Base+0x310>
  404ca8:	add	x0, x0, #0x39c
  404cac:	bl	404cb8 <_Znwm@@Base+0x78>
  404cb0:	mov	w0, #0xffffffff            	// #-1
  404cb4:	bl	401210 <_exit@plt>
  404cb8:	stp	x29, x30, [sp, #-32]!
  404cbc:	str	x19, [sp, #16]
  404cc0:	mov	x29, sp
  404cc4:	mov	x19, x0
  404cc8:	bl	401180 <strlen@plt>
  404ccc:	mov	x1, x19
  404cd0:	ldr	x19, [sp, #16]
  404cd4:	mov	x2, x0
  404cd8:	mov	w0, #0x2                   	// #2
  404cdc:	ldp	x29, x30, [sp], #32
  404ce0:	b	401340 <write@plt>

0000000000404ce4 <_ZdlPv@@Base>:
  404ce4:	cbz	x0, 404cec <_ZdlPv@@Base+0x8>
  404ce8:	b	4011d0 <free@plt>
  404cec:	ret

0000000000404cf0 <_ZdlPvm@@Base>:
  404cf0:	cbz	x0, 404cf8 <_ZdlPvm@@Base+0x8>
  404cf4:	b	4011d0 <free@plt>
  404cf8:	ret
  404cfc:	cbz	x0, 404d2c <_ZdlPvm@@Base+0x3c>
  404d00:	stp	x29, x30, [sp, #-32]!
  404d04:	str	x19, [sp, #16]
  404d08:	mov	x29, sp
  404d0c:	mov	x19, x0
  404d10:	bl	401180 <strlen@plt>
  404d14:	add	x0, x0, #0x1
  404d18:	bl	401350 <malloc@plt>
  404d1c:	mov	x1, x19
  404d20:	bl	401240 <strcpy@plt>
  404d24:	ldr	x19, [sp, #16]
  404d28:	ldp	x29, x30, [sp], #32
  404d2c:	ret
  404d30:	stp	x29, x30, [sp, #-64]!
  404d34:	mov	x29, sp
  404d38:	stp	x19, x20, [sp, #16]
  404d3c:	adrp	x20, 415000 <_ZdlPvm@@Base+0x10310>
  404d40:	add	x20, x20, #0xdc0
  404d44:	stp	x21, x22, [sp, #32]
  404d48:	adrp	x21, 415000 <_ZdlPvm@@Base+0x10310>
  404d4c:	add	x21, x21, #0xda8
  404d50:	sub	x20, x20, x21
  404d54:	mov	w22, w0
  404d58:	stp	x23, x24, [sp, #48]
  404d5c:	mov	x23, x1
  404d60:	mov	x24, x2
  404d64:	bl	4010f0 <_Znam@plt-0x40>
  404d68:	cmp	xzr, x20, asr #3
  404d6c:	b.eq	404d98 <_ZdlPvm@@Base+0xa8>  // b.none
  404d70:	asr	x20, x20, #3
  404d74:	mov	x19, #0x0                   	// #0
  404d78:	ldr	x3, [x21, x19, lsl #3]
  404d7c:	mov	x2, x24
  404d80:	add	x19, x19, #0x1
  404d84:	mov	x1, x23
  404d88:	mov	w0, w22
  404d8c:	blr	x3
  404d90:	cmp	x20, x19
  404d94:	b.ne	404d78 <_ZdlPvm@@Base+0x88>  // b.any
  404d98:	ldp	x19, x20, [sp, #16]
  404d9c:	ldp	x21, x22, [sp, #32]
  404da0:	ldp	x23, x24, [sp, #48]
  404da4:	ldp	x29, x30, [sp], #64
  404da8:	ret
  404dac:	nop
  404db0:	ret

Disassembly of section .fini:

0000000000404db4 <.fini>:
  404db4:	stp	x29, x30, [sp, #-16]!
  404db8:	mov	x29, sp
  404dbc:	ldp	x29, x30, [sp], #16
  404dc0:	ret
