{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@106:136@HdlStmProcess", "  STATE_SYNCHRONIZED: status_state <= STATUS_STATE_SYNCHRONIZED;\n  default: status_state <= STATUS_STATE_RESET;\n  endcase\nend\n\nalways @(posedge clk) begin\n  case (state)\n  STATE_RESET: begin\n    cgs_rst <= {NUM_LANES{1'b1}};\n    ifs_rst <= {NUM_LANES{1'b1}};\n    sync_n <= {NUM_LINKS{1'b1}};\n    latency_monitor_reset <= 1'b1;\n  end\n  STATE_CGS: begin\n    sync_n <= {NUM_LINKS{1'b0}} ^ cfg_links_disable;\n    cgs_rst <= cfg_lanes_disable;\n  end\n  STATE_SYNCHRONIZED: begin\n    if (lmfc_edge == 1'b1) begin\n      sync_n <= {NUM_LINKS{1'b1}};\n      ifs_rst <= cfg_lanes_disable;\n      latency_monitor_reset <= 1'b0;\n    end\n  end\n  endcase\nend\n\nalways @(posedge clk) begin\n  case (state)\n  STATE_DEGLITCH: begin\n    if (deglitch_counter != 'h00) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[120, "    sync_n <= {NUM_LINKS{1'b0}} ^ cfg_links_disable;\n"]], "Add": [[120, "    sync_n <= cfg_links_disable;\n"]]}}