Topic,Top Terms
Telecommunications,thermal runtime efficient modeling microprocessors online monitoring simulation integration via parallel planning reordering models caches high through partitioning survey phase
Social Issues and Practice,applications multiprocessor real-time computation optimization soc energy system-on-chip system-level implications monitoring coverage high application-specific communication constraints satisfiability cores resource-constrained concurrent
Machine Learning-2,exploration on-chip synthesis automatic communication space evaluation reuse network-on-chip applications microprocessor application-specific functional formal parallel placement survey monitoring customization system-level
Telecommunications-1,instruction synthesis set codesign encoding hardware/software formal efficient reducing specifications environment vlsi from pipelined hardware-software partitioning custom placement high parallel
Social Issues and Practice-2,code using simultaneous checking equivalence models ilp dual formal behavioral compression phase systemc loops allocation access clustering pipelining leakage input
Image Processing,using rectilinear cell effective blocks path compaction block floorplans vlsi designs placement applications steiner compiler gating optimizing cmos congestion large
Telecommunications-2,low-power processor system-level network processing sensor wireless node platform networks flow heuristic gating ilp implementation transformation construction improved synthesis application-specific
Telecommunications-3,synthesis high-level optimization resource binding behavioral scheduling during application problem distributed simultaneous timing sharing models trade-offs sizing customization gating crosstalk
Telecommunications-4,area fpga structural designs global decomposition pipelining modules loops switch hybrid constraint floorplan microprocessor specification optimizing coverage high fast sequences
Telecommunications-5,using functional testing process machine bus state finite approaches random retargetable reducing module network-on-chip faults language leakage accurate fault transition
Telecommunications-6,clock tree constraints high-performance skew router buffer insertion steiner construction temporal custom cores input gating integrated new floorplan structures application
Image Processing-4,architecture networks allocation synthesis architectural exploration trade-offs editorial datapath programmable chip language method high-performance monitoring arrays dual parallel static tools
Telecommunications-7,logic sequential based using combinational via symbolic arrays programs optimization implications faults boolean concurrent exploiting through probabilistic emulation reordering parallel
Image Processing-6,optimization timing under linear constraint variations exploiting hybrid framework sizing crosstalk access wire random leakage sequences static input routability compilation
Image Processing-7,dynamic management control detection error voltage scheme designs optimization level buffer technique rate optimal online stochastic path system-on-chip emulation cmos
Image Processing-8,minimization optimal mapping technology method selection lut-based fpga clock decomposition based sequential custom access parallel construction layout cmos application reordering
Soft Computing-6,assignment floorplanning voltage multiple memories large soc effects planning sharing integration optimizing integrated temporal routability implementation microprocessor transformation floorplan effective
Telecommunications-8,register framework hierarchical size technique level incremental transformations fault coverage from sizing parallel crosstalk mpsoc transition input systemc specification tools
Social Issues and Practice-12,data performance estimation cache storage applications optimized improved reuse processor structures technique cores compression modeling level rate instruction incremental high
Image Processing-10,adaptive hardware special introduction editorial section validation platforms computing issue management methodologies chip tools parallel programming concurrent systemc boolean satisfiability
Telecommunications-9,placement modeling high-level vlsi digital signal formal switch hardware validation specification processing clustering parallel accurate survey programmable applications congestion chain
Telecommunications-10,methodology energy low heterogeneous reliability vliw optimizations compiler constraints application parallel yield models through minimization probabilistic implementation concurrent compression optimizing
Social Issues and Practice-14,fast analog simulation faults designs testing compact modeling yield over heuristic parallel module compilation synchronous retargetable leakage using new method
Social Issues and Practice-15,synthesis multiple interconnect energy-efficient physical designs dynamic fpga retiming using datapath high-performance framework wire congestion customization buffer crosstalk over sizing
Bioinformatics-15,efficient partitioning scheduling fpgas synchronous pipelined graphs dataflow resource-constrained stochastic parallel phase problem partial channel caches routability implementation planning fault
Telecommunications-11,system virtual rtl acm flow machines datapaths controllers todaes automation fault parallel properties energy-efficient integrated management cmos caches programming concurrent
