//! Step2 scaffold: cache key/meta wiring boundary target.
