# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/2025.1.1/Vivado/data/rsb/busdef" \
"../../../../encoder0x1.srcs/sources_1/enc_dec_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
