aeMB_fetch
aeMB_aslu
aeMB_control
aeMB_core
aeMB_regfile
aeMB_decode
aeMB_core/wire_rIWBSTB
aeMB_core/inst_fetch
aeMB_control/input_rIWBSTB
aeMB_control/input_iwb_ack_i
aeMB_control/input_dwb_ack_i
aeMB_control/always_3
aeMB_control/reg_rNXT
aeMB_decode/reg_rDWBSTB
aeMB_control/wire_prun
aeMB_control/assign_1_prun
aeMB_control/always_7/if_1/block_1/stmt_1
aeMB_control/always_7/if_1/block_1
aeMB_control/always_7
aeMB_control/always_7/if_1
aeMB_control/assign_9_prst
aeMB_core/input_sys_rst_i
aeMB_control/input_sys_rst_i
aeMB_control/reg_rRST
aeMB_control/wire_prst
aeMB_fetch/wire_rIWBSTB
aeMB_fetch/assign_4_rIWBSTB
aeMB_decode/input_prun
aeMB_control/input_rDWBSTB
aeMB_core/input_dwb_ack_i
aeMB_core/wire_rDWBSTB
aeMB_regfile/always_5/if_1
aeMB_regfile/always_5
aeMB_regfile/always_5/if_1/block_1/stmt_4
aeMB_regfile/always_5/if_1/block_1
aeMB_core/input_iwb_ack_i
aeMB_decode/always_12/if_1/if_1/block_1/stmt_21
aeMB_core/inst_control
aeMB_aslu/always_9/if_1/block_1
aeMB_aslu/always_9/if_1/block_1/stmt_4
aeMB_aslu/input_prst
aeMB_decode/always_12/if_1/block_1
aeMB_decode/input_prst
aeMB_core/wire_prst
aeMB_decode/always_12/if_1/block_1/stmt_13
aeMB_aslu/always_9/if_1
aeMB_aslu/always_9/if_1/if_1
aeMB_aslu/always_9
aeMB_regfile/always_5/if_1/if_1/block_1
aeMB_regfile/always_1
aeMB_regfile/always_1/block_1
aeMB_aslu/input_rSIMM
aeMB_control/wire_fXCE
aeMB_aslu/wire_wOPB
aeMB_control/wire_fINT
aeMB_control/assign_5_fINT
aeMB_regfile/always_5/if_1/if_1
aeMB_decode/reg_xRWE
aeMB_regfile/assign_1_fWE
aeMB_core/wire_rRWE
aeMB_decode/always_10/if_1/block_1/case_1/stmt_3
aeMB_regfile/always_5/if_1/if_1/block_1/stmt_3
aeMB_core/wire_rRD
aeMB_regfile/always_1/block_1/case_1/stmt_2
aeMB_regfile/always_1/block_1/case_1
aeMB_regfile/reg_xRD_
aeMB_regfile/input_rRD
aeMB_decode/always_12/if_1/block_1/stmt_3
aeMB_decode/assign_27_fLD
aeMB_decode/wire_fLD
aeMB_decode/always_5/if_1/block_2/stmt_1
aeMB_decode/always_12/if_1/if_1/block_1/stmt_14
aeMB_regfile/input_prst
aeMB_aslu/reg_rRESULT
aeMB_aslu/wire_wADD
aeMB_aslu/always_1
aeMB_aslu/assign_13
aeMB_decode/always_9/if_1/block_2/stmt_1
aeMB_regfile/wire_wDDAT
aeMB_decode/always_9/if_1/block_1/case_1/stmt_1
aeMB_decode/wire_fBCC
aeMB_control/assign_6_fXCE
aeMB_control/reg_xRUN
aeMB_decode/always_3/if_1/block_1
aeMB_decode/always_10/if_1/block_1/case_1
aeMB_core/wire_rREGA
aeMB_core/inst_regfile
aeMB_decode/reg_rBRA
aeMB_decode/reg_xBRA
aeMB_decode/always_1/if_1/block_1/stmt_3
aeMB_decode/reg_xMXBRA
aeMB_regfile/input_rRWE
aeMB_decode/always_9/if_1/block_2/stmt_2
aeMB_decode/assign_28_fST
aeMB_decode/assign_6_wIMM
aeMB_control/always_4/if_1/if_1
aeMB_decode/always_11
aeMB_decode/reg_rMXLDST
aeMB_decode/reg_xDLY
aeMB_decode/reg_rDLY
aeMB_decode/always_3/if_1/block_1/stmt_1
aeMB_control/wire_drun
aeMB_core/wire_drun
aeMB_decode/always_6
aeMB_aslu/input_rMXSRC
aeMB_control/always_2/if_1/if_1
aeMB_control/assign_7
aeMB_regfile/input_prun
aeMB_aslu/assign_1_wOPA
aeMB_regfile/wire_wDWE
aeMB_aslu/reg_rRES_A
aeMB_aslu/always_1/case_1
aeMB_decode/always_12/if_1/if_1/block_1/stmt_5
aeMB_core/wire_rRESULT
aeMB_decode/always_11/if_1
aeMB_decode/always_12/if_1/if_1/block_1/stmt_6
aeMB_decode/wire_wIMM
aeMB_control/always_4/if_1/if_1/if_1
aeMB_decode/input_drun
aeMB_control/always_2/if_1/if_1/block_1
aeMB_core/wire_dwb_adr_o
aeMB_aslu/wire_wOPA
aeMB_aslu/assign_25_dwb_adr_o
aeMB_decode/wire_fBRU
aeMB_decode/assign_29_fBCC
aeMB_decode/reg_xMXLDST
aeMB_decode/reg_xDWBSTB
aeMB_regfile/reg_rRD_
aeMB_control/always_6
aeMB_decode/always_6/block_1
aeMB_aslu/input_rMXTGT
aeMB_decode/reg_rMXSRC
aeMB_aslu/always_9/if_1/if_1/block_1
aeMB_decode/always_12/if_1/if_1
aeMB_core/wire_rSIMM
aeMB_control/always_2/if_1/if_1/block_1/stmt_1
aeMB_core/wire_prun
aeMB_decode/always_12/if_1/if_1/block_1
aeMB_control/always_7/if_1/block_2
aeMB_control/always_7/if_1/block_2/stmt_1
aeMB_decode/always_5/if_1/block_1
aeMB_decode/always_11/if_1/block_2/stmt_1
aeMB_decode/always_7/block_1
aeMB_decode/wire_wRD
aeMB_decode/always_1/if_1/block_1
aeMB_regfile/input_rRA
aeMB_aslu/wire_dwb_adr_o
aeMB_decode/always_2/block_1/stmt_1
aeMB_control/always_4
aeMB_decode/wire_fXCE
aeMB_decode/assign_44_fXCE
aeMB_regfile/wire_fWE
aeMB_decode/always_10
aeMB_decode/always_12/if_1/if_1/block_1/stmt_20
aeMB_control/always_2
aeMB_control/reg_rFSM
aeMB_decode/always_9/if_1
aeMB_decode/always_12/if_1/if_1/block_1/stmt_11
aeMB_decode/reg_rRD
aeMB_aslu/always_8/block_1
aeMB_aslu/assign_10_wOPX
aeMB_core/inst_aslu
aeMB_decode/always_7/block_1/stmt_1
aeMB_decode/always_5/if_1/block_1/stmt_1
aeMB_decode/always_12
aeMB_control/always_2/if_1
aeMB_decode/reg_rMXALU
aeMB_decode/always_12/if_1/if_1/block_1/stmt_12
aeMB_decode/assign_34_fRET
aeMB_control/always_4/if_1
aeMB_control/reg_rHWINT
aeMB_decode/wire_fGL7
aeMB_decode/assign_22_fGL7
aeMB_decode/assign_45_wRWE
aeMB_decode/reg_rRWE
aeMB_decode/always_10/if_1
aeMB_regfile/assign_8_wDWE
aeMB_decode/always_9/if_1/block_1
aeMB_decode/always_3
aeMB_core/wire_rRA
aeMB_decode/reg_xRD
aeMB_aslu/always_8/block_1/case_1
aeMB_regfile/wire_rREGA
aeMB_decode/always_9/if_1/block_2
aeMB_decode/always_12/if_1
aeMB_core/inst_decode
aeMB_regfile/input_rRESULT
aeMB_regfile/assign_9_wDDAT
aeMB_decode/wire_wRWE
aeMB_decode/always_10/if_1/block_1
aeMB_decode/reg_xSIMM
aeMB_decode/always_1/if_1/block_1/stmt_2
aeMB_decode/reg_rSIMM
aeMB_decode/reg_xMXALU
aeMB_aslu/input_rMXALU
aeMB_decode/always_5/if_1/block_2
aeMB_decode/assign_4_wRA
aeMB_decode/always_12/if_1/if_1/block_1/stmt_3
aeMB_core/wire_rFSM
aeMB_decode/always_9/if_1/block_1/case_1
aeMB_decode/always_3/if_1
aeMB_decode/reg_rMXBRA
aeMB_aslu/always_8/block_1/case_1/stmt_1
aeMB_aslu/always_1/case_1/stmt_3
aeMB_decode/wire_fRET
aeMB_decode/always_9/if_1/block_1/case_2
aeMB_core/wire_frun
aeMB_decode/assign_2_wOPC
aeMB_decode/always_1/if_1/block_2
aeMB_decode/always_11/if_1/block_1
aeMB_decode/assign_3_wRD
aeMB_decode/input_frun
aeMB_decode/always_12/if_1/if_1/block_1/stmt_17
aeMB_decode/always_12/if_1/if_1/block_1/stmt_7
aeMB_control/always_4/if_1/if_1/if_1/block_1
aeMB_decode/reg_rMXTGT
aeMB_control/always_6/block_1
aeMB_decode/always_3/if_1/block_2
aeMB_control/input_rBRA
aeMB_decode/reg_xMXSRC
aeMB_decode/always_6/block_1/stmt_1
aeMB_decode/wire_wOPC
aeMB_decode/assign_30_fBRU
aeMB_decode/always_12/if_1/if_1/block_1/stmt_18
aeMB_aslu/wire_wOPX
aeMB_control/always_3/case_1
aeMB_control/always_4/if_1/if_1/if_1/block_1/stmt_1
aeMB_decode/always_3/if_1/block_2/stmt_1
aeMB_control/always_6/block_1/stmt_1
aeMB_decode/reg_xMXTGT
aeMB_decode/always_6/block_1/stmt_2
aeMB_control/input_rDLY
aeMB_decode/always_9/if_1/block_1/case_2/stmt_1
aeMB_control/wire_frun
aeMB_core/wire_rBRA
aeMB_aslu/assign_2_wOPB
aeMB_regfile/input_rFSM
aeMB_aslu/input_rREGA
aeMB_decode/input_rFSM
aeMB_decode/always_2
aeMB_control/always_3/case_1/block_1
aeMB_decode/reg_rRA
aeMB_decode/always_5
aeMB_decode/always_9
aeMB_core/wire_rDLY
aeMB_decode/wire_fST
aeMB_core/wire_rMXTGT
aeMB_aslu/always_8
aeMB_aslu/input_prun
aeMB_decode/always_1/if_1/block_2/stmt_5
aeMB_decode/always_11/if_1/block_2
aeMB_decode/always_12/if_1/if_1/block_1/stmt_10
aeMB_aslu/reg_xRESULT
aeMB_control/always_3/case_1/block_1/stmt_1
aeMB_decode/always_2/block_1
aeMB_decode/always_5/if_1
aeMB_aslu/always_9/if_1/if_1/block_1/stmt_1
aeMB_core/wire_rMXALU
aeMB_decode/always_11/if_1/block_1/stmt_1
aeMB_core/wire_rMXSRC
aeMB_decode/wire_wRA
aeMB_decode/always_7
aeMB_decode/reg_xRA
aeMB_control/assign_1_prun/expr_1/expr_1/expr_2
aeMB_control/assign_1_prun/expr_1/expr_1
aeMB_control/assign_1_prun/expr_1
aeMB_control/assign_5_fINT/expr_1
aeMB_control/assign_1_prun/expr_1/expr_1/expr_1
aeMB_decode/always_5/if_1/block_1/stmt_1/expr_1/expr_1
aeMB_decode/always_5/if_1/block_1/stmt_1/expr_1
aeMB_decode/always_2/block_1/stmt_1/expr_1/expr_1/expr_1
aeMB_aslu/always_8/block_1/case_1/cond
aeMB_decode/always_2/block_1/stmt_1/expr_1
aeMB_decode/always_3/if_1/block_1/stmt_1/expr_1/expr_1/expr_1
aeMB_decode/always_3/if_1/block_1/stmt_1/expr_1/expr_1
aeMB_decode/always_3/if_1/block_1/stmt_1/expr_1
aeMB_control/always_7/if_1/cond
aeMB_regfile/assign_9_wDDAT/expr_1/expr_2
aeMB_aslu/always_9/if_1/cond
aeMB_decode/always_12/if_1/if_1/cond
aeMB_control/always_3/case_1/block_1/stmt_1/expr_1
aeMB_control/assign_5_fINT/expr_1/expr_1
aeMB_control/always_6/block_1/stmt_1/expr_1
aeMB_control/always_6/block_1/stmt_1/expr_1/expr_1
aeMB_regfile/always_5/if_1/if_1/cond
aeMB_regfile/always_5/if_1/cond
aeMB_decode/always_9/if_1/block_1/case_1/cond
aeMB_control/assign_7/expr_2
aeMB_control/always_6/block_1/stmt_1/expr_2
aeMB_regfile/always_1/block_1/case_1/cond
aeMB_regfile/assign_9_wDDAT/expr_1
aeMB_regfile/assign_8_wDWE/expr_1/expr_1
aeMB_regfile/assign_8_wDWE/expr_1/expr_1/expr_1
aeMB_regfile/assign_1_fWE/expr_1
aeMB_decode/always_10/if_1/block_1/case_1/cond
aeMB_decode/always_6/block_1/stmt_2/expr_1
aeMB_aslu/assign_2_wOPB/expr_1/expr_2/expr_2/expr_1
aeMB_decode/always_11/if_1/block_1/stmt_1/expr_1
aeMB_decode/always_2/block_1/stmt_1/expr_1/expr_1
aeMB_decode/always_11/if_1/block_1/stmt_1/expr_1/expr_1
aeMB_decode/always_11/if_1/cond
aeMB_decode/always_6/block_1/stmt_1/expr_1/expr_1
aeMB_aslu/always_9/if_1/if_1/cond
aeMB_aslu/assign_2_wOPB/expr_1/expr_2/expr_1
aeMB_aslu/assign_1_wOPA/expr_1/expr_2/expr_2/expr_1
aeMB_aslu/assign_13/expr_1
aeMB_aslu/assign_2_wOPB/expr_1/expr_2/expr_2
aeMB_aslu/assign_2_wOPB/expr_1/expr_2
aeMB_aslu/assign_2_wOPB/expr_1
aeMB_decode/always_6/block_1/stmt_1/expr_1
aeMB_decode/always_12/if_1/cond
aeMB_control/assign_7/expr_1
aeMB_decode/always_6/block_1/stmt_1/expr_1/expr_2
aeMB_regfile/assign_8_wDWE/expr_1
aeMB_regfile/assign_8_wDWE/expr_1/expr_2
aeMB_decode/always_10/if_1/cond
aeMB_decode/always_9/if_1/cond
aeMB_decode/always_6/block_1/stmt_1/expr_1/expr_2/expr_2/expr_1
aeMB_decode/always_6/block_1/stmt_1/expr_1/expr_2/expr_2
aeMB_decode/always_3/if_1/cond
aeMB_decode/always_1/if_1/cond
aeMB_aslu/assign_1_wOPA/expr_1/expr_2/expr_1
aeMB_aslu/assign_1_wOPA/expr_1/expr_2/expr_2
aeMB_aslu/assign_1_wOPA/expr_1
aeMB_aslu/assign_10_wOPX/expr_1
aeMB_aslu/assign_13/expr_1/expr_1
aeMB_aslu/assign_1_wOPA/expr_1/expr_2
