<dec f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='78' type='llvm::X86Subtarget::X86SSEEnum'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='624' u='r' c='_ZNK4llvm12X86Subtarget7hasCMovEv'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='625' u='r' c='_ZNK4llvm12X86Subtarget7hasSSE1Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='626' u='r' c='_ZNK4llvm12X86Subtarget7hasSSE2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='627' u='r' c='_ZNK4llvm12X86Subtarget7hasSSE3Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='628' u='r' c='_ZNK4llvm12X86Subtarget8hasSSSE3Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='629' u='r' c='_ZNK4llvm12X86Subtarget8hasSSE41Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='630' u='r' c='_ZNK4llvm12X86Subtarget8hasSSE42Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='631' u='r' c='_ZNK4llvm12X86Subtarget6hasAVXEv'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='632' u='r' c='_ZNK4llvm12X86Subtarget7hasAVX2Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='633' u='r' c='_ZNK4llvm12X86Subtarget9hasAVX512Ev'/>
<offset>2112</offset>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='77'>/// SSE1, SSE2, SSE3, SSSE3, SSE41, SSE42, or none supported.</doc>
