
Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version E-2011.03_Full64; Runtime version E-2011.03_Full64;  Jan 11 15:16 2013
VCD+ Writer E-2011.03_Full64 Copyright (c) 1991-2011 by Synopsys Inc.
The file '/afs/umich.edu/user/s/c/scottmel/EECS470/Project1/470tut/inter.vpd' was opened successfully.
Time:   0 clock:0 reset:1 taken:0 transition:1 prediction:x
Time:   5 clock:1 reset:1 taken:0 transition:1 prediction:x
Time:   6 clock:1 reset:1 taken:0 transition:1 prediction:0
Time:  10 clock:0 reset:1 taken:0 transition:1 prediction:0
Time:  15 clock:1 reset:1 taken:0 transition:1 prediction:0
Time:  20 clock:0 reset:0 taken:0 transition:1 prediction:0
Time:  25 clock:1 reset:0 taken:0 transition:1 prediction:0
tut_test.v, 1 : module testbench; 
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
tut_mod2.v, 12 : assign loop2 = (taken & loop1) ? 1 : 0;
tut_mod2.v, 11 : assign loop1 = (taken & loop2) ? 0 : 1;
Loading db file '/usr/caen/vcs-2011.03/gui/dve/libraries/syn/generic.sdb'
Loading db file '/usr/caen/vcs-2011.03/gui/dve/libraries/syn/vcs.sdb'
Loading db file '/usr/caen/vcs-2011.03/gui/dve/libraries/syn/vcs.sdb'
Loading db file '/usr/caen/vcs-2011.03/gui/dve/libraries/syn/vcs.sdb'
Loading db file '/usr/caen/vcs-2011.03/gui/dve/libraries/syn/generic.sdb'
ok
           V C S   S i m u l a t i o n   R e p o r t 
Time: 30
CPU Time:     17.730 seconds;       Data structure size:   0.0Mb
Fri Jan 11 15:22:14 2013
Updating preference file: /afs/umich.edu/user/s/c/scottmel/.synopsys_dve_prefs.tcl