###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       456198   # Number of WRITE/WRITEP commands
num_reads_done                 =       746935   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       632824   # Number of read row buffer hits
num_read_cmds                  =       746934   # Number of READ/READP commands
num_writes_done                =       456202   # Number of read requests issued
num_write_row_hits             =       366318   # Number of write row buffer hits
num_act_cmds                   =       205133   # Number of ACT commands
num_pre_cmds                   =       205108   # Number of PRE commands
num_ondemand_pres              =       182887   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9520122   # Cyles of rank active rank.0
rank_active_cycles.1           =      9316678   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       479878   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       683322   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1136427   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11529   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3420   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3279   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4843   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6556   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        12396   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1895   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          564   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          674   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21554   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          196   # Write cmd latency (cycles)
write_latency[20-39]           =         2699   # Write cmd latency (cycles)
write_latency[40-59]           =         3855   # Write cmd latency (cycles)
write_latency[60-79]           =         7545   # Write cmd latency (cycles)
write_latency[80-99]           =        13635   # Write cmd latency (cycles)
write_latency[100-119]         =        17106   # Write cmd latency (cycles)
write_latency[120-139]         =        22235   # Write cmd latency (cycles)
write_latency[140-159]         =        25238   # Write cmd latency (cycles)
write_latency[160-179]         =        27913   # Write cmd latency (cycles)
write_latency[180-199]         =        28189   # Write cmd latency (cycles)
write_latency[200-]            =       307587   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       269103   # Read request latency (cycles)
read_latency[40-59]            =        92248   # Read request latency (cycles)
read_latency[60-79]            =        79306   # Read request latency (cycles)
read_latency[80-99]            =        34200   # Read request latency (cycles)
read_latency[100-119]          =        26050   # Read request latency (cycles)
read_latency[120-139]          =        22170   # Read request latency (cycles)
read_latency[140-159]          =        18388   # Read request latency (cycles)
read_latency[160-179]          =        15083   # Read request latency (cycles)
read_latency[180-199]          =        12995   # Read request latency (cycles)
read_latency[200-]             =       177391   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.27734e+09   # Write energy
read_energy                    =  3.01164e+09   # Read energy
act_energy                     =  5.61244e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.30341e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.27995e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94056e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81361e+09   # Active standby energy rank.1
average_read_latency           =      171.236   # Average read request latency (cycles)
average_interarrival           =      8.31143   # Average request interarrival latency (cycles)
total_energy                   =  1.88674e+10   # Total energy (pJ)
average_power                  =      1886.74   # Average power (mW)
average_bandwidth              =      10.2668   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       446182   # Number of WRITE/WRITEP commands
num_reads_done                 =       735354   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       617128   # Number of read row buffer hits
num_read_cmds                  =       735354   # Number of READ/READP commands
num_writes_done                =       446182   # Number of read requests issued
num_write_row_hits             =       349777   # Number of write row buffer hits
num_act_cmds                   =       215588   # Number of ACT commands
num_pre_cmds                   =       215565   # Number of PRE commands
num_ondemand_pres              =       193296   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9433279   # Cyles of rank active rank.0
rank_active_cycles.1           =      9392791   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       566721   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       607209   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1112553   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13870   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3306   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3187   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4825   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6477   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        12165   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2355   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          551   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          688   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21559   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          164   # Write cmd latency (cycles)
write_latency[20-39]           =         2347   # Write cmd latency (cycles)
write_latency[40-59]           =         3704   # Write cmd latency (cycles)
write_latency[60-79]           =         8146   # Write cmd latency (cycles)
write_latency[80-99]           =        14524   # Write cmd latency (cycles)
write_latency[100-119]         =        19217   # Write cmd latency (cycles)
write_latency[120-139]         =        24839   # Write cmd latency (cycles)
write_latency[140-159]         =        28426   # Write cmd latency (cycles)
write_latency[160-179]         =        30333   # Write cmd latency (cycles)
write_latency[180-199]         =        30192   # Write cmd latency (cycles)
write_latency[200-]            =       284290   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       261550   # Read request latency (cycles)
read_latency[40-59]            =        98236   # Read request latency (cycles)
read_latency[60-79]            =        89348   # Read request latency (cycles)
read_latency[80-99]            =        35543   # Read request latency (cycles)
read_latency[100-119]          =        25922   # Read request latency (cycles)
read_latency[120-139]          =        22126   # Read request latency (cycles)
read_latency[140-159]          =        18346   # Read request latency (cycles)
read_latency[160-179]          =        14765   # Read request latency (cycles)
read_latency[180-199]          =        12762   # Read request latency (cycles)
read_latency[200-]             =       156756   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.22734e+09   # Write energy
read_energy                    =  2.96495e+09   # Read energy
act_energy                     =  5.89849e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.72026e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.9146e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88637e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8611e+09   # Active standby energy rank.1
average_read_latency           =      155.544   # Average read request latency (cycles)
average_interarrival           =      8.46338   # Average request interarrival latency (cycles)
total_energy                   =  1.87977e+10   # Total energy (pJ)
average_power                  =      1879.77   # Average power (mW)
average_bandwidth              =      10.0824   # Average bandwidth
