
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000260                       # Number of seconds simulated
sim_ticks                                   260144500                       # Number of ticks simulated
final_tick                                  260144500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269031                       # Simulator instruction rate (inst/s)
host_op_rate                                   271155                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16582089                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665888                       # Number of bytes of host memory used
host_seconds                                    15.69                       # Real time elapsed on the host
sim_insts                                     4220624                       # Number of instructions simulated
sim_ops                                       4253947                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         115136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             153152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2393                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         136047466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         442584794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4182291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1230086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           1476103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            984068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            984068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1230086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             588718962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    136047466                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4182291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      1476103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       984068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        142689928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        136047466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        442584794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4182291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1230086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          1476103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data           984068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           984068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1230086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            588718962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2393                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2393                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 153152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  153152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     260104500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2393                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    517.460751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   309.108197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.425220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69     23.55%     23.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     17.75%     41.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      9.90%     51.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      3.41%     54.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.39%     57.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.75%     60.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.02%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      2.73%     64.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          104     35.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          293                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15329000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                60197750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6405.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25155.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       588.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    588.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2090                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108693.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1466640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   800250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9991800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             16782480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61890885                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            100033500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              190965555                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            742.460788                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    165949000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      82691000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   695520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8275800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             16782480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             61146180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            100678500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              187957980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.806614                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    167781000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      81685500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  89690                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            87026                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2233                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               87246                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  83554                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.768287                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    986                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  34                       # Number of system calls
system.cpu0.numCycles                          520290                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            167094                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1193731                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      89690                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             84540                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       305749                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4599                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   152614                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1114                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            475147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.582775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.503684                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  298468     62.82%     62.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    3858      0.81%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6142      1.29%     64.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1410      0.30%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    7909      1.66%     66.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1382      0.29%     67.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5367      1.13%     68.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   68810     14.48%     82.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   81801     17.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              475147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.172385                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.294357                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  147643                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               158696                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   154817                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                12038                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1953                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1221                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  356                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1214538                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1350                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1953                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  153314                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   6258                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8581                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   160983                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               144058                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1207819                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    9                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  4575                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 13702                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                122219                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1548536                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              5979129                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1989621                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1481223                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   67313                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               132                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           133                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    70027                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              280496                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              49901                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             2639                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             549                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1195754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                272                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1169135                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1803                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          43189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       156202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            83                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       475147                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.460575                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.803506                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             145235     30.57%     30.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              27215      5.73%     36.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              16965      3.57%     39.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              34938      7.35%     47.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             250794     52.78%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         475147                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5065    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               639234     54.68%     54.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              205054     17.54%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              276295     23.63%     95.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              48549      4.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1169135                       # Type of FU issued
system.cpu0.iq.rate                          2.247083                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       5065                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004332                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2820229                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1239259                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1162939                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1174172                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             127                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        10838                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1952                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          153                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           93                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1953                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   4952                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  588                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1196033                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              237                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               280496                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               49901                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               125                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    27                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  552                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1298                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          645                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1943                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1166312                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               274419                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2823                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      322836                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   82655                       # Number of branches executed
system.cpu0.iew.exec_stores                     48417                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.241658                       # Inst execution rate
system.cpu0.iew.wb_sent                       1163701                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1162967                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   984424                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1667290                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.235228                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.590434                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          43203                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            189                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1887                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       469029                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.457923                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.025128                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       191503     40.83%     40.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       100816     21.49%     62.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        18802      4.01%     66.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         7170      1.53%     67.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        13900      2.96%     70.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        38652      8.24%     79.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        17152      3.66%     82.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         7137      1.52%     84.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        73897     15.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       469029                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1123233                       # Number of instructions committed
system.cpu0.commit.committedOps               1152837                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        317607                       # Number of memory references committed
system.cpu0.commit.loads                       269658                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     81477                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1071941                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 325                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          630377     54.68%     54.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         204850     17.77%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         269658     23.39%     95.84% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         47949      4.16%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1152837                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                73897                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1590911                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2398214                       # The number of ROB writes
system.cpu0.timesIdled                            446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          45143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1123233                       # Number of Instructions Simulated
system.cpu0.committedOps                      1152837                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.463208                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.463208                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.158859                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.158859                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1903157                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1020838                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4314303                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  472106                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 325029                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             4400                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          858.462658                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             267415                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5424                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.302176                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         70726250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   858.462658                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.838342                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.838342                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          825                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           649029                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          649029                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       261130                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         261130                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         6092                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          6092                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       267222                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          267222                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       267227                       # number of overall hits
system.cpu0.dcache.overall_hits::total         267227                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        12760                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12760                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        41704                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41704                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        54464                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         54464                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        54464                       # number of overall misses
system.cpu0.dcache.overall_misses::total        54464                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    137362962                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    137362962                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2067631332                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2067631332                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2204994294                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2204994294                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2204994294                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2204994294                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       273890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       273890                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        47796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        47796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       321686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       321686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       321691                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       321691                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.046588                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046588                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.872542                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.872542                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.169308                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.169308                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.169305                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.169305                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10765.122414                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10765.122414                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 49578.729426                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49578.729426                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 40485.353518                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40485.353518                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 40485.353518                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40485.353518                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          888                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.608696                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3596                       # number of writebacks
system.cpu0.dcache.writebacks::total             3596                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        10823                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10823                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        38171                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        38171                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        48994                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        48994                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        48994                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        48994                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1937                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1937                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3533                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         5470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5470                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         5470                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5470                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     32470270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     32470270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    147189455                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    147189455                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    179659725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    179659725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    179659725                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    179659725                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007072                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007072                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.073918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073918                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.017004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.017004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017004                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16763.175013                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16763.175013                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 41661.323238                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41661.323238                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32844.556673                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32844.556673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32844.556673                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32844.556673                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              257                       # number of replacements
system.cpu0.icache.tags.tagsinuse          335.584432                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             151741                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              650                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           233.447692                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   335.584432                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.655438                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.655438                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           305878                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          305878                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       151741                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         151741                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       151741                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          151741                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       151741                       # number of overall hits
system.cpu0.icache.overall_hits::total         151741                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          873                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          873                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          873                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           873                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          873                       # number of overall misses
system.cpu0.icache.overall_misses::total          873                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     57393735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     57393735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     57393735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     57393735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     57393735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     57393735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       152614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       152614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       152614                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       152614                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       152614                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       152614                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005720                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005720                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005720                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005720                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005720                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005720                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 65743.109966                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65743.109966                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 65743.109966                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65743.109966                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 65743.109966                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65743.109966                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          221                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          221                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          652                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          652                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          652                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          652                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          652                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          652                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     44599515                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     44599515                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     44599515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     44599515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     44599515                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     44599515                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004272                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004272                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004272                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004272                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68404.164110                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68404.164110                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68404.164110                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68404.164110                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68404.164110                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68404.164110                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  78642                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            78399                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1145                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               75410                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  73492                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.456571                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    104                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          292124                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            139957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1069945                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      78642                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             73596                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       149109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2317                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   138054                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  361                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            290232                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.692894                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.763477                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  145882     50.26%     50.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1388      0.48%     50.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      98      0.03%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                      49      0.02%     50.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1053      0.36%     51.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      70      0.02%     51.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      90      0.03%     51.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   67853     23.38%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   73749     25.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              290232                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.269208                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.662640                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  139887                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 5926                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   139249                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 4042                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1127                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 108                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1068532                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1127                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  141271                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1553                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           799                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   141893                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 3588                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1063193                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  2658                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   328                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            1429478                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5242613                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1754951                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              1393328                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   36143                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    10145                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              277103                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3550                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             2165                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              44                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1054821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1043518                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             1443                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          19895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        77108                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       290232                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.595462                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.882593                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               8557      2.95%      2.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               7065      2.43%      5.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               5547      1.91%      7.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              50893     17.54%     24.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             218170     75.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         290232                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1852    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               567803     54.41%     54.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              196612     18.84%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.25% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              275733     26.42%     99.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3370      0.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1043518                       # Type of FU issued
system.cpu1.iq.rate                          3.572175                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1852                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001775                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2380563                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1074762                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1039064                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1045370                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         5920                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          244                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1127                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1550                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1054858                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                2                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               277103                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3550                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                13                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1051                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1121                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1041617                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               274168                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1901                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      277523                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   76138                       # Number of branches executed
system.cpu1.iew.exec_stores                      3355                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.565667                       # Inst execution rate
system.cpu1.iew.wb_sent                       1039673                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1039064                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   897444                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1407467                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.556928                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.637631                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          19895                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1114                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       287554                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.599185                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.029142                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        21484      7.47%      7.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       120266     41.82%     49.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         8174      2.84%     52.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         4551      1.58%     53.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1273      0.44%     54.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        54945     19.11%     73.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         3337      1.16%     74.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3338      1.16%     75.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        70186     24.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       287554                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1033707                       # Number of instructions committed
system.cpu1.commit.committedOps               1034960                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        274489                       # Number of memory references committed
system.cpu1.commit.loads                       271183                       # Number of loads committed
system.cpu1.commit.membars                         14                       # Number of memory barriers committed
system.cpu1.commit.branches                     76074                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   958927                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  28                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          563860     54.48%     54.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         196611     19.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         271183     26.20%     99.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3306      0.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1034960                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                70186                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1272158                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2112391                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      228165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1033707                       # Number of Instructions Simulated
system.cpu1.committedOps                      1034960                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.282598                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.282598                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.538590                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.538590                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1719684                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 944905                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  3941520                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  453709                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 284228                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             2787                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          331.925691                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             268756                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3451                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            77.877717                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   331.925691                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.324146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.324146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          664                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           558097                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          558097                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       267506                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         267506                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1249                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1249                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       268755                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          268755                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       268757                       # number of overall hits
system.cpu1.dcache.overall_hits::total         268757                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         6479                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6479                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2045                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2045                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         8524                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8524                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         8527                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8527                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     31866277                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     31866277                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     28482250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28482250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        21500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        21500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     60348527                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     60348527                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     60348527                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     60348527                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       273985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       273985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         3294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       277279                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       277279                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       277284                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       277284                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023647                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023647                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.620826                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.620826                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030742                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030742                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030752                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030752                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  4918.394351                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4918.394351                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13927.750611                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13927.750611                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         2000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7079.836579                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7079.836579                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7077.345725                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7077.345725                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.395349                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1067                       # number of writebacks
system.cpu1.dcache.writebacks::total             1067                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         3993                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3993                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1024                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1024                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5017                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5017                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2486                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1021                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1021                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3507                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3509                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3509                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      7826605                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      7826605                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     12209250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12209250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        17000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     20035855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     20035855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     20049855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     20049855                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.009073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.009073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.309957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.309957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012648                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012648                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012655                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012655                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3148.272325                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3148.272325                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11958.129285                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11958.129285                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         1250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5713.103792                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5713.103792                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5713.837276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5713.837276                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           24.152350                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             137989                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2653.634615                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    24.152350                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.047173                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.047173                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           276160                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          276160                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       137989                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         137989                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       137989                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          137989                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       137989                       # number of overall hits
system.cpu1.icache.overall_hits::total         137989                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2991974                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2991974                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2991974                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2991974                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2991974                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2991974                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       138054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       138054                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       138054                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       138054                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       138054                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       138054                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000471                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000471                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000471                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000471                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000471                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000471                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 46030.369231                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46030.369231                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 46030.369231                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46030.369231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 46030.369231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46030.369231                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2286517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2286517                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2286517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2286517                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2286517                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2286517                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000377                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000377                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000377                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 43971.480769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43971.480769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 43971.480769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43971.480769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 43971.480769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43971.480769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  78128                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            77829                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1170                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               73467                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  73253                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.708713                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    131                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          291574                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            140161                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1069594                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      78128                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             73384                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       148803                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   2365                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                   138410                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  453                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            290154                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.693532                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.760008                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  145394     50.11%     50.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1684      0.58%     50.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     168      0.06%     50.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                      89      0.03%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1078      0.37%     51.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     146      0.05%     51.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     111      0.04%     51.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   68174     23.50%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   73310     25.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              290154                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.267953                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.668345                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  138838                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 7036                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   138439                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 4688                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1152                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 143                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               1067708                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  123                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1152                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  140155                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                   1912                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           550                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   141793                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 4591                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               1062904                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                  2876                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                  1133                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands            1427287                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              5241160                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1755036                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              1387897                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   39390                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    11742                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              277435                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               3736                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             2143                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              31                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   1054473                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 30                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1041172                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1830                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          22476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        87650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       290154                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.588343                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.899483                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               8790      3.03%      3.03% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               7960      2.74%      5.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               5620      1.94%      7.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              49164     16.94%     24.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             218620     75.35%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         290154                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  1972    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               565534     54.32%     54.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              196612     18.88%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              275601     26.47%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3425      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1041172                       # Type of FU issued
system.cpu2.iq.rate                          3.570867                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       1972                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001894                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2376300                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          1076990                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1036534                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1043144                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         6616                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          450                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          251                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1152                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   1869                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    3                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            1054506                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               277435                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                3736                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                10                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1054                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1148                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1039299                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               274130                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1873                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      277514                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   75460                       # Number of branches executed
system.cpu2.iew.exec_stores                      3384                       # Number of stores executed
system.cpu2.iew.exec_rate                    3.564443                       # Inst execution rate
system.cpu2.iew.wb_sent                       1037184                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1036534                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   897590                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1408916                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      3.554960                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.637078                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          22413                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1140                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       287132                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.594260                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.050719                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        23515      8.19%      8.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       118930     41.42%     49.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         8557      2.98%     52.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         3399      1.18%     53.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1713      0.60%     54.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        52644     18.33%     72.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         3823      1.33%     74.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         3632      1.26%     75.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        70919     24.70%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       287132                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1030794                       # Number of instructions committed
system.cpu2.commit.committedOps               1032027                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        274105                       # Number of memory references committed
system.cpu2.commit.loads                       270819                       # Number of loads committed
system.cpu2.commit.membars                         14                       # Number of memory barriers committed
system.cpu2.commit.branches                     75351                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   956714                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  26                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          561311     54.39%     54.39% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         196611     19.05%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         270819     26.24%     99.68% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3286      0.32%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1032027                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                70919                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1270601                       # The number of ROB reads
system.cpu2.rob.rob_writes                    2111969                       # The number of ROB writes
system.cpu2.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           1420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      228715                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    1030794                       # Number of Instructions Simulated
system.cpu2.committedOps                      1032027                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.282864                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.282864                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              3.535274                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        3.535274                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1716389                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 944127                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  3933942                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  449563                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 281225                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             2766                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          331.229127                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             267697                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3427                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            78.114094                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   331.229127                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.323466                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.323466                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          661                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.645508                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           557744                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          557744                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       266461                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         266461                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         1234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          1234                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data       267695                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          267695                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       267697                       # number of overall hits
system.cpu2.dcache.overall_hits::total         267697                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         7380                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7380                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2046                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2046                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         9426                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9426                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         9429                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9429                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     43031583                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     43031583                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     28555750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     28555750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     71587333                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     71587333                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     71587333                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     71587333                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       273841                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       273841                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         3280                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3280                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       277121                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       277121                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       277126                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       277126                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.026950                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.026950                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.623780                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.623780                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.034014                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034014                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.034024                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034024                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5830.837805                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5830.837805                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 13956.867058                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13956.867058                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7594.667197                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7594.667197                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7592.250822                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7592.250822                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     2.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1161                       # number of writebacks
system.cpu2.dcache.writebacks::total             1161                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         4923                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4923                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1027                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1027                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         5950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5950                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         5950                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5950                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2457                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2457                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1019                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1019                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3478                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3478                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      8711329                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      8711329                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     12149750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12149750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     20861079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     20861079                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     20866079                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     20866079                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.310671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.310671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012543                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012543                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012550                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012550                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3545.514449                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3545.514449                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 11923.209028                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 11923.209028                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  6001.461162                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6001.461162                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5999.447671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5999.447671                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           24.136282                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             138344                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2610.264151                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    24.136282                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.047141                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.047141                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           276873                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          276873                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       138344                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         138344                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       138344                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          138344                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       138344                       # number of overall hits
system.cpu2.icache.overall_hits::total         138344                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           66                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           66                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           66                       # number of overall misses
system.cpu2.icache.overall_misses::total           66                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3010214                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3010214                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3010214                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3010214                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3010214                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3010214                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       138410                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       138410                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       138410                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       138410                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       138410                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       138410                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000477                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000477                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000477                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000477                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000477                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 45609.303030                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45609.303030                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 45609.303030                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45609.303030                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 45609.303030                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45609.303030                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2463524                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2463524                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2463524                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2463524                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2463524                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2463524                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 46481.584906                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46481.584906                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 46481.584906                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46481.584906                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 46481.584906                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46481.584906                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  78548                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            78237                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             1173                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               73644                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  73421                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.697192                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                     98                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          291234                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            139797                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1070450                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      78548                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             73519                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       149125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   2371                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                   138207                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  436                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            290115                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.696917                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.758893                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  145327     50.09%     50.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    1389      0.48%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      90      0.03%     50.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     393      0.14%     50.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1065      0.37%     51.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     406      0.14%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     104      0.04%     51.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   67859     23.39%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   73482     25.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              290115                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.269708                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.675567                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  140295                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 5400                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   138821                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 4443                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  1155                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 148                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               1068687                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  114                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  1155                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  141428                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                   1688                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           583                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   142110                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 3150                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               1063641                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                  2508                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   250                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands            1429460                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              5244708                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1755793                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              1391818                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   37638                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                13                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            13                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     8551                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              277394                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               3679                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             2139                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              32                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   1055185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 30                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  1043210                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1598                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          21092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        80343                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       290115                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.595850                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.874576                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               7991      2.75%      2.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               7625      2.63%      5.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               5199      1.79%      7.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              52013     17.93%     25.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             217287     74.90%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         290115                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  1501    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               567307     54.38%     54.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              196635     18.85%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              275859     26.44%     99.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3409      0.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               1043210                       # Type of FU issued
system.cpu3.iq.rate                          3.582034                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1501                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001439                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2379634                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          1076318                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      1038682                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               1044711                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         6312                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          392                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  1155                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   1681                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            1055218                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               277394                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                3679                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                10                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1053                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           99                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                1152                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              1041518                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               274618                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1692                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      277989                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   75987                       # Number of branches executed
system.cpu3.iew.exec_stores                      3371                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.576224                       # Inst execution rate
system.cpu3.iew.wb_sent                       1039402                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      1038682                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   897198                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1407315                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      3.566486                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.637525                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          21033                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             1143                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       287278                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.599729                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.019103                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        19818      6.90%      6.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       122039     42.48%     49.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         8260      2.88%     52.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         3648      1.27%     53.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1656      0.58%     54.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        55747     19.41%     73.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3125      1.09%     74.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         3369      1.17%     75.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        69616     24.23%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       287278                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1032890                       # Number of instructions committed
system.cpu3.commit.committedOps               1034123                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        274369                       # Number of memory references committed
system.cpu3.commit.loads                       271082                       # Number of loads committed
system.cpu3.commit.membars                         14                       # Number of memory barriers committed
system.cpu3.commit.branches                     75875                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   958286                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  26                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          563143     54.46%     54.46% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         196611     19.01%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.47% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         271082     26.21%     99.68% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3287      0.32%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          1034123                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                69616                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1272766                       # The number of ROB reads
system.cpu3.rob.rob_writes                    2113222                       # The number of ROB writes
system.cpu3.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      229055                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    1032890                       # Number of Instructions Simulated
system.cpu3.committedOps                      1034123                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.281960                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.281960                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              3.546598                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        3.546598                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1719294                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 945071                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  3942060                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  452581                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 281689                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    17                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             2732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          333.797112                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             269486                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3400                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            79.260588                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   333.797112                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.325974                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.325974                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          668                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          486                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           558787                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          558787                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       268246                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         268246                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         1236                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          1236                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data       269482                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          269482                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       269484                       # number of overall hits
system.cpu3.dcache.overall_hits::total         269484                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         6128                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6128                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2044                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2044                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            4                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         8172                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8172                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         8175                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8175                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     30242240                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     30242240                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     28233500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28233500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        16000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        16000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     58475740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     58475740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     58475740                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     58475740                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       274374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       274374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         3280                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3280                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       277654                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       277654                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       277659                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       277659                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022334                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.623171                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.623171                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.029432                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029432                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.029443                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029443                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  4935.091384                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4935.091384                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13812.866928                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13812.866928                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  7155.621635                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  7155.621635                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  7152.995719                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  7152.995719                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          125                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     2.717391                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1046                       # number of writebacks
system.cpu3.dcache.writebacks::total             1046                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         3696                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3696                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1026                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1026                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         4722                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4722                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         4722                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4722                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2432                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2432                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1018                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1018                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3450                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3450                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3452                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3452                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      7696880                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      7696880                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     12022750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12022750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        10000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     19719630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     19719630                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     19724630                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     19724630                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008864                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008864                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.310366                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.310366                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012426                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012426                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012433                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012433                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  3164.835526                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  3164.835526                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 11810.166994                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 11810.166994                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  5715.834783                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  5715.834783                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  5713.971611                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  5713.971611                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           24.203081                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             138135                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2381.637931                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    24.203081                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.047272                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.047272                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           276472                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          276472                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       138135                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         138135                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       138135                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          138135                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       138135                       # number of overall hits
system.cpu3.icache.overall_hits::total         138135                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           72                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           72                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           72                       # number of overall misses
system.cpu3.icache.overall_misses::total           72                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2847209                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2847209                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2847209                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2847209                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2847209                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2847209                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       138207                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       138207                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       138207                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       138207                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       138207                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       138207                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000521                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000521                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000521                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000521                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000521                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000521                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 39544.569444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 39544.569444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 39544.569444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 39544.569444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 39544.569444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 39544.569444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           58                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           58                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           58                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2348527                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2348527                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2348527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2348527                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2348527                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2348527                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000420                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000420                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000420                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000420                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000420                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 40491.844828                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40491.844828                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 40491.844828                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40491.844828                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 40491.844828                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40491.844828                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1111.792000                       # Cycle average of tags in use
system.l2.tags.total_refs                        7486                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1631                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.589822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      538.403522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       458.228592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       103.866951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         7.343937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.014769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.699807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         1.676501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.557923                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.033929                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          465                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1059                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.049774                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    140770                       # Number of tag accesses
system.l2.tags.data_accesses                   140770                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                1787                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  88                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                 196                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  72                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2329                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6870                       # number of Writeback hits
system.l2.Writeback_hits::total                  6870                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1821                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4857                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3608                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 1101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 1208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   37                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1083                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7186                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                3608                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu1.data                1101                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  31                       # number of overall hits
system.l2.overall_hits::cpu2.data                1208                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  37                       # number of overall hits
system.l2.overall_hits::cpu3.data                1083                       # number of overall hits
system.l2.overall_hits::total                    7186                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               560                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   776                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 41                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1687                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                560                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1816                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2463                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               560                       # number of overall misses
system.l2.overall_misses::cpu0.data              1816                       # number of overall misses
system.l2.overall_misses::cpu1.inst                26                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                22                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data                 6                       # number of overall misses
system.l2.overall_misses::total                  2463                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     42973000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11764750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1949500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       170000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2075000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       140250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1892000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       141250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        61105750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       499984                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       499984                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    123009500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       503250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       441750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       340250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     124294750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     42973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    134774250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1949500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       673250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2075000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       582000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        185400500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     42973000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    134774250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1949500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       673250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2075000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       582000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1892000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       481500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       185400500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            1928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              90                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data             198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              74                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                3105                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6870                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6870                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1016                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          1015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6544                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              652                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             5424                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             1107                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             1214                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             1089                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9649                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             652                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            5424                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            1107                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            1214                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            1089                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9649                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.858896                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.073133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.022222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.415094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.010101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.362069                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.027027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.249919                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.803922                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.803922                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.479119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.003933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.003937                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.003941                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.257793                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.858896                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.334808                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.005420                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.415094                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.004942                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.362069                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.005510                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255260                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.858896                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.334808                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.005420                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.415094                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.004942                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.362069                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.005510                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255260                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 76737.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83437.943262                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 74980.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        85000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 94318.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        70125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 90095.238095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        70625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78744.523196                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 12194.731707                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12194.731707                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73438.507463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 125812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 110437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 85062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73677.978660                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 76737.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74214.895374                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 74980.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 112208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 94318.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data        97000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 90095.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data        80250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75274.259034                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 76737.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74214.895374                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 74980.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 112208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 94318.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data        97000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 90095.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data        80250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75274.259034                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 69                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  69                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 69                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          554                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              707                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            41                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1687                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2394                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2394                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     35742750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8771000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1159750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       897500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       295500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        63500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47000000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       731039                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       731039                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    102132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       452750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       391250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       290250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    103266750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     35742750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    110903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1159750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       522750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       897500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       391250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       295500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       353750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    150266750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     35742750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    110903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1159750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       522750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       897500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       391250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       295500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       353750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    150266750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.849693                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.064315                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.326923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.011111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.113208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.068966                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.013514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.227697                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.803922                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.803922                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.479119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.003933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.003937                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.003941                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.257793                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.849693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.331674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.326923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.004517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.113208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.003295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.068966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.004591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.849693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.331674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.326923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.004517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.113208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.003295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.068966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.004591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248109                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 64517.599278                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 70733.870968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 68220.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 149583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        73875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66478.076379                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17830.219512                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17830.219512                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 60974.626866                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 113187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 72562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61213.248370                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 64517.599278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61647.304058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 68220.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       104550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 149583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        73875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        70750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62768.065998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 64517.599278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61647.304058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 68220.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       104550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 149583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 97812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        73875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        70750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62768.065998                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 706                       # Transaction distribution
system.membus.trans_dist::ReadResp                705                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               50                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              41                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1687                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1687                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       153088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  153088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               17                       # Total snoops (count)
system.membus.snoop_fanout::samples              2451                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2451                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2652002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12676209                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              10146                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             10144                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6870                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              60                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             69                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1302                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         5859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         5594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       577280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       139136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       152000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       136640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1057088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7065                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            23636                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  23636    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              23636                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           18689497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1077985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8564770                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83483                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           5311645                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85976                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5254421                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            92973                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          5241370                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
