{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634687810673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634687810674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 20:56:50 2021 " "Processing started: Tue Oct 19 20:56:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634687810674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687810674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tipoR -c tipoR " "Command: quartus_map --read_settings_files=on --write_settings_files=off tipoR -c tipoR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687810674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634687811024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634687811024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817994 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687817994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687817996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817997 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687817997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817999 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687817999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687817999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687818001 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687818001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687818001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tipor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tipor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipoR-arch_name " "Found design unit 1: tipoR-arch_name" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687818003 ""} { "Info" "ISGN_ENTITY_NAME" "1 tipoR " "Found entity 1: tipoR" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687818003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687818003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tipoR " "Elaborating entity \"tipoR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634687818031 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "endReg1 tipoR.vhd(26) " "VHDL Signal Declaration warning at tipoR.vhd(26): used implicit default value for signal \"endReg1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634687818032 "|tipoR"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "endReg2 tipoR.vhd(27) " "VHDL Signal Declaration warning at tipoR.vhd(27): used implicit default value for signal \"endReg2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634687818032 "|tipoR"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "endReg3 tipoR.vhd(28) " "VHDL Signal Declaration warning at tipoR.vhd(28): used implicit default value for signal \"endReg3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634687818032 "|tipoR"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INSTR tipoR.vhd(34) " "VHDL Signal Declaration warning at tipoR.vhd(34): used implicit default value for signal \"INSTR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634687818032 "|tipoR"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagZero tipoR.vhd(35) " "Verilog HDL or VHDL warning at tipoR.vhd(35): object \"flagZero\" assigned a value but never read" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634687818032 "|tipoR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somador " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somador\"" {  } { { "tipoR.vhd" "somador" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634687818033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "tipoR.vhd" "ULA" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634687818034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "tipoR.vhd" "PC" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634687818035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoReg\"" {  } { { "tipoR.vhd" "bancoReg" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634687818036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UCopcode\[0\] GND " "Pin \"UCopcode\[0\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCopcode[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCopcode\[1\] GND " "Pin \"UCopcode\[1\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCopcode[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCopcode\[2\] GND " "Pin \"UCopcode\[2\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCopcode[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCopcode\[3\] GND " "Pin \"UCopcode\[3\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCopcode[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCopcode\[4\] GND " "Pin \"UCopcode\[4\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCopcode[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCopcode\[5\] GND " "Pin \"UCopcode\[5\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCopcode[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCfunct\[0\] GND " "Pin \"UCfunct\[0\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCfunct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCfunct\[1\] GND " "Pin \"UCfunct\[1\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCfunct[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCfunct\[2\] GND " "Pin \"UCfunct\[2\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCfunct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCfunct\[3\] GND " "Pin \"UCfunct\[3\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCfunct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCfunct\[4\] GND " "Pin \"UCfunct\[4\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCfunct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UCfunct\[5\] GND " "Pin \"UCfunct\[5\]\" is stuck at GND" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634687818362 "|tipoR|UCfunct[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634687818362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634687818522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634687818522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HAB " "No output dependent on input pin \"HAB\"" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634687818544 "|tipoR|HAB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operacao\[0\] " "No output dependent on input pin \"operacao\[0\]\"" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634687818544 "|tipoR|operacao[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operacao\[1\] " "No output dependent on input pin \"operacao\[1\]\"" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634687818544 "|tipoR|operacao[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operacao\[2\] " "No output dependent on input pin \"operacao\[2\]\"" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634687818544 "|tipoR|operacao[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "tipoR.vhd" "" { Text "E:/designcomputadoressetup/desComp/tipoR/tipoR.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634687818544 "|tipoR|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634687818544 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634687818544 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634687818544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634687818544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634687818561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 20:56:58 2021 " "Processing ended: Tue Oct 19 20:56:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634687818561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634687818561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634687818561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687818561 ""}
