|riscv_top
p_reset => p_reset.IN4
m_clock => m_clock.IN4
MODE => mode_syn[0].DATAIN
seg_7_0[0] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[1] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[2] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[3] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[4] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[5] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[6] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_0[7] <= seg_7_0.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[0] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[1] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[2] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[3] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[4] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[5] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[6] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_1[7] <= seg_7_1.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[0] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[1] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[2] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[3] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[4] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[5] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[6] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_2[7] <= seg_7_2.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[0] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[1] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[2] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[3] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[4] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[5] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[6] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_3[7] <= seg_7_3.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[0] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[1] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[2] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[3] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[4] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[5] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[6] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_4[7] <= seg_7_4.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[0] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[1] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[2] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[3] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[4] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[5] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[6] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE
seg_7_5[7] <= seg_7_5.DB_MAX_OUTPUT_PORT_TYPE


|riscv_top|seg7_ctrl:segc
p_reset => p_reset.IN6
m_clock => m_clock.IN6
data[0] => _dec_data[0].IN1
data[1] => _dec_data[1].IN1
data[2] => _dec_data[2].IN1
data[3] => _dec_data[3].IN1
data[4] => _dec_1_data[0].IN1
data[5] => _dec_1_data[1].IN1
data[6] => _dec_1_data[2].IN1
data[7] => _dec_1_data[3].IN1
data[8] => _dec_2_data[0].IN1
data[9] => _dec_2_data[1].IN1
data[10] => _dec_2_data[2].IN1
data[11] => _dec_2_data[3].IN1
data[12] => _dec_3_data[0].IN1
data[13] => _dec_3_data[1].IN1
data[14] => _dec_3_data[2].IN1
data[15] => _dec_3_data[3].IN1
data[16] => _dec_4_data[0].IN1
data[17] => _dec_4_data[1].IN1
data[18] => _dec_4_data[2].IN1
data[19] => _dec_4_data[3].IN1
data[20] => _dec_5_data[0].IN1
data[21] => _dec_5_data[1].IN1
data[22] => _dec_5_data[2].IN1
data[23] => _dec_5_data[3].IN1
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
digit_0[0] <= digit_dec:dec.seg
digit_0[1] <= digit_dec:dec.seg
digit_0[2] <= digit_dec:dec.seg
digit_0[3] <= digit_dec:dec.seg
digit_0[4] <= digit_dec:dec.seg
digit_0[5] <= digit_dec:dec.seg
digit_0[6] <= digit_dec:dec.seg
digit_0[7] <= digit_dec:dec.seg
digit_1[0] <= digit_dec:dec_1.seg
digit_1[1] <= digit_dec:dec_1.seg
digit_1[2] <= digit_dec:dec_1.seg
digit_1[3] <= digit_dec:dec_1.seg
digit_1[4] <= digit_dec:dec_1.seg
digit_1[5] <= digit_dec:dec_1.seg
digit_1[6] <= digit_dec:dec_1.seg
digit_1[7] <= digit_dec:dec_1.seg
digit_2[0] <= digit_dec:dec_2.seg
digit_2[1] <= digit_dec:dec_2.seg
digit_2[2] <= digit_dec:dec_2.seg
digit_2[3] <= digit_dec:dec_2.seg
digit_2[4] <= digit_dec:dec_2.seg
digit_2[5] <= digit_dec:dec_2.seg
digit_2[6] <= digit_dec:dec_2.seg
digit_2[7] <= digit_dec:dec_2.seg
digit_3[0] <= digit_dec:dec_3.seg
digit_3[1] <= digit_dec:dec_3.seg
digit_3[2] <= digit_dec:dec_3.seg
digit_3[3] <= digit_dec:dec_3.seg
digit_3[4] <= digit_dec:dec_3.seg
digit_3[5] <= digit_dec:dec_3.seg
digit_3[6] <= digit_dec:dec_3.seg
digit_3[7] <= digit_dec:dec_3.seg
digit_4[0] <= digit_dec:dec_4.seg
digit_4[1] <= digit_dec:dec_4.seg
digit_4[2] <= digit_dec:dec_4.seg
digit_4[3] <= digit_dec:dec_4.seg
digit_4[4] <= digit_dec:dec_4.seg
digit_4[5] <= digit_dec:dec_4.seg
digit_4[6] <= digit_dec:dec_4.seg
digit_4[7] <= digit_dec:dec_4.seg
digit_5[0] <= digit_dec:dec_5.seg
digit_5[1] <= digit_dec:dec_5.seg
digit_5[2] <= digit_dec:dec_5.seg
digit_5[3] <= digit_dec:dec_5.seg
digit_5[4] <= digit_dec:dec_5.seg
digit_5[5] <= digit_dec:dec_5.seg
digit_5[6] <= digit_dec:dec_5.seg
digit_5[7] <= digit_dec:dec_5.seg


|riscv_top|seg7_ctrl:segc|digit_dec:dec
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_5
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_4
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_3
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_2
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|seg7_ctrl:segc|digit_dec:dec_1
p_reset => ~NO_FANOUT~
m_clock => ~NO_FANOUT~
data[0] => Equal0.IN3
data[0] => Equal1.IN3
data[0] => Equal2.IN2
data[0] => Equal3.IN3
data[0] => Equal4.IN2
data[0] => Equal5.IN3
data[0] => Equal6.IN1
data[0] => Equal7.IN3
data[0] => Equal8.IN2
data[0] => Equal9.IN3
data[0] => Equal10.IN1
data[0] => Equal11.IN3
data[0] => Equal12.IN1
data[0] => Equal13.IN3
data[0] => Equal14.IN0
data[0] => Equal15.IN3
data[1] => Equal0.IN2
data[1] => Equal1.IN2
data[1] => Equal2.IN3
data[1] => Equal3.IN2
data[1] => Equal4.IN1
data[1] => Equal5.IN1
data[1] => Equal6.IN3
data[1] => Equal7.IN2
data[1] => Equal8.IN1
data[1] => Equal9.IN1
data[1] => Equal10.IN3
data[1] => Equal11.IN2
data[1] => Equal12.IN0
data[1] => Equal13.IN0
data[1] => Equal14.IN3
data[1] => Equal15.IN2
data[2] => Equal0.IN1
data[2] => Equal1.IN1
data[2] => Equal2.IN1
data[2] => Equal3.IN1
data[2] => Equal4.IN3
data[2] => Equal5.IN2
data[2] => Equal6.IN2
data[2] => Equal7.IN1
data[2] => Equal8.IN0
data[2] => Equal9.IN0
data[2] => Equal10.IN0
data[2] => Equal11.IN0
data[2] => Equal12.IN3
data[2] => Equal13.IN2
data[2] => Equal14.IN2
data[2] => Equal15.IN1
data[3] => Equal0.IN0
data[3] => Equal1.IN0
data[3] => Equal2.IN0
data[3] => Equal3.IN0
data[3] => Equal4.IN0
data[3] => Equal5.IN0
data[3] => Equal6.IN0
data[3] => Equal7.IN0
data[3] => Equal8.IN3
data[3] => Equal9.IN2
data[3] => Equal10.IN2
data[3] => Equal11.IN1
data[3] => Equal12.IN2
data[3] => Equal13.IN1
data[3] => Equal14.IN1
data[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <GND>


|riscv_top|ram_wrap:ram
p_reset => ~NO_FANOUT~
m_clock => _ram_clock.IN1
addr[0] => _ram_address[0].IN1
addr[1] => _ram_address[1].IN1
addr[2] => _ram_address[2].IN1
addr[3] => _ram_address[3].IN1
addr[4] => _ram_address[4].IN1
addr[5] => _ram_address[5].IN1
addr[6] => _ram_address[6].IN1
addr[7] => _ram_address[7].IN1
addr[8] => _ram_address[8].IN1
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
wdata[0] => _ram_data[0].IN1
wdata[1] => _ram_data[1].IN1
wdata[2] => _ram_data[2].IN1
wdata[3] => _ram_data[3].IN1
wdata[4] => _ram_data[4].IN1
wdata[5] => _ram_data[5].IN1
wdata[6] => _ram_data[6].IN1
wdata[7] => _ram_data[7].IN1
wdata[8] => _ram_data[8].IN1
wdata[9] => _ram_data[9].IN1
wdata[10] => _ram_data[10].IN1
wdata[11] => _ram_data[11].IN1
wdata[12] => _ram_data[12].IN1
wdata[13] => _ram_data[13].IN1
wdata[14] => _ram_data[14].IN1
wdata[15] => _ram_data[15].IN1
wdata[16] => _ram_data[16].IN1
wdata[17] => _ram_data[17].IN1
wdata[18] => _ram_data[18].IN1
wdata[19] => _ram_data[19].IN1
wdata[20] => _ram_data[20].IN1
wdata[21] => _ram_data[21].IN1
wdata[22] => _ram_data[22].IN1
wdata[23] => _ram_data[23].IN1
wdata[24] => _ram_data[24].IN1
wdata[25] => _ram_data[25].IN1
wdata[26] => _ram_data[26].IN1
wdata[27] => _ram_data[27].IN1
wdata[28] => _ram_data[28].IN1
wdata[29] => _ram_data[29].IN1
wdata[30] => _ram_data[30].IN1
wdata[31] => _ram_data[31].IN1
rden => _ram_rden.IN1
wren => _ram_wren.IN1
rdata[0] <= OnChipRAM:ram.q
rdata[1] <= OnChipRAM:ram.q
rdata[2] <= OnChipRAM:ram.q
rdata[3] <= OnChipRAM:ram.q
rdata[4] <= OnChipRAM:ram.q
rdata[5] <= OnChipRAM:ram.q
rdata[6] <= OnChipRAM:ram.q
rdata[7] <= OnChipRAM:ram.q
rdata[8] <= OnChipRAM:ram.q
rdata[9] <= OnChipRAM:ram.q
rdata[10] <= OnChipRAM:ram.q
rdata[11] <= OnChipRAM:ram.q
rdata[12] <= OnChipRAM:ram.q
rdata[13] <= OnChipRAM:ram.q
rdata[14] <= OnChipRAM:ram.q
rdata[15] <= OnChipRAM:ram.q
rdata[16] <= OnChipRAM:ram.q
rdata[17] <= OnChipRAM:ram.q
rdata[18] <= OnChipRAM:ram.q
rdata[19] <= OnChipRAM:ram.q
rdata[20] <= OnChipRAM:ram.q
rdata[21] <= OnChipRAM:ram.q
rdata[22] <= OnChipRAM:ram.q
rdata[23] <= OnChipRAM:ram.q
rdata[24] <= OnChipRAM:ram.q
rdata[25] <= OnChipRAM:ram.q
rdata[26] <= OnChipRAM:ram.q
rdata[27] <= OnChipRAM:ram.q
rdata[28] <= OnChipRAM:ram.q
rdata[29] <= OnChipRAM:ram.q
rdata[30] <= OnChipRAM:ram.q
rdata[31] <= OnChipRAM:ram.q


|riscv_top|ram_wrap:ram|OnChipRAM:ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|riscv_top|ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component
wren_a => altsyncram_f5g1:auto_generated.wren_a
rden_a => altsyncram_f5g1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_f5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_f5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_f5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_f5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_f5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_f5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_f5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_f5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_f5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_f5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_f5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_f5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_f5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_f5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_f5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_f5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_f5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_f5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_f5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_f5g1:auto_generated.data_a[20]
data_a[21] => altsyncram_f5g1:auto_generated.data_a[21]
data_a[22] => altsyncram_f5g1:auto_generated.data_a[22]
data_a[23] => altsyncram_f5g1:auto_generated.data_a[23]
data_a[24] => altsyncram_f5g1:auto_generated.data_a[24]
data_a[25] => altsyncram_f5g1:auto_generated.data_a[25]
data_a[26] => altsyncram_f5g1:auto_generated.data_a[26]
data_a[27] => altsyncram_f5g1:auto_generated.data_a[27]
data_a[28] => altsyncram_f5g1:auto_generated.data_a[28]
data_a[29] => altsyncram_f5g1:auto_generated.data_a[29]
data_a[30] => altsyncram_f5g1:auto_generated.data_a[30]
data_a[31] => altsyncram_f5g1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_f5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_f5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_f5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_f5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_f5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_f5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_f5g1:auto_generated.address_a[6]
address_a[7] => altsyncram_f5g1:auto_generated.address_a[7]
address_a[8] => altsyncram_f5g1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_f5g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_f5g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_f5g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_f5g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_f5g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_f5g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_f5g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_f5g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_f5g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_f5g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_f5g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_f5g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_f5g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_f5g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_f5g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_f5g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_f5g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_f5g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_f5g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_f5g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_f5g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_f5g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_f5g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_f5g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_f5g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_f5g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_f5g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_f5g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_f5g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_f5g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_f5g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_f5g1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_top|ram_wrap:ram|OnChipRAM:ram|altsyncram:altsyncram_component|altsyncram_f5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|riscv_top|rom_wrap:rom
p_reset => ~NO_FANOUT~
m_clock => _rom_clock.IN1
addr[0] => _rom_address[0].IN1
addr[1] => _rom_address[1].IN1
addr[2] => _rom_address[2].IN1
addr[3] => _rom_address[3].IN1
addr[4] => _rom_address[4].IN1
addr[5] => _rom_address[5].IN1
addr[6] => _rom_address[6].IN1
addr[7] => _rom_address[7].IN1
addr[8] => _rom_address[8].IN1
addr[9] => _rom_address[9].IN1
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
rdata[0] <= CodeROM:rom.q
rdata[1] <= CodeROM:rom.q
rdata[2] <= CodeROM:rom.q
rdata[3] <= CodeROM:rom.q
rdata[4] <= CodeROM:rom.q
rdata[5] <= CodeROM:rom.q
rdata[6] <= CodeROM:rom.q
rdata[7] <= CodeROM:rom.q
rdata[8] <= CodeROM:rom.q
rdata[9] <= CodeROM:rom.q
rdata[10] <= CodeROM:rom.q
rdata[11] <= CodeROM:rom.q
rdata[12] <= CodeROM:rom.q
rdata[13] <= CodeROM:rom.q
rdata[14] <= CodeROM:rom.q
rdata[15] <= CodeROM:rom.q
rdata[16] <= CodeROM:rom.q
rdata[17] <= CodeROM:rom.q
rdata[18] <= CodeROM:rom.q
rdata[19] <= CodeROM:rom.q
rdata[20] <= CodeROM:rom.q
rdata[21] <= CodeROM:rom.q
rdata[22] <= CodeROM:rom.q
rdata[23] <= CodeROM:rom.q
rdata[24] <= CodeROM:rom.q
rdata[25] <= CodeROM:rom.q
rdata[26] <= CodeROM:rom.q
rdata[27] <= CodeROM:rom.q
rdata[28] <= CodeROM:rom.q
rdata[29] <= CodeROM:rom.q
rdata[30] <= CodeROM:rom.q
rdata[31] <= CodeROM:rom.q


|riscv_top|rom_wrap:rom|CodeROM:rom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|riscv_top|rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fta1:auto_generated.address_a[0]
address_a[1] => altsyncram_fta1:auto_generated.address_a[1]
address_a[2] => altsyncram_fta1:auto_generated.address_a[2]
address_a[3] => altsyncram_fta1:auto_generated.address_a[3]
address_a[4] => altsyncram_fta1:auto_generated.address_a[4]
address_a[5] => altsyncram_fta1:auto_generated.address_a[5]
address_a[6] => altsyncram_fta1:auto_generated.address_a[6]
address_a[7] => altsyncram_fta1:auto_generated.address_a[7]
address_a[8] => altsyncram_fta1:auto_generated.address_a[8]
address_a[9] => altsyncram_fta1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fta1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fta1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fta1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fta1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fta1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fta1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fta1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fta1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fta1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fta1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fta1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fta1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fta1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fta1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fta1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fta1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fta1:auto_generated.q_a[15]
q_a[16] <= altsyncram_fta1:auto_generated.q_a[16]
q_a[17] <= altsyncram_fta1:auto_generated.q_a[17]
q_a[18] <= altsyncram_fta1:auto_generated.q_a[18]
q_a[19] <= altsyncram_fta1:auto_generated.q_a[19]
q_a[20] <= altsyncram_fta1:auto_generated.q_a[20]
q_a[21] <= altsyncram_fta1:auto_generated.q_a[21]
q_a[22] <= altsyncram_fta1:auto_generated.q_a[22]
q_a[23] <= altsyncram_fta1:auto_generated.q_a[23]
q_a[24] <= altsyncram_fta1:auto_generated.q_a[24]
q_a[25] <= altsyncram_fta1:auto_generated.q_a[25]
q_a[26] <= altsyncram_fta1:auto_generated.q_a[26]
q_a[27] <= altsyncram_fta1:auto_generated.q_a[27]
q_a[28] <= altsyncram_fta1:auto_generated.q_a[28]
q_a[29] <= altsyncram_fta1:auto_generated.q_a[29]
q_a[30] <= altsyncram_fta1:auto_generated.q_a[30]
q_a[31] <= altsyncram_fta1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|riscv_top|rom_wrap:rom|CodeROM:rom|altsyncram:altsyncram_component|altsyncram_fta1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|riscv_top|rv32i_core:core
p_reset => _reg_129.ACLR
p_reset => _reg_128.ACLR
p_reset => _reg_115.ACLR
p_reset => _reg_114.ACLR
p_reset => _reg_94.ACLR
p_reset => _reg_93.ACLR
p_reset => _reg_2.ACLR
p_reset => _reg_1.ACLR
p_reset => exej.ACLR
p_reset => exeu.ACLR
p_reset => exeb.ACLR
p_reset => exes.ACLR
p_reset => exei_2.ACLR
p_reset => exei_1.ACLR
p_reset => exer.ACLR
p_reset => dec.ACLR
p_reset => ift.ACLR
p_reset => rst_d.DATAIN
p_reset => pc[0].ACLR
p_reset => pc[1].ACLR
p_reset => pc[2].ACLR
p_reset => pc[3].ACLR
p_reset => pc[4].ACLR
p_reset => pc[5].ACLR
p_reset => pc[6].ACLR
p_reset => pc[7].ACLR
p_reset => pc[8].ACLR
p_reset => pc[9].ACLR
p_reset => pc[10].ACLR
p_reset => pc[11].ACLR
p_reset => pc[12].ACLR
p_reset => pc[13].ACLR
p_reset => pc[14].ACLR
p_reset => pc[15].ACLR
p_reset => pc[16].ACLR
p_reset => pc[17].ACLR
p_reset => pc[18].ACLR
p_reset => pc[19].ACLR
p_reset => pc[20].ACLR
p_reset => pc[21].ACLR
p_reset => pc[22].ACLR
p_reset => pc[23].ACLR
p_reset => pc[24].ACLR
p_reset => pc[25].ACLR
p_reset => pc[26].ACLR
p_reset => pc[27].ACLR
p_reset => pc[28].ACLR
p_reset => pc[29].ACLR
p_reset => pc[30].ACLR
p_reset => pc[31].ACLR
p_reset => _net_0.IN1
m_clock => _reg_129.CLK
m_clock => _reg_128.CLK
m_clock => _reg_115.CLK
m_clock => _reg_114.CLK
m_clock => _reg_94.CLK
m_clock => _reg_93.CLK
m_clock => _reg_2.CLK
m_clock => _reg_1.CLK
m_clock => exej.CLK
m_clock => exeu.CLK
m_clock => exeb.CLK
m_clock => exes.CLK
m_clock => exei_2.CLK
m_clock => exei_1.CLK
m_clock => exer.CLK
m_clock => dec.CLK
m_clock => ift.CLK
m_clock => imm[0].CLK
m_clock => imm[1].CLK
m_clock => imm[2].CLK
m_clock => imm[3].CLK
m_clock => imm[4].CLK
m_clock => imm[5].CLK
m_clock => imm[6].CLK
m_clock => imm[7].CLK
m_clock => imm[8].CLK
m_clock => imm[9].CLK
m_clock => imm[10].CLK
m_clock => imm[11].CLK
m_clock => imm[12].CLK
m_clock => imm[13].CLK
m_clock => imm[14].CLK
m_clock => imm[15].CLK
m_clock => imm[16].CLK
m_clock => imm[17].CLK
m_clock => imm[18].CLK
m_clock => imm[19].CLK
m_clock => imm12[0].CLK
m_clock => imm12[1].CLK
m_clock => imm12[2].CLK
m_clock => imm12[3].CLK
m_clock => imm12[4].CLK
m_clock => imm12[5].CLK
m_clock => imm12[6].CLK
m_clock => imm12[7].CLK
m_clock => imm12[8].CLK
m_clock => imm12[9].CLK
m_clock => imm12[10].CLK
m_clock => imm12[11].CLK
m_clock => rd[0].CLK
m_clock => rd[1].CLK
m_clock => rd[2].CLK
m_clock => rd[3].CLK
m_clock => rd[4].CLK
m_clock => rs2[0].CLK
m_clock => rs2[1].CLK
m_clock => rs2[2].CLK
m_clock => rs2[3].CLK
m_clock => rs2[4].CLK
m_clock => rs1[0].CLK
m_clock => rs1[1].CLK
m_clock => rs1[2].CLK
m_clock => rs1[3].CLK
m_clock => rs1[4].CLK
m_clock => inst[2].CLK
m_clock => inst[3].CLK
m_clock => inst[4].CLK
m_clock => inst[5].CLK
m_clock => inst[6].CLK
m_clock => inst[7].CLK
m_clock => inst[8].CLK
m_clock => inst[9].CLK
m_clock => inst[10].CLK
m_clock => inst[11].CLK
m_clock => inst[12].CLK
m_clock => inst[13].CLK
m_clock => inst[14].CLK
m_clock => inst[15].CLK
m_clock => inst[16].CLK
m_clock => inst[17].CLK
m_clock => inst[18].CLK
m_clock => inst[19].CLK
m_clock => inst[20].CLK
m_clock => inst[21].CLK
m_clock => inst[22].CLK
m_clock => inst[23].CLK
m_clock => inst[24].CLK
m_clock => inst[25].CLK
m_clock => inst[26].CLK
m_clock => inst[27].CLK
m_clock => inst[28].CLK
m_clock => inst[29].CLK
m_clock => inst[30].CLK
m_clock => inst[31].CLK
m_clock => rst_d.CLK
m_clock => pc[0].CLK
m_clock => pc[1].CLK
m_clock => pc[2].CLK
m_clock => pc[3].CLK
m_clock => pc[4].CLK
m_clock => pc[5].CLK
m_clock => pc[6].CLK
m_clock => pc[7].CLK
m_clock => pc[8].CLK
m_clock => pc[9].CLK
m_clock => pc[10].CLK
m_clock => pc[11].CLK
m_clock => pc[12].CLK
m_clock => pc[13].CLK
m_clock => pc[14].CLK
m_clock => pc[15].CLK
m_clock => pc[16].CLK
m_clock => pc[17].CLK
m_clock => pc[18].CLK
m_clock => pc[19].CLK
m_clock => pc[20].CLK
m_clock => pc[21].CLK
m_clock => pc[22].CLK
m_clock => pc[23].CLK
m_clock => pc[24].CLK
m_clock => pc[25].CLK
m_clock => pc[26].CLK
m_clock => pc[27].CLK
m_clock => pc[28].CLK
m_clock => pc[29].CLK
m_clock => pc[30].CLK
m_clock => pc[31].CLK
m_clock => gr[31][0].CLK
m_clock => gr[31][1].CLK
m_clock => gr[31][2].CLK
m_clock => gr[31][3].CLK
m_clock => gr[31][4].CLK
m_clock => gr[31][5].CLK
m_clock => gr[31][6].CLK
m_clock => gr[31][7].CLK
m_clock => gr[31][8].CLK
m_clock => gr[31][9].CLK
m_clock => gr[31][10].CLK
m_clock => gr[31][11].CLK
m_clock => gr[31][12].CLK
m_clock => gr[31][13].CLK
m_clock => gr[31][14].CLK
m_clock => gr[31][15].CLK
m_clock => gr[31][16].CLK
m_clock => gr[31][17].CLK
m_clock => gr[31][18].CLK
m_clock => gr[31][19].CLK
m_clock => gr[31][20].CLK
m_clock => gr[31][21].CLK
m_clock => gr[31][22].CLK
m_clock => gr[31][23].CLK
m_clock => gr[31][24].CLK
m_clock => gr[31][25].CLK
m_clock => gr[31][26].CLK
m_clock => gr[31][27].CLK
m_clock => gr[31][28].CLK
m_clock => gr[31][29].CLK
m_clock => gr[31][30].CLK
m_clock => gr[31][31].CLK
m_clock => gr[30][0].CLK
m_clock => gr[30][1].CLK
m_clock => gr[30][2].CLK
m_clock => gr[30][3].CLK
m_clock => gr[30][4].CLK
m_clock => gr[30][5].CLK
m_clock => gr[30][6].CLK
m_clock => gr[30][7].CLK
m_clock => gr[30][8].CLK
m_clock => gr[30][9].CLK
m_clock => gr[30][10].CLK
m_clock => gr[30][11].CLK
m_clock => gr[30][12].CLK
m_clock => gr[30][13].CLK
m_clock => gr[30][14].CLK
m_clock => gr[30][15].CLK
m_clock => gr[30][16].CLK
m_clock => gr[30][17].CLK
m_clock => gr[30][18].CLK
m_clock => gr[30][19].CLK
m_clock => gr[30][20].CLK
m_clock => gr[30][21].CLK
m_clock => gr[30][22].CLK
m_clock => gr[30][23].CLK
m_clock => gr[30][24].CLK
m_clock => gr[30][25].CLK
m_clock => gr[30][26].CLK
m_clock => gr[30][27].CLK
m_clock => gr[30][28].CLK
m_clock => gr[30][29].CLK
m_clock => gr[30][30].CLK
m_clock => gr[30][31].CLK
m_clock => gr[29][0].CLK
m_clock => gr[29][1].CLK
m_clock => gr[29][2].CLK
m_clock => gr[29][3].CLK
m_clock => gr[29][4].CLK
m_clock => gr[29][5].CLK
m_clock => gr[29][6].CLK
m_clock => gr[29][7].CLK
m_clock => gr[29][8].CLK
m_clock => gr[29][9].CLK
m_clock => gr[29][10].CLK
m_clock => gr[29][11].CLK
m_clock => gr[29][12].CLK
m_clock => gr[29][13].CLK
m_clock => gr[29][14].CLK
m_clock => gr[29][15].CLK
m_clock => gr[29][16].CLK
m_clock => gr[29][17].CLK
m_clock => gr[29][18].CLK
m_clock => gr[29][19].CLK
m_clock => gr[29][20].CLK
m_clock => gr[29][21].CLK
m_clock => gr[29][22].CLK
m_clock => gr[29][23].CLK
m_clock => gr[29][24].CLK
m_clock => gr[29][25].CLK
m_clock => gr[29][26].CLK
m_clock => gr[29][27].CLK
m_clock => gr[29][28].CLK
m_clock => gr[29][29].CLK
m_clock => gr[29][30].CLK
m_clock => gr[29][31].CLK
m_clock => gr[28][0].CLK
m_clock => gr[28][1].CLK
m_clock => gr[28][2].CLK
m_clock => gr[28][3].CLK
m_clock => gr[28][4].CLK
m_clock => gr[28][5].CLK
m_clock => gr[28][6].CLK
m_clock => gr[28][7].CLK
m_clock => gr[28][8].CLK
m_clock => gr[28][9].CLK
m_clock => gr[28][10].CLK
m_clock => gr[28][11].CLK
m_clock => gr[28][12].CLK
m_clock => gr[28][13].CLK
m_clock => gr[28][14].CLK
m_clock => gr[28][15].CLK
m_clock => gr[28][16].CLK
m_clock => gr[28][17].CLK
m_clock => gr[28][18].CLK
m_clock => gr[28][19].CLK
m_clock => gr[28][20].CLK
m_clock => gr[28][21].CLK
m_clock => gr[28][22].CLK
m_clock => gr[28][23].CLK
m_clock => gr[28][24].CLK
m_clock => gr[28][25].CLK
m_clock => gr[28][26].CLK
m_clock => gr[28][27].CLK
m_clock => gr[28][28].CLK
m_clock => gr[28][29].CLK
m_clock => gr[28][30].CLK
m_clock => gr[28][31].CLK
m_clock => gr[27][0].CLK
m_clock => gr[27][1].CLK
m_clock => gr[27][2].CLK
m_clock => gr[27][3].CLK
m_clock => gr[27][4].CLK
m_clock => gr[27][5].CLK
m_clock => gr[27][6].CLK
m_clock => gr[27][7].CLK
m_clock => gr[27][8].CLK
m_clock => gr[27][9].CLK
m_clock => gr[27][10].CLK
m_clock => gr[27][11].CLK
m_clock => gr[27][12].CLK
m_clock => gr[27][13].CLK
m_clock => gr[27][14].CLK
m_clock => gr[27][15].CLK
m_clock => gr[27][16].CLK
m_clock => gr[27][17].CLK
m_clock => gr[27][18].CLK
m_clock => gr[27][19].CLK
m_clock => gr[27][20].CLK
m_clock => gr[27][21].CLK
m_clock => gr[27][22].CLK
m_clock => gr[27][23].CLK
m_clock => gr[27][24].CLK
m_clock => gr[27][25].CLK
m_clock => gr[27][26].CLK
m_clock => gr[27][27].CLK
m_clock => gr[27][28].CLK
m_clock => gr[27][29].CLK
m_clock => gr[27][30].CLK
m_clock => gr[27][31].CLK
m_clock => gr[26][0].CLK
m_clock => gr[26][1].CLK
m_clock => gr[26][2].CLK
m_clock => gr[26][3].CLK
m_clock => gr[26][4].CLK
m_clock => gr[26][5].CLK
m_clock => gr[26][6].CLK
m_clock => gr[26][7].CLK
m_clock => gr[26][8].CLK
m_clock => gr[26][9].CLK
m_clock => gr[26][10].CLK
m_clock => gr[26][11].CLK
m_clock => gr[26][12].CLK
m_clock => gr[26][13].CLK
m_clock => gr[26][14].CLK
m_clock => gr[26][15].CLK
m_clock => gr[26][16].CLK
m_clock => gr[26][17].CLK
m_clock => gr[26][18].CLK
m_clock => gr[26][19].CLK
m_clock => gr[26][20].CLK
m_clock => gr[26][21].CLK
m_clock => gr[26][22].CLK
m_clock => gr[26][23].CLK
m_clock => gr[26][24].CLK
m_clock => gr[26][25].CLK
m_clock => gr[26][26].CLK
m_clock => gr[26][27].CLK
m_clock => gr[26][28].CLK
m_clock => gr[26][29].CLK
m_clock => gr[26][30].CLK
m_clock => gr[26][31].CLK
m_clock => gr[25][0].CLK
m_clock => gr[25][1].CLK
m_clock => gr[25][2].CLK
m_clock => gr[25][3].CLK
m_clock => gr[25][4].CLK
m_clock => gr[25][5].CLK
m_clock => gr[25][6].CLK
m_clock => gr[25][7].CLK
m_clock => gr[25][8].CLK
m_clock => gr[25][9].CLK
m_clock => gr[25][10].CLK
m_clock => gr[25][11].CLK
m_clock => gr[25][12].CLK
m_clock => gr[25][13].CLK
m_clock => gr[25][14].CLK
m_clock => gr[25][15].CLK
m_clock => gr[25][16].CLK
m_clock => gr[25][17].CLK
m_clock => gr[25][18].CLK
m_clock => gr[25][19].CLK
m_clock => gr[25][20].CLK
m_clock => gr[25][21].CLK
m_clock => gr[25][22].CLK
m_clock => gr[25][23].CLK
m_clock => gr[25][24].CLK
m_clock => gr[25][25].CLK
m_clock => gr[25][26].CLK
m_clock => gr[25][27].CLK
m_clock => gr[25][28].CLK
m_clock => gr[25][29].CLK
m_clock => gr[25][30].CLK
m_clock => gr[25][31].CLK
m_clock => gr[24][0].CLK
m_clock => gr[24][1].CLK
m_clock => gr[24][2].CLK
m_clock => gr[24][3].CLK
m_clock => gr[24][4].CLK
m_clock => gr[24][5].CLK
m_clock => gr[24][6].CLK
m_clock => gr[24][7].CLK
m_clock => gr[24][8].CLK
m_clock => gr[24][9].CLK
m_clock => gr[24][10].CLK
m_clock => gr[24][11].CLK
m_clock => gr[24][12].CLK
m_clock => gr[24][13].CLK
m_clock => gr[24][14].CLK
m_clock => gr[24][15].CLK
m_clock => gr[24][16].CLK
m_clock => gr[24][17].CLK
m_clock => gr[24][18].CLK
m_clock => gr[24][19].CLK
m_clock => gr[24][20].CLK
m_clock => gr[24][21].CLK
m_clock => gr[24][22].CLK
m_clock => gr[24][23].CLK
m_clock => gr[24][24].CLK
m_clock => gr[24][25].CLK
m_clock => gr[24][26].CLK
m_clock => gr[24][27].CLK
m_clock => gr[24][28].CLK
m_clock => gr[24][29].CLK
m_clock => gr[24][30].CLK
m_clock => gr[24][31].CLK
m_clock => gr[23][0].CLK
m_clock => gr[23][1].CLK
m_clock => gr[23][2].CLK
m_clock => gr[23][3].CLK
m_clock => gr[23][4].CLK
m_clock => gr[23][5].CLK
m_clock => gr[23][6].CLK
m_clock => gr[23][7].CLK
m_clock => gr[23][8].CLK
m_clock => gr[23][9].CLK
m_clock => gr[23][10].CLK
m_clock => gr[23][11].CLK
m_clock => gr[23][12].CLK
m_clock => gr[23][13].CLK
m_clock => gr[23][14].CLK
m_clock => gr[23][15].CLK
m_clock => gr[23][16].CLK
m_clock => gr[23][17].CLK
m_clock => gr[23][18].CLK
m_clock => gr[23][19].CLK
m_clock => gr[23][20].CLK
m_clock => gr[23][21].CLK
m_clock => gr[23][22].CLK
m_clock => gr[23][23].CLK
m_clock => gr[23][24].CLK
m_clock => gr[23][25].CLK
m_clock => gr[23][26].CLK
m_clock => gr[23][27].CLK
m_clock => gr[23][28].CLK
m_clock => gr[23][29].CLK
m_clock => gr[23][30].CLK
m_clock => gr[23][31].CLK
m_clock => gr[22][0].CLK
m_clock => gr[22][1].CLK
m_clock => gr[22][2].CLK
m_clock => gr[22][3].CLK
m_clock => gr[22][4].CLK
m_clock => gr[22][5].CLK
m_clock => gr[22][6].CLK
m_clock => gr[22][7].CLK
m_clock => gr[22][8].CLK
m_clock => gr[22][9].CLK
m_clock => gr[22][10].CLK
m_clock => gr[22][11].CLK
m_clock => gr[22][12].CLK
m_clock => gr[22][13].CLK
m_clock => gr[22][14].CLK
m_clock => gr[22][15].CLK
m_clock => gr[22][16].CLK
m_clock => gr[22][17].CLK
m_clock => gr[22][18].CLK
m_clock => gr[22][19].CLK
m_clock => gr[22][20].CLK
m_clock => gr[22][21].CLK
m_clock => gr[22][22].CLK
m_clock => gr[22][23].CLK
m_clock => gr[22][24].CLK
m_clock => gr[22][25].CLK
m_clock => gr[22][26].CLK
m_clock => gr[22][27].CLK
m_clock => gr[22][28].CLK
m_clock => gr[22][29].CLK
m_clock => gr[22][30].CLK
m_clock => gr[22][31].CLK
m_clock => gr[21][0].CLK
m_clock => gr[21][1].CLK
m_clock => gr[21][2].CLK
m_clock => gr[21][3].CLK
m_clock => gr[21][4].CLK
m_clock => gr[21][5].CLK
m_clock => gr[21][6].CLK
m_clock => gr[21][7].CLK
m_clock => gr[21][8].CLK
m_clock => gr[21][9].CLK
m_clock => gr[21][10].CLK
m_clock => gr[21][11].CLK
m_clock => gr[21][12].CLK
m_clock => gr[21][13].CLK
m_clock => gr[21][14].CLK
m_clock => gr[21][15].CLK
m_clock => gr[21][16].CLK
m_clock => gr[21][17].CLK
m_clock => gr[21][18].CLK
m_clock => gr[21][19].CLK
m_clock => gr[21][20].CLK
m_clock => gr[21][21].CLK
m_clock => gr[21][22].CLK
m_clock => gr[21][23].CLK
m_clock => gr[21][24].CLK
m_clock => gr[21][25].CLK
m_clock => gr[21][26].CLK
m_clock => gr[21][27].CLK
m_clock => gr[21][28].CLK
m_clock => gr[21][29].CLK
m_clock => gr[21][30].CLK
m_clock => gr[21][31].CLK
m_clock => gr[20][0].CLK
m_clock => gr[20][1].CLK
m_clock => gr[20][2].CLK
m_clock => gr[20][3].CLK
m_clock => gr[20][4].CLK
m_clock => gr[20][5].CLK
m_clock => gr[20][6].CLK
m_clock => gr[20][7].CLK
m_clock => gr[20][8].CLK
m_clock => gr[20][9].CLK
m_clock => gr[20][10].CLK
m_clock => gr[20][11].CLK
m_clock => gr[20][12].CLK
m_clock => gr[20][13].CLK
m_clock => gr[20][14].CLK
m_clock => gr[20][15].CLK
m_clock => gr[20][16].CLK
m_clock => gr[20][17].CLK
m_clock => gr[20][18].CLK
m_clock => gr[20][19].CLK
m_clock => gr[20][20].CLK
m_clock => gr[20][21].CLK
m_clock => gr[20][22].CLK
m_clock => gr[20][23].CLK
m_clock => gr[20][24].CLK
m_clock => gr[20][25].CLK
m_clock => gr[20][26].CLK
m_clock => gr[20][27].CLK
m_clock => gr[20][28].CLK
m_clock => gr[20][29].CLK
m_clock => gr[20][30].CLK
m_clock => gr[20][31].CLK
m_clock => gr[19][0].CLK
m_clock => gr[19][1].CLK
m_clock => gr[19][2].CLK
m_clock => gr[19][3].CLK
m_clock => gr[19][4].CLK
m_clock => gr[19][5].CLK
m_clock => gr[19][6].CLK
m_clock => gr[19][7].CLK
m_clock => gr[19][8].CLK
m_clock => gr[19][9].CLK
m_clock => gr[19][10].CLK
m_clock => gr[19][11].CLK
m_clock => gr[19][12].CLK
m_clock => gr[19][13].CLK
m_clock => gr[19][14].CLK
m_clock => gr[19][15].CLK
m_clock => gr[19][16].CLK
m_clock => gr[19][17].CLK
m_clock => gr[19][18].CLK
m_clock => gr[19][19].CLK
m_clock => gr[19][20].CLK
m_clock => gr[19][21].CLK
m_clock => gr[19][22].CLK
m_clock => gr[19][23].CLK
m_clock => gr[19][24].CLK
m_clock => gr[19][25].CLK
m_clock => gr[19][26].CLK
m_clock => gr[19][27].CLK
m_clock => gr[19][28].CLK
m_clock => gr[19][29].CLK
m_clock => gr[19][30].CLK
m_clock => gr[19][31].CLK
m_clock => gr[18][0].CLK
m_clock => gr[18][1].CLK
m_clock => gr[18][2].CLK
m_clock => gr[18][3].CLK
m_clock => gr[18][4].CLK
m_clock => gr[18][5].CLK
m_clock => gr[18][6].CLK
m_clock => gr[18][7].CLK
m_clock => gr[18][8].CLK
m_clock => gr[18][9].CLK
m_clock => gr[18][10].CLK
m_clock => gr[18][11].CLK
m_clock => gr[18][12].CLK
m_clock => gr[18][13].CLK
m_clock => gr[18][14].CLK
m_clock => gr[18][15].CLK
m_clock => gr[18][16].CLK
m_clock => gr[18][17].CLK
m_clock => gr[18][18].CLK
m_clock => gr[18][19].CLK
m_clock => gr[18][20].CLK
m_clock => gr[18][21].CLK
m_clock => gr[18][22].CLK
m_clock => gr[18][23].CLK
m_clock => gr[18][24].CLK
m_clock => gr[18][25].CLK
m_clock => gr[18][26].CLK
m_clock => gr[18][27].CLK
m_clock => gr[18][28].CLK
m_clock => gr[18][29].CLK
m_clock => gr[18][30].CLK
m_clock => gr[18][31].CLK
m_clock => gr[17][0].CLK
m_clock => gr[17][1].CLK
m_clock => gr[17][2].CLK
m_clock => gr[17][3].CLK
m_clock => gr[17][4].CLK
m_clock => gr[17][5].CLK
m_clock => gr[17][6].CLK
m_clock => gr[17][7].CLK
m_clock => gr[17][8].CLK
m_clock => gr[17][9].CLK
m_clock => gr[17][10].CLK
m_clock => gr[17][11].CLK
m_clock => gr[17][12].CLK
m_clock => gr[17][13].CLK
m_clock => gr[17][14].CLK
m_clock => gr[17][15].CLK
m_clock => gr[17][16].CLK
m_clock => gr[17][17].CLK
m_clock => gr[17][18].CLK
m_clock => gr[17][19].CLK
m_clock => gr[17][20].CLK
m_clock => gr[17][21].CLK
m_clock => gr[17][22].CLK
m_clock => gr[17][23].CLK
m_clock => gr[17][24].CLK
m_clock => gr[17][25].CLK
m_clock => gr[17][26].CLK
m_clock => gr[17][27].CLK
m_clock => gr[17][28].CLK
m_clock => gr[17][29].CLK
m_clock => gr[17][30].CLK
m_clock => gr[17][31].CLK
m_clock => gr[16][0].CLK
m_clock => gr[16][1].CLK
m_clock => gr[16][2].CLK
m_clock => gr[16][3].CLK
m_clock => gr[16][4].CLK
m_clock => gr[16][5].CLK
m_clock => gr[16][6].CLK
m_clock => gr[16][7].CLK
m_clock => gr[16][8].CLK
m_clock => gr[16][9].CLK
m_clock => gr[16][10].CLK
m_clock => gr[16][11].CLK
m_clock => gr[16][12].CLK
m_clock => gr[16][13].CLK
m_clock => gr[16][14].CLK
m_clock => gr[16][15].CLK
m_clock => gr[16][16].CLK
m_clock => gr[16][17].CLK
m_clock => gr[16][18].CLK
m_clock => gr[16][19].CLK
m_clock => gr[16][20].CLK
m_clock => gr[16][21].CLK
m_clock => gr[16][22].CLK
m_clock => gr[16][23].CLK
m_clock => gr[16][24].CLK
m_clock => gr[16][25].CLK
m_clock => gr[16][26].CLK
m_clock => gr[16][27].CLK
m_clock => gr[16][28].CLK
m_clock => gr[16][29].CLK
m_clock => gr[16][30].CLK
m_clock => gr[16][31].CLK
m_clock => gr[15][0].CLK
m_clock => gr[15][1].CLK
m_clock => gr[15][2].CLK
m_clock => gr[15][3].CLK
m_clock => gr[15][4].CLK
m_clock => gr[15][5].CLK
m_clock => gr[15][6].CLK
m_clock => gr[15][7].CLK
m_clock => gr[15][8].CLK
m_clock => gr[15][9].CLK
m_clock => gr[15][10].CLK
m_clock => gr[15][11].CLK
m_clock => gr[15][12].CLK
m_clock => gr[15][13].CLK
m_clock => gr[15][14].CLK
m_clock => gr[15][15].CLK
m_clock => gr[15][16].CLK
m_clock => gr[15][17].CLK
m_clock => gr[15][18].CLK
m_clock => gr[15][19].CLK
m_clock => gr[15][20].CLK
m_clock => gr[15][21].CLK
m_clock => gr[15][22].CLK
m_clock => gr[15][23].CLK
m_clock => gr[15][24].CLK
m_clock => gr[15][25].CLK
m_clock => gr[15][26].CLK
m_clock => gr[15][27].CLK
m_clock => gr[15][28].CLK
m_clock => gr[15][29].CLK
m_clock => gr[15][30].CLK
m_clock => gr[15][31].CLK
m_clock => gr[14][0].CLK
m_clock => gr[14][1].CLK
m_clock => gr[14][2].CLK
m_clock => gr[14][3].CLK
m_clock => gr[14][4].CLK
m_clock => gr[14][5].CLK
m_clock => gr[14][6].CLK
m_clock => gr[14][7].CLK
m_clock => gr[14][8].CLK
m_clock => gr[14][9].CLK
m_clock => gr[14][10].CLK
m_clock => gr[14][11].CLK
m_clock => gr[14][12].CLK
m_clock => gr[14][13].CLK
m_clock => gr[14][14].CLK
m_clock => gr[14][15].CLK
m_clock => gr[14][16].CLK
m_clock => gr[14][17].CLK
m_clock => gr[14][18].CLK
m_clock => gr[14][19].CLK
m_clock => gr[14][20].CLK
m_clock => gr[14][21].CLK
m_clock => gr[14][22].CLK
m_clock => gr[14][23].CLK
m_clock => gr[14][24].CLK
m_clock => gr[14][25].CLK
m_clock => gr[14][26].CLK
m_clock => gr[14][27].CLK
m_clock => gr[14][28].CLK
m_clock => gr[14][29].CLK
m_clock => gr[14][30].CLK
m_clock => gr[14][31].CLK
m_clock => gr[13][0].CLK
m_clock => gr[13][1].CLK
m_clock => gr[13][2].CLK
m_clock => gr[13][3].CLK
m_clock => gr[13][4].CLK
m_clock => gr[13][5].CLK
m_clock => gr[13][6].CLK
m_clock => gr[13][7].CLK
m_clock => gr[13][8].CLK
m_clock => gr[13][9].CLK
m_clock => gr[13][10].CLK
m_clock => gr[13][11].CLK
m_clock => gr[13][12].CLK
m_clock => gr[13][13].CLK
m_clock => gr[13][14].CLK
m_clock => gr[13][15].CLK
m_clock => gr[13][16].CLK
m_clock => gr[13][17].CLK
m_clock => gr[13][18].CLK
m_clock => gr[13][19].CLK
m_clock => gr[13][20].CLK
m_clock => gr[13][21].CLK
m_clock => gr[13][22].CLK
m_clock => gr[13][23].CLK
m_clock => gr[13][24].CLK
m_clock => gr[13][25].CLK
m_clock => gr[13][26].CLK
m_clock => gr[13][27].CLK
m_clock => gr[13][28].CLK
m_clock => gr[13][29].CLK
m_clock => gr[13][30].CLK
m_clock => gr[13][31].CLK
m_clock => gr[12][0].CLK
m_clock => gr[12][1].CLK
m_clock => gr[12][2].CLK
m_clock => gr[12][3].CLK
m_clock => gr[12][4].CLK
m_clock => gr[12][5].CLK
m_clock => gr[12][6].CLK
m_clock => gr[12][7].CLK
m_clock => gr[12][8].CLK
m_clock => gr[12][9].CLK
m_clock => gr[12][10].CLK
m_clock => gr[12][11].CLK
m_clock => gr[12][12].CLK
m_clock => gr[12][13].CLK
m_clock => gr[12][14].CLK
m_clock => gr[12][15].CLK
m_clock => gr[12][16].CLK
m_clock => gr[12][17].CLK
m_clock => gr[12][18].CLK
m_clock => gr[12][19].CLK
m_clock => gr[12][20].CLK
m_clock => gr[12][21].CLK
m_clock => gr[12][22].CLK
m_clock => gr[12][23].CLK
m_clock => gr[12][24].CLK
m_clock => gr[12][25].CLK
m_clock => gr[12][26].CLK
m_clock => gr[12][27].CLK
m_clock => gr[12][28].CLK
m_clock => gr[12][29].CLK
m_clock => gr[12][30].CLK
m_clock => gr[12][31].CLK
m_clock => gr[11][0].CLK
m_clock => gr[11][1].CLK
m_clock => gr[11][2].CLK
m_clock => gr[11][3].CLK
m_clock => gr[11][4].CLK
m_clock => gr[11][5].CLK
m_clock => gr[11][6].CLK
m_clock => gr[11][7].CLK
m_clock => gr[11][8].CLK
m_clock => gr[11][9].CLK
m_clock => gr[11][10].CLK
m_clock => gr[11][11].CLK
m_clock => gr[11][12].CLK
m_clock => gr[11][13].CLK
m_clock => gr[11][14].CLK
m_clock => gr[11][15].CLK
m_clock => gr[11][16].CLK
m_clock => gr[11][17].CLK
m_clock => gr[11][18].CLK
m_clock => gr[11][19].CLK
m_clock => gr[11][20].CLK
m_clock => gr[11][21].CLK
m_clock => gr[11][22].CLK
m_clock => gr[11][23].CLK
m_clock => gr[11][24].CLK
m_clock => gr[11][25].CLK
m_clock => gr[11][26].CLK
m_clock => gr[11][27].CLK
m_clock => gr[11][28].CLK
m_clock => gr[11][29].CLK
m_clock => gr[11][30].CLK
m_clock => gr[11][31].CLK
m_clock => gr[10][0].CLK
m_clock => gr[10][1].CLK
m_clock => gr[10][2].CLK
m_clock => gr[10][3].CLK
m_clock => gr[10][4].CLK
m_clock => gr[10][5].CLK
m_clock => gr[10][6].CLK
m_clock => gr[10][7].CLK
m_clock => gr[10][8].CLK
m_clock => gr[10][9].CLK
m_clock => gr[10][10].CLK
m_clock => gr[10][11].CLK
m_clock => gr[10][12].CLK
m_clock => gr[10][13].CLK
m_clock => gr[10][14].CLK
m_clock => gr[10][15].CLK
m_clock => gr[10][16].CLK
m_clock => gr[10][17].CLK
m_clock => gr[10][18].CLK
m_clock => gr[10][19].CLK
m_clock => gr[10][20].CLK
m_clock => gr[10][21].CLK
m_clock => gr[10][22].CLK
m_clock => gr[10][23].CLK
m_clock => gr[10][24].CLK
m_clock => gr[10][25].CLK
m_clock => gr[10][26].CLK
m_clock => gr[10][27].CLK
m_clock => gr[10][28].CLK
m_clock => gr[10][29].CLK
m_clock => gr[10][30].CLK
m_clock => gr[10][31].CLK
m_clock => gr[9][0].CLK
m_clock => gr[9][1].CLK
m_clock => gr[9][2].CLK
m_clock => gr[9][3].CLK
m_clock => gr[9][4].CLK
m_clock => gr[9][5].CLK
m_clock => gr[9][6].CLK
m_clock => gr[9][7].CLK
m_clock => gr[9][8].CLK
m_clock => gr[9][9].CLK
m_clock => gr[9][10].CLK
m_clock => gr[9][11].CLK
m_clock => gr[9][12].CLK
m_clock => gr[9][13].CLK
m_clock => gr[9][14].CLK
m_clock => gr[9][15].CLK
m_clock => gr[9][16].CLK
m_clock => gr[9][17].CLK
m_clock => gr[9][18].CLK
m_clock => gr[9][19].CLK
m_clock => gr[9][20].CLK
m_clock => gr[9][21].CLK
m_clock => gr[9][22].CLK
m_clock => gr[9][23].CLK
m_clock => gr[9][24].CLK
m_clock => gr[9][25].CLK
m_clock => gr[9][26].CLK
m_clock => gr[9][27].CLK
m_clock => gr[9][28].CLK
m_clock => gr[9][29].CLK
m_clock => gr[9][30].CLK
m_clock => gr[9][31].CLK
m_clock => gr[8][0].CLK
m_clock => gr[8][1].CLK
m_clock => gr[8][2].CLK
m_clock => gr[8][3].CLK
m_clock => gr[8][4].CLK
m_clock => gr[8][5].CLK
m_clock => gr[8][6].CLK
m_clock => gr[8][7].CLK
m_clock => gr[8][8].CLK
m_clock => gr[8][9].CLK
m_clock => gr[8][10].CLK
m_clock => gr[8][11].CLK
m_clock => gr[8][12].CLK
m_clock => gr[8][13].CLK
m_clock => gr[8][14].CLK
m_clock => gr[8][15].CLK
m_clock => gr[8][16].CLK
m_clock => gr[8][17].CLK
m_clock => gr[8][18].CLK
m_clock => gr[8][19].CLK
m_clock => gr[8][20].CLK
m_clock => gr[8][21].CLK
m_clock => gr[8][22].CLK
m_clock => gr[8][23].CLK
m_clock => gr[8][24].CLK
m_clock => gr[8][25].CLK
m_clock => gr[8][26].CLK
m_clock => gr[8][27].CLK
m_clock => gr[8][28].CLK
m_clock => gr[8][29].CLK
m_clock => gr[8][30].CLK
m_clock => gr[8][31].CLK
m_clock => gr[7][0].CLK
m_clock => gr[7][1].CLK
m_clock => gr[7][2].CLK
m_clock => gr[7][3].CLK
m_clock => gr[7][4].CLK
m_clock => gr[7][5].CLK
m_clock => gr[7][6].CLK
m_clock => gr[7][7].CLK
m_clock => gr[7][8].CLK
m_clock => gr[7][9].CLK
m_clock => gr[7][10].CLK
m_clock => gr[7][11].CLK
m_clock => gr[7][12].CLK
m_clock => gr[7][13].CLK
m_clock => gr[7][14].CLK
m_clock => gr[7][15].CLK
m_clock => gr[7][16].CLK
m_clock => gr[7][17].CLK
m_clock => gr[7][18].CLK
m_clock => gr[7][19].CLK
m_clock => gr[7][20].CLK
m_clock => gr[7][21].CLK
m_clock => gr[7][22].CLK
m_clock => gr[7][23].CLK
m_clock => gr[7][24].CLK
m_clock => gr[7][25].CLK
m_clock => gr[7][26].CLK
m_clock => gr[7][27].CLK
m_clock => gr[7][28].CLK
m_clock => gr[7][29].CLK
m_clock => gr[7][30].CLK
m_clock => gr[7][31].CLK
m_clock => gr[6][0].CLK
m_clock => gr[6][1].CLK
m_clock => gr[6][2].CLK
m_clock => gr[6][3].CLK
m_clock => gr[6][4].CLK
m_clock => gr[6][5].CLK
m_clock => gr[6][6].CLK
m_clock => gr[6][7].CLK
m_clock => gr[6][8].CLK
m_clock => gr[6][9].CLK
m_clock => gr[6][10].CLK
m_clock => gr[6][11].CLK
m_clock => gr[6][12].CLK
m_clock => gr[6][13].CLK
m_clock => gr[6][14].CLK
m_clock => gr[6][15].CLK
m_clock => gr[6][16].CLK
m_clock => gr[6][17].CLK
m_clock => gr[6][18].CLK
m_clock => gr[6][19].CLK
m_clock => gr[6][20].CLK
m_clock => gr[6][21].CLK
m_clock => gr[6][22].CLK
m_clock => gr[6][23].CLK
m_clock => gr[6][24].CLK
m_clock => gr[6][25].CLK
m_clock => gr[6][26].CLK
m_clock => gr[6][27].CLK
m_clock => gr[6][28].CLK
m_clock => gr[6][29].CLK
m_clock => gr[6][30].CLK
m_clock => gr[6][31].CLK
m_clock => gr[5][0].CLK
m_clock => gr[5][1].CLK
m_clock => gr[5][2].CLK
m_clock => gr[5][3].CLK
m_clock => gr[5][4].CLK
m_clock => gr[5][5].CLK
m_clock => gr[5][6].CLK
m_clock => gr[5][7].CLK
m_clock => gr[5][8].CLK
m_clock => gr[5][9].CLK
m_clock => gr[5][10].CLK
m_clock => gr[5][11].CLK
m_clock => gr[5][12].CLK
m_clock => gr[5][13].CLK
m_clock => gr[5][14].CLK
m_clock => gr[5][15].CLK
m_clock => gr[5][16].CLK
m_clock => gr[5][17].CLK
m_clock => gr[5][18].CLK
m_clock => gr[5][19].CLK
m_clock => gr[5][20].CLK
m_clock => gr[5][21].CLK
m_clock => gr[5][22].CLK
m_clock => gr[5][23].CLK
m_clock => gr[5][24].CLK
m_clock => gr[5][25].CLK
m_clock => gr[5][26].CLK
m_clock => gr[5][27].CLK
m_clock => gr[5][28].CLK
m_clock => gr[5][29].CLK
m_clock => gr[5][30].CLK
m_clock => gr[5][31].CLK
m_clock => gr[4][0].CLK
m_clock => gr[4][1].CLK
m_clock => gr[4][2].CLK
m_clock => gr[4][3].CLK
m_clock => gr[4][4].CLK
m_clock => gr[4][5].CLK
m_clock => gr[4][6].CLK
m_clock => gr[4][7].CLK
m_clock => gr[4][8].CLK
m_clock => gr[4][9].CLK
m_clock => gr[4][10].CLK
m_clock => gr[4][11].CLK
m_clock => gr[4][12].CLK
m_clock => gr[4][13].CLK
m_clock => gr[4][14].CLK
m_clock => gr[4][15].CLK
m_clock => gr[4][16].CLK
m_clock => gr[4][17].CLK
m_clock => gr[4][18].CLK
m_clock => gr[4][19].CLK
m_clock => gr[4][20].CLK
m_clock => gr[4][21].CLK
m_clock => gr[4][22].CLK
m_clock => gr[4][23].CLK
m_clock => gr[4][24].CLK
m_clock => gr[4][25].CLK
m_clock => gr[4][26].CLK
m_clock => gr[4][27].CLK
m_clock => gr[4][28].CLK
m_clock => gr[4][29].CLK
m_clock => gr[4][30].CLK
m_clock => gr[4][31].CLK
m_clock => gr[3][0].CLK
m_clock => gr[3][1].CLK
m_clock => gr[3][2].CLK
m_clock => gr[3][3].CLK
m_clock => gr[3][4].CLK
m_clock => gr[3][5].CLK
m_clock => gr[3][6].CLK
m_clock => gr[3][7].CLK
m_clock => gr[3][8].CLK
m_clock => gr[3][9].CLK
m_clock => gr[3][10].CLK
m_clock => gr[3][11].CLK
m_clock => gr[3][12].CLK
m_clock => gr[3][13].CLK
m_clock => gr[3][14].CLK
m_clock => gr[3][15].CLK
m_clock => gr[3][16].CLK
m_clock => gr[3][17].CLK
m_clock => gr[3][18].CLK
m_clock => gr[3][19].CLK
m_clock => gr[3][20].CLK
m_clock => gr[3][21].CLK
m_clock => gr[3][22].CLK
m_clock => gr[3][23].CLK
m_clock => gr[3][24].CLK
m_clock => gr[3][25].CLK
m_clock => gr[3][26].CLK
m_clock => gr[3][27].CLK
m_clock => gr[3][28].CLK
m_clock => gr[3][29].CLK
m_clock => gr[3][30].CLK
m_clock => gr[3][31].CLK
m_clock => gr[2][0].CLK
m_clock => gr[2][1].CLK
m_clock => gr[2][2].CLK
m_clock => gr[2][3].CLK
m_clock => gr[2][4].CLK
m_clock => gr[2][5].CLK
m_clock => gr[2][6].CLK
m_clock => gr[2][7].CLK
m_clock => gr[2][8].CLK
m_clock => gr[2][9].CLK
m_clock => gr[2][10].CLK
m_clock => gr[2][11].CLK
m_clock => gr[2][12].CLK
m_clock => gr[2][13].CLK
m_clock => gr[2][14].CLK
m_clock => gr[2][15].CLK
m_clock => gr[2][16].CLK
m_clock => gr[2][17].CLK
m_clock => gr[2][18].CLK
m_clock => gr[2][19].CLK
m_clock => gr[2][20].CLK
m_clock => gr[2][21].CLK
m_clock => gr[2][22].CLK
m_clock => gr[2][23].CLK
m_clock => gr[2][24].CLK
m_clock => gr[2][25].CLK
m_clock => gr[2][26].CLK
m_clock => gr[2][27].CLK
m_clock => gr[2][28].CLK
m_clock => gr[2][29].CLK
m_clock => gr[2][30].CLK
m_clock => gr[2][31].CLK
m_clock => gr[1][0].CLK
m_clock => gr[1][1].CLK
m_clock => gr[1][2].CLK
m_clock => gr[1][3].CLK
m_clock => gr[1][4].CLK
m_clock => gr[1][5].CLK
m_clock => gr[1][6].CLK
m_clock => gr[1][7].CLK
m_clock => gr[1][8].CLK
m_clock => gr[1][9].CLK
m_clock => gr[1][10].CLK
m_clock => gr[1][11].CLK
m_clock => gr[1][12].CLK
m_clock => gr[1][13].CLK
m_clock => gr[1][14].CLK
m_clock => gr[1][15].CLK
m_clock => gr[1][16].CLK
m_clock => gr[1][17].CLK
m_clock => gr[1][18].CLK
m_clock => gr[1][19].CLK
m_clock => gr[1][20].CLK
m_clock => gr[1][21].CLK
m_clock => gr[1][22].CLK
m_clock => gr[1][23].CLK
m_clock => gr[1][24].CLK
m_clock => gr[1][25].CLK
m_clock => gr[1][26].CLK
m_clock => gr[1][27].CLK
m_clock => gr[1][28].CLK
m_clock => gr[1][29].CLK
m_clock => gr[1][30].CLK
m_clock => gr[1][31].CLK
m_clock => gr[0][0].CLK
m_clock => gr[0][1].CLK
m_clock => gr[0][2].CLK
m_clock => gr[0][3].CLK
m_clock => gr[0][4].CLK
m_clock => gr[0][5].CLK
m_clock => gr[0][6].CLK
m_clock => gr[0][7].CLK
m_clock => gr[0][8].CLK
m_clock => gr[0][9].CLK
m_clock => gr[0][10].CLK
m_clock => gr[0][11].CLK
m_clock => gr[0][12].CLK
m_clock => gr[0][13].CLK
m_clock => gr[0][14].CLK
m_clock => gr[0][15].CLK
m_clock => gr[0][16].CLK
m_clock => gr[0][17].CLK
m_clock => gr[0][18].CLK
m_clock => gr[0][19].CLK
m_clock => gr[0][20].CLK
m_clock => gr[0][21].CLK
m_clock => gr[0][22].CLK
m_clock => gr[0][23].CLK
m_clock => gr[0][24].CLK
m_clock => gr[0][25].CLK
m_clock => gr[0][26].CLK
m_clock => gr[0][27].CLK
m_clock => gr[0][28].CLK
m_clock => gr[0][29].CLK
m_clock => gr[0][30].CLK
m_clock => gr[0][31].CLK
m_clock => order~1.DATAIN
idata[0] => ~NO_FANOUT~
idata[1] => ~NO_FANOUT~
idata[2] => ~NO_FANOUT~
idata[3] => ~NO_FANOUT~
idata[4] => ~NO_FANOUT~
idata[5] => ~NO_FANOUT~
idata[6] => ~NO_FANOUT~
idata[7] => ~NO_FANOUT~
idata[8] => ~NO_FANOUT~
idata[9] => ~NO_FANOUT~
idata[10] => ~NO_FANOUT~
idata[11] => ~NO_FANOUT~
idata[12] => ~NO_FANOUT~
idata[13] => ~NO_FANOUT~
idata[14] => ~NO_FANOUT~
idata[15] => ~NO_FANOUT~
idata[16] => ~NO_FANOUT~
idata[17] => ~NO_FANOUT~
idata[18] => ~NO_FANOUT~
idata[19] => ~NO_FANOUT~
idata[20] => ~NO_FANOUT~
idata[21] => ~NO_FANOUT~
idata[22] => ~NO_FANOUT~
idata[23] => ~NO_FANOUT~
idata[24] => ~NO_FANOUT~
idata[25] => ~NO_FANOUT~
idata[26] => ~NO_FANOUT~
idata[27] => ~NO_FANOUT~
idata[28] => ~NO_FANOUT~
idata[29] => ~NO_FANOUT~
idata[30] => ~NO_FANOUT~
idata[31] => ~NO_FANOUT~
rdata[0] => rd_wire.DATAB
rdata[0] => rd_wire.DATAB
rdata[0] => rd_wire.DATAB
rdata[0] => rd_wire.DATAB
rdata[0] => rd_wire.DATAB
rdata[1] => rd_wire.DATAB
rdata[1] => rd_wire.DATAB
rdata[1] => rd_wire.DATAB
rdata[1] => rd_wire.DATAB
rdata[1] => rd_wire.DATAB
rdata[2] => rd_wire.DATAB
rdata[2] => rd_wire.DATAB
rdata[2] => rd_wire.DATAB
rdata[2] => rd_wire.DATAB
rdata[2] => rd_wire.DATAB
rdata[3] => rd_wire.DATAB
rdata[3] => rd_wire.DATAB
rdata[3] => rd_wire.DATAB
rdata[3] => rd_wire.DATAB
rdata[3] => rd_wire.DATAB
rdata[4] => rd_wire.DATAB
rdata[4] => rd_wire.DATAB
rdata[4] => rd_wire.DATAB
rdata[4] => rd_wire.DATAB
rdata[4] => rd_wire.DATAB
rdata[5] => rd_wire.DATAB
rdata[5] => rd_wire.DATAB
rdata[5] => rd_wire.DATAB
rdata[5] => rd_wire.DATAB
rdata[5] => rd_wire.DATAB
rdata[6] => rd_wire.DATAB
rdata[6] => rd_wire.DATAB
rdata[6] => rd_wire.DATAB
rdata[6] => rd_wire.DATAB
rdata[6] => rd_wire.DATAB
rdata[7] => rd_wire.DATAB
rdata[7] => rd_wire.DATAB
rdata[7] => rd_wire.DATAB
rdata[7] => rd_wire.DATAB
rdata[7] => rd_wire.DATAB
rdata[8] => rd_wire.DATAB
rdata[8] => rd_wire.DATAB
rdata[8] => rd_wire.DATAB
rdata[8] => rd_wire.DATAB
rdata[9] => rd_wire.DATAB
rdata[9] => rd_wire.DATAB
rdata[9] => rd_wire.DATAB
rdata[9] => rd_wire.DATAB
rdata[10] => rd_wire.DATAB
rdata[10] => rd_wire.DATAB
rdata[10] => rd_wire.DATAB
rdata[10] => rd_wire.DATAB
rdata[11] => rd_wire.DATAB
rdata[11] => rd_wire.DATAB
rdata[11] => rd_wire.DATAB
rdata[11] => rd_wire.DATAB
rdata[12] => rd_wire.DATAB
rdata[12] => rd_wire.DATAB
rdata[12] => rd_wire.DATAB
rdata[12] => rd_wire.DATAB
rdata[13] => rd_wire.DATAB
rdata[13] => rd_wire.DATAB
rdata[13] => rd_wire.DATAB
rdata[13] => rd_wire.DATAB
rdata[14] => rd_wire.DATAB
rdata[14] => rd_wire.DATAB
rdata[14] => rd_wire.DATAB
rdata[14] => rd_wire.DATAB
rdata[15] => rd_wire.DATAB
rdata[15] => rd_wire.DATAB
rdata[15] => rd_wire.DATAB
rdata[15] => rd_wire.DATAB
rdata[16] => rd_wire.DATAB
rdata[16] => rd_wire.DATAB
rdata[17] => rd_wire.DATAB
rdata[17] => rd_wire.DATAB
rdata[18] => rd_wire.DATAB
rdata[18] => rd_wire.DATAB
rdata[19] => rd_wire.DATAB
rdata[19] => rd_wire.DATAB
rdata[20] => rd_wire.DATAB
rdata[20] => rd_wire.DATAB
rdata[21] => rd_wire.DATAB
rdata[21] => rd_wire.DATAB
rdata[22] => rd_wire.DATAB
rdata[22] => rd_wire.DATAB
rdata[23] => rd_wire.DATAB
rdata[23] => rd_wire.DATAB
rdata[24] => rd_wire.DATAB
rdata[24] => rd_wire.DATAB
rdata[25] => rd_wire.DATAB
rdata[25] => rd_wire.DATAB
rdata[26] => rd_wire.DATAB
rdata[26] => rd_wire.DATAB
rdata[27] => rd_wire.DATAB
rdata[27] => rd_wire.DATAB
rdata[28] => rd_wire.DATAB
rdata[28] => rd_wire.DATAB
rdata[29] => rd_wire.DATAB
rdata[29] => rd_wire.DATAB
rdata[30] => rd_wire.DATAB
rdata[30] => rd_wire.DATAB
rdata[31] => rd_wire.DATAB
rdata[31] => rd_wire.DATAB
iaddr[0] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[1] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[2] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[3] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[4] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[5] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[6] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[7] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[8] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[9] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[10] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[11] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[12] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[13] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[14] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[15] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[16] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[17] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[18] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[19] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[20] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[21] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[22] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[23] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[24] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[25] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[26] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[27] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[28] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[29] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[30] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
iaddr[31] <= iaddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[0] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[1] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[2] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[3] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[4] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[5] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[6] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[7] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[8] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[9] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[10] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[11] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[12] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[13] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[14] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[15] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[16] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[17] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[18] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[19] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[20] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[21] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[22] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[23] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[24] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[25] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[26] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[27] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[28] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[29] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[30] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
daddr[31] <= daddr.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[16] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[17] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[18] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[19] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[20] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[21] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[22] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[23] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[24] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[25] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[26] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[27] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[28] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[29] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[30] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
wdata[31] <= wdata.DB_MAX_OUTPUT_PORT_TYPE
dmem_write <= dmem_write.DB_MAX_OUTPUT_PORT_TYPE
dmem_read <= dmem_read.DB_MAX_OUTPUT_PORT_TYPE


