Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 23:51:35 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  124         
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal                 1           
SYNTH-10   Warning   Wide multiplier                                            3           
TIMING-16  Warning   Large setup violation                                      1000        
TIMING-18  Warning   Missing input or output delay                              54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.424    -5205.520                   1877                 8961        0.155        0.000                      0                 8961        3.750        0.000                       0                  1898  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_65  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65             -6.424    -5205.520                   1877                 8961        0.155        0.000                      0                 8961        3.750        0.000                       0                  1898  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_65                      
(none)                      clk_65        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65
  To Clock:  clk_65

Setup :         1877  Failing Endpoints,  Worst Slack       -6.424ns,  Total Violation    -5205.520ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.424ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        16.305ns  (logic 8.321ns (51.032%)  route 7.984ns (48.968%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          1.179    21.458    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X45Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.449    14.854    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][26]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)       -0.058    15.034    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[25][26]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -21.458    
  -------------------------------------------------------------------
                         slack                                 -6.424    

Slack (VIOLATED) :        -6.153ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        16.034ns  (logic 8.321ns (51.895%)  route 7.713ns (48.105%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          0.908    21.187    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X44Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.449    14.854    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][26]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X44Y48         FDRE (Setup_fdre_C_D)       -0.058    15.034    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][26]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -21.187    
  -------------------------------------------------------------------
                         slack                                 -6.153    

Slack (VIOLATED) :        -6.133ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.886ns  (logic 8.412ns (52.953%)  route 7.474ns (47.047%))
  Logic Levels:           15  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.663 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[0]
                         net (fo=1, routed)           0.508    19.171    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[12]
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.295    19.466 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][28]_i_3/O
                         net (fo=2, routed)           0.173    19.639    beta_manual/motherboard/beta/M_motherboard_ma[16]
    SLICE_X54Y59         LUT6 (Prop_lut6_I3_O)        0.124    19.763 r  beta_manual/motherboard/beta/D_registers_q[30][28]_i_1/O
                         net (fo=31, routed)          1.276    21.038    beta_manual/motherboard/beta/regfile_system/regfile/D[28]
    SLICE_X45Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.438    14.842    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11][28]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X45Y55         FDRE (Setup_fdre_C_D)       -0.081    14.905    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[11][28]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -21.038    
  -------------------------------------------------------------------
                         slack                                 -6.133    

Slack (VIOLATED) :        -6.124ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        16.002ns  (logic 8.321ns (52.000%)  route 7.681ns (48.000%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          0.875    21.154    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X41Y47         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.448    14.853    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][26]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)       -0.047    15.030    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[26][26]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -21.154    
  -------------------------------------------------------------------
                         slack                                 -6.124    

Slack (VIOLATED) :        -6.122ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.989ns  (logic 8.321ns (52.043%)  route 7.668ns (47.957%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          0.862    21.141    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X43Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.448    14.853    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23][26]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)       -0.058    15.019    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[23][26]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -21.141    
  -------------------------------------------------------------------
                         slack                                 -6.122    

Slack (VIOLATED) :        -6.087ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.882ns  (logic 8.410ns (52.952%)  route 7.472ns (47.048%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.650 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[1]
                         net (fo=1, routed)           0.614    19.264    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I1_O)        0.306    19.570 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][25]_i_2/O
                         net (fo=2, routed)           0.321    19.890    beta_manual/motherboard/beta/M_motherboard_ma[13]
    SLICE_X56Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.014 r  beta_manual/motherboard/beta/D_registers_q[30][25]_i_1/O
                         net (fo=31, routed)          1.020    21.035    beta_manual/motherboard/beta/regfile_system/regfile/D[25]
    SLICE_X55Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.443    14.847    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][25]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X55Y50         FDRE (Setup_fdre_C_D)       -0.043    14.948    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[28][25]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -21.035    
  -------------------------------------------------------------------
                         slack                                 -6.087    

Slack (VIOLATED) :        -6.086ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.979ns  (logic 8.321ns (52.075%)  route 7.658ns (47.925%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          0.852    21.131    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X45Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.449    14.854    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X45Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27][26]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X45Y48         FDRE (Setup_fdre_C_D)       -0.047    15.045    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[27][26]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -21.131    
  -------------------------------------------------------------------
                         slack                                 -6.086    

Slack (VIOLATED) :        -6.051ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.893ns  (logic 8.321ns (52.355%)  route 7.572ns (47.645%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          0.767    21.046    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X41Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.447    14.852    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][26]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y46         FDRE (Setup_fdre_C_D)       -0.081    14.995    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[2][26]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -21.046    
  -------------------------------------------------------------------
                         slack                                 -6.051    

Slack (VIOLATED) :        -6.033ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.865ns  (logic 8.321ns (52.450%)  route 7.544ns (47.550%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          0.738    21.017    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X40Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.447    14.852    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][26]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X40Y46         FDRE (Setup_fdre_C_D)       -0.092    14.984    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[24][26]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -21.017    
  -------------------------------------------------------------------
                         slack                                 -6.033    

Slack (VIOLATED) :        -6.014ns  (required time - arrival time)
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_65 rise@10.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        15.861ns  (logic 8.321ns (52.462%)  route 7.540ns (47.538%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.413    20.155    beta_manual/motherboard/beta/D_registers_q[30][26]_i_3_n_0_alias
    SLICE_X45Y46         LUT6 (Prop_lut6_I3_O)        0.124    20.279 r  beta_manual/motherboard/beta/D_registers_q[30][26]_i_1_comp/O
                         net (fo=31, routed)          0.734    21.013    beta_manual/motherboard/beta/regfile_system/regfile/D[26]
    SLICE_X44Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)    10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.448    14.853    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X44Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][26]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X44Y46         FDRE (Setup_fdre_C_D)       -0.092    14.999    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[18][26]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -21.013    
  -------------------------------------------------------------------
                         slack                                 -6.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.582     1.526    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  beta_manual/motherboard/pn/D_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  beta_manual/motherboard/pn/D_x_q_reg[9]/Q
                         net (fo=4, routed)           0.074     1.741    beta_manual/motherboard/pn/D_x_q[9]
    SLICE_X59Y71         LUT5 (Prop_lut5_I0_O)        0.045     1.786 r  beta_manual/motherboard/pn/D_w_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.786    beta_manual/motherboard/pn/D_w_d0__68[9]
    SLICE_X59Y71         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.850     2.039    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X59Y71         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[9]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     1.631    beta_manual/motherboard/pn/D_w_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/D_system_input_buffer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.560     1.504    beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.110     1.755    beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/D_last_q
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/D_system_input_buffer_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    beta_manual/motherboard/D_system_input_buffer_q_reg[1]_0
    SLICE_X56Y82         FDRE                                         r  beta_manual/motherboard/D_system_input_buffer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.826     2.016    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  beta_manual/motherboard/D_system_input_buffer_q_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.120     1.637    beta_manual/motherboard/D_system_input_buffer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/D_system_input_buffer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.560     1.504    beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  beta_manual/forLoop_idx_0_1716226233[0].interrupt_button_edge/D_last_q_reg/Q
                         net (fo=3, routed)           0.114     1.759    beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/D_last_q
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/D_system_input_buffer_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    beta_manual/motherboard/D_system_input_buffer_q_reg[0]_0
    SLICE_X56Y82         FDRE                                         r  beta_manual/motherboard/D_system_input_buffer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.826     2.016    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X56Y82         FDRE                                         r  beta_manual/motherboard/D_system_input_buffer_q_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.121     1.638    beta_manual/motherboard/D_system_input_buffer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/lcd/D_mosi_enable_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.367%)  route 0.086ns (31.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.596     1.540    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.086     1.767    beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  beta_manual/motherboard/lcd/D_mosi_enable_q_i_1/O
                         net (fo=1, routed)           0.000     1.812    beta_manual/motherboard/lcd/D_mosi_enable_q_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  beta_manual/motherboard/lcd/D_mosi_enable_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.867     2.057    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  beta_manual/motherboard/lcd/D_mosi_enable_q_reg/C
                         clock pessimism             -0.504     1.553    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.092     1.645    beta_manual/motherboard/lcd/D_mosi_enable_q_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.553     1.497    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  beta_manual/motherboard/pn/D_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  beta_manual/motherboard/pn/D_x_q_reg[15]/Q
                         net (fo=4, routed)           0.115     1.753    beta_manual/motherboard/pn/D_x_q[15]
    SLICE_X56Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.798 r  beta_manual/motherboard/pn/D_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.798    beta_manual/motherboard/pn/D_w_d0__68[7]
    SLICE_X56Y75         FDSE                                         r  beta_manual/motherboard/pn/D_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.818     2.008    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X56Y75         FDSE                                         r  beta_manual/motherboard/pn/D_w_q_reg[7]/C
                         clock pessimism             -0.499     1.510    
    SLICE_X56Y75         FDSE (Hold_fdse_C_D)         0.121     1.631    beta_manual/motherboard/pn/D_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.596     1.540    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.087     1.768    beta_manual/motherboard/lcd/D_clock_ctr_q_reg[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  beta_manual/motherboard/lcd/D_bit_ptr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    beta_manual/motherboard/lcd/D_bit_ptr_q[0]_i_1_n_0
    SLICE_X63Y48         FDRE                                         r  beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.867     2.057    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X63Y48         FDRE                                         r  beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.091     1.644    beta_manual/motherboard/lcd/D_bit_ptr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_w_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_z_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.580     1.524    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  beta_manual/motherboard/pn/D_w_q_reg[1]/Q
                         net (fo=2, routed)           0.119     1.784    beta_manual/motherboard/pn/D_w_q_reg_n_0_[1]
    SLICE_X58Y73         FDRE                                         r  beta_manual/motherboard/pn/D_z_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.846     2.036    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X58Y73         FDRE                                         r  beta_manual/motherboard/pn/D_z_q_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.076     1.613    beta_manual/motherboard/pn/D_z_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.593     1.537    reset_cond/clk
    SLICE_X58Y51         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  reset_cond/D_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.114     1.792    reset_cond/D_stage_d[2]
    SLICE_X58Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.863     2.052    reset_cond/clk
    SLICE_X58Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X58Y52         FDPE (Hold_fdpe_C_D)         0.066     1.619    reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.140%)  route 0.123ns (39.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.556     1.500    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  beta_manual/motherboard/pn/D_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  beta_manual/motherboard/pn/D_x_q_reg[24]/Q
                         net (fo=2, routed)           0.123     1.764    beta_manual/motherboard/pn/D_x_q[24]
    SLICE_X56Y71         LUT5 (Prop_lut5_I4_O)        0.045     1.809 r  beta_manual/motherboard/pn/D_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.809    beta_manual/motherboard/pn/D_w_d0__68[16]
    SLICE_X56Y71         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.822     2.012    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  beta_manual/motherboard/pn/D_w_q_reg[16]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.120     1.634    beta_manual/motherboard/pn/D_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 beta_manual/motherboard/pn/D_x_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/pn/D_w_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_65
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65 rise@0.000ns - clk_65 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.165%)  route 0.145ns (43.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.552     1.496    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  beta_manual/motherboard/pn/D_x_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  beta_manual/motherboard/pn/D_x_q_reg[10]/Q
                         net (fo=4, routed)           0.145     1.782    beta_manual/motherboard/pn/D_x_q[10]
    SLICE_X56Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.827 r  beta_manual/motherboard/pn/D_w_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    beta_manual/motherboard/pn/D_w_d0__68[2]
    SLICE_X56Y73         FDSE                                         r  beta_manual/motherboard/pn/D_w_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.819     2.009    beta_manual/motherboard/pn/clk_IBUF_BUFG
    SLICE_X56Y73         FDSE                                         r  beta_manual/motherboard/pn/D_w_q_reg[2]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X56Y73         FDSE (Hold_fdse_C_D)         0.121     1.651    beta_manual/motherboard/pn/D_w_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7    beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y43   beta_manual/D_id_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y42   beta_manual/D_id_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y41   beta_manual/D_id_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y60   beta_manual/D_id_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y62   beta_manual/D_id_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y63   beta_manual/D_id_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y58   beta_manual/D_id_q_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y60   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y60   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y47   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y60   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y60   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.207ns  (logic 6.384ns (27.510%)  route 16.823ns (72.490%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          2.188     8.511    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.635 f  beta_manual/motherboard/beta/D_registers_q[30][5]_i_2/O
                         net (fo=1, routed)           1.074     9.709    beta_manual/motherboard/beta/D_registers_q[30][5]_i_2_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.833 r  beta_manual/motherboard/beta/D_registers_q[30][5]_i_1/O
                         net (fo=33, routed)          1.629    11.462    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.586 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.764    12.351    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.475 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    13.137    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.261 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.655    13.916    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.040 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.166    15.206    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    15.330 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.309    19.640    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    23.207 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.207    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.189ns  (logic 6.395ns (27.578%)  route 16.794ns (72.422%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          2.188     8.511    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.635 r  beta_manual/motherboard/beta/D_registers_q[30][5]_i_2/O
                         net (fo=1, routed)           1.074     9.709    beta_manual/motherboard/beta/D_registers_q[30][5]_i_2_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.833 f  beta_manual/motherboard/beta/D_registers_q[30][5]_i_1/O
                         net (fo=33, routed)          1.629    11.462    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.586 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.764    12.351    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.475 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    13.137    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.261 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.655    13.916    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.040 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.153    15.193    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.317 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.293    19.611    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    23.189 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.189    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.149ns  (logic 6.381ns (27.563%)  route 16.768ns (72.437%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          2.188     8.511    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.635 f  beta_manual/motherboard/beta/D_registers_q[30][5]_i_2/O
                         net (fo=1, routed)           1.074     9.709    beta_manual/motherboard/beta/D_registers_q[30][5]_i_2_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.833 r  beta_manual/motherboard/beta/D_registers_q[30][5]_i_1/O
                         net (fo=33, routed)          1.629    11.462    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.586 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.764    12.351    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.475 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    13.137    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.261 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.655    13.916    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.040 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.156    15.196    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.320 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.265    19.585    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    23.149 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.149    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.036ns  (logic 6.395ns (27.762%)  route 16.641ns (72.238%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          2.188     8.511    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.635 f  beta_manual/motherboard/beta/D_registers_q[30][5]_i_2/O
                         net (fo=1, routed)           1.074     9.709    beta_manual/motherboard/beta/D_registers_q[30][5]_i_2_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.833 r  beta_manual/motherboard/beta/D_registers_q[30][5]_i_1/O
                         net (fo=33, routed)          1.629    11.462    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.586 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.764    12.351    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.475 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    13.137    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.261 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.655    13.916    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.040 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.151    15.191    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X57Y38         LUT6 (Prop_lut6_I3_O)        0.124    15.315 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.142    19.458    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    23.036 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.036    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.957ns  (logic 6.263ns (27.283%)  route 16.694ns (72.717%))
  Logic Levels:           12  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          1.114     7.436    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.560 r  beta_manual/motherboard/beta/D_registers_q[30][14]_i_7/O
                         net (fo=17, routed)          2.809    10.369    beta_manual/motherboard/beta/read_data_reg[30]_2
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    10.493 r  beta_manual/motherboard/beta/D_registers_q[30][3]_i_1/O
                         net (fo=33, routed)          2.405    12.898    beta_manual/motherboard/beta/pc_system/D[3]
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.124    13.022 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.670    13.692    beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[6]_inst_i_7_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.816 r  beta_manual/motherboard/beta/regfile_system/regfile/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.161    13.977    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.101 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.042    15.143    beta_manual/motherboard/memory_unit/instruction_memory/seg/M_seg_dec_char[3]
    SLICE_X57Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.267 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.119    19.386    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    22.957 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.957    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.859ns  (logic 6.385ns (27.930%)  route 16.474ns (72.070%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          2.188     8.511    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.124     8.635 f  beta_manual/motherboard/beta/D_registers_q[30][5]_i_2/O
                         net (fo=1, routed)           1.074     9.709    beta_manual/motherboard/beta/D_registers_q[30][5]_i_2_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.833 r  beta_manual/motherboard/beta/D_registers_q[30][5]_i_1/O
                         net (fo=33, routed)          1.629    11.462    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X54Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.586 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.764    12.351    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_54_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.475 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    13.137    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I0_O)        0.124    13.261 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.655    13.916    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_10_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.040 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.003    15.043    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    15.167 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.124    19.291    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    22.859 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.859    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.417ns  (logic 6.385ns (28.483%)  route 16.032ns (71.517%))
  Logic Levels:           13  (IBUF=1 LUT3=2 LUT5=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          2.220     8.543    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X50Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.667 r  beta_manual/motherboard/beta/D_registers_q[30][4]_i_2/O
                         net (fo=1, routed)           1.061     9.728    beta_manual/motherboard/beta/D_registers_q[30][4]_i_2_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.852 r  beta_manual/motherboard/beta/D_registers_q[30][4]_i_1/O
                         net (fo=33, routed)          1.894    11.745    beta_manual/motherboard/beta/pc_system/D[4]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.869 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_63/O
                         net (fo=1, routed)           0.820    12.690    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_63_n_0
    SLICE_X58Y40         LUT3 (Prop_lut3_I0_O)        0.124    12.814 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_41/O
                         net (fo=1, routed)           0.667    13.481    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_41_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.605 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.158    13.763    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1_1
    SLICE_X58Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.887 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.079    14.966    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_6_n_0
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    15.090 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.759    18.848    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    22.417 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.417    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.995ns  (logic 6.119ns (29.144%)  route 14.876ns (70.856%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          2.220     8.543    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X50Y40         LUT5 (Prop_lut5_I1_O)        0.124     8.667 r  beta_manual/motherboard/beta/D_registers_q[30][4]_i_2/O
                         net (fo=1, routed)           1.061     9.728    beta_manual/motherboard/beta/D_registers_q[30][4]_i_2_n_0
    SLICE_X46Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.852 r  beta_manual/motherboard/beta/D_registers_q[30][4]_i_1/O
                         net (fo=33, routed)          2.057    11.908    beta_manual/motherboard/beta/pc_system/D[4]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.032 r  beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_3/O
                         net (fo=1, routed)           0.955    12.987    beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_3_n_0
    SLICE_X60Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.111 r  beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.944    14.055    beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124    14.179 r  beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.266    17.445    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    20.995 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    20.995    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.255ns  (logic 6.118ns (30.207%)  route 14.137ns (69.793%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.481     6.198    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X43Y61         LUT6 (Prop_lut6_I4_O)        0.124     6.322 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_11/O
                         net (fo=42, routed)          1.114     7.436    beta_manual/motherboard/beta/M_control_system_wdsel[0]
    SLICE_X36Y58         LUT2 (Prop_lut2_I0_O)        0.124     7.560 r  beta_manual/motherboard/beta/D_registers_q[30][14]_i_7/O
                         net (fo=17, routed)          2.394     9.954    beta_manual/motherboard/beta/read_data_reg[30]_2
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.078 r  beta_manual/motherboard/beta/D_registers_q[30][10]_i_1/O
                         net (fo=33, routed)          1.377    11.455    beta_manual/motherboard/beta/pc_system/D[10]
    SLICE_X57Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.579 r  beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.824    12.403    beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_3_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I0_O)        0.124    12.527 r  beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           1.105    13.632    beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.124    13.756 r  beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.949    16.705    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    20.255 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    20.255    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.985ns  (logic 6.071ns (30.380%)  route 13.914ns (69.620%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           0.947     5.664    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.124     5.788 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_12/O
                         net (fo=44, routed)          2.470     8.259    beta_manual/motherboard/beta/M_control_system_wdsel[1]
    SLICE_X44Y54         LUT5 (Prop_lut5_I3_O)        0.124     8.383 r  beta_manual/motherboard/beta/D_registers_q[30][14]_i_2/O
                         net (fo=1, routed)           1.013     9.396    beta_manual/motherboard/beta/D_registers_q[30][14]_i_2_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.520 r  beta_manual/motherboard/beta/D_registers_q[30][14]_i_1/O
                         net (fo=33, routed)          1.281    10.801    beta_manual/motherboard/beta/pc_system/D[14]
    SLICE_X45Y63         LUT5 (Prop_lut5_I4_O)        0.124    10.925 r  beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.939    11.864    beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_3_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I0_O)        0.124    11.988 r  beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.497    13.485    beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_2_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124    13.609 r  beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.873    16.482    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    19.985 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    19.985    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.451ns (79.202%)  route 0.381ns (20.798%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.381     0.602    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.832 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     1.832    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.464ns (79.352%)  route 0.381ns (20.648%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=3, routed)           0.381     0.613    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.845 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     1.845    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.559ns (71.286%)  route 0.628ns (28.714%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=3, routed)           0.628     0.924    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     2.186 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.186    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.483ns (59.698%)  route 1.001ns (40.302%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=16, routed)          0.579     0.815    beta_manual/motherboard/beta/pc_system/io_led[0][7]_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I2_O)        0.045     0.860 r  beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.422     1.282    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.484 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     2.484    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.529ns (61.420%)  route 0.960ns (38.580%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=16, routed)          0.557     0.793    beta_manual/motherboard/beta/pc_system/io_led[0][7]_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.838 r  beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.403     1.241    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.490 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     2.490    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.535ns (61.019%)  route 0.981ns (38.981%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=16, routed)          0.425     0.661    beta_manual/motherboard/beta/pc_system/io_led[0][7]_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.706 r  beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.555     1.261    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     2.515 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     2.515    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.526ns (58.070%)  route 1.102ns (41.930%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=16, routed)          0.547     0.783    beta_manual/motherboard/beta/pc_system/io_led[0][7]_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.828 r  beta_manual/motherboard/beta/pc_system/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555     1.383    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     2.627 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     2.627    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 1.485ns (53.838%)  route 1.273ns (46.162%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=16, routed)          0.422     0.658    beta_manual/motherboard/beta/pc_system/io_led[0][7]_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.703 r  beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.851     1.554    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     2.758 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     2.758    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.523ns (51.018%)  route 1.462ns (48.982%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_led[1][7]_INST_0_i_4/O
                         net (fo=16, routed)          0.795     1.030    beta_manual/motherboard/beta/pc_system/io_led[0][7]_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.075 r  beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.667     1.743    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     2.985 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     2.985    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_65
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.613ns  (logic 12.591ns (42.518%)  route 17.022ns (57.482%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.767 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=2, routed)           1.103    19.870    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.306    20.176 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3/O
                         net (fo=1, routed)           1.247    21.423    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.124    21.547 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=1, routed)           1.018    22.565    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[13]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.689 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][5]_INST_0_i_5/O
                         net (fo=2, routed)           1.134    23.824    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.948 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.527    25.474    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.598 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.166    26.764    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    26.888 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.309    31.198    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    34.765 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.765    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.595ns  (logic 12.602ns (42.581%)  route 16.993ns (57.419%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.767 f  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=2, routed)           1.103    19.870    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.306    20.176 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3/O
                         net (fo=1, routed)           1.247    21.423    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.124    21.547 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=1, routed)           1.018    22.565    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[13]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.689 f  beta_manual/motherboard/memory_unit/data_memory/io_led[1][5]_INST_0_i_5/O
                         net (fo=2, routed)           1.134    23.824    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.948 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.527    25.474    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.598 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.153    26.751    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X57Y38         LUT6 (Prop_lut6_I4_O)        0.124    26.875 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.293    31.169    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    34.747 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    34.747    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.555ns  (logic 12.587ns (42.589%)  route 16.968ns (57.411%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.767 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=2, routed)           1.103    19.870    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.306    20.176 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3/O
                         net (fo=1, routed)           1.247    21.423    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.124    21.547 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=1, routed)           1.018    22.565    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[13]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.689 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][5]_INST_0_i_5/O
                         net (fo=2, routed)           1.134    23.824    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.948 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.527    25.474    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.598 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.156    26.754    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I4_O)        0.124    26.878 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.265    31.143    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    34.707 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    34.707    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.442ns  (logic 12.602ns (42.802%)  route 16.840ns (57.198%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.767 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=2, routed)           1.103    19.870    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.306    20.176 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3/O
                         net (fo=1, routed)           1.247    21.423    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.124    21.547 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=1, routed)           1.018    22.565    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[13]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.689 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][5]_INST_0_i_5/O
                         net (fo=2, routed)           1.134    23.824    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.948 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.527    25.474    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.598 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.151    26.749    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X57Y38         LUT6 (Prop_lut6_I3_O)        0.124    26.873 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.142    31.016    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    34.594 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.594    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.264ns  (logic 12.591ns (43.025%)  route 16.674ns (56.975%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.767 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=2, routed)           1.103    19.870    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.306    20.176 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3/O
                         net (fo=1, routed)           1.247    21.423    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.124    21.547 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=1, routed)           1.018    22.565    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[13]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.689 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][5]_INST_0_i_5/O
                         net (fo=2, routed)           1.134    23.824    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.948 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.527    25.474    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.598 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.003    26.601    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I3_O)        0.124    26.725 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.124    30.849    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    34.417 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    34.417    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.246ns  (logic 12.594ns (43.063%)  route 16.652ns (56.937%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.767 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=2, routed)           1.103    19.870    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.306    20.176 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3/O
                         net (fo=1, routed)           1.247    21.423    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.124    21.547 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=1, routed)           1.018    22.565    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[13]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.689 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][5]_INST_0_i_5/O
                         net (fo=2, routed)           1.134    23.824    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.948 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.527    25.474    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.598 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.986    26.584    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X57Y38         LUT6 (Prop_lut6_I0_O)        0.124    26.708 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.119    30.827    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    34.398 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    34.398    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.669ns  (logic 12.592ns (43.920%)  route 16.078ns (56.080%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.767 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[1]
                         net (fo=2, routed)           1.103    19.870    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[13]
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.306    20.176 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3/O
                         net (fo=1, routed)           1.247    21.423    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_3_n_0
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.124    21.547 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][29]_i_2/O
                         net (fo=1, routed)           1.018    22.565    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[13]
    SLICE_X47Y56         LUT6 (Prop_lut6_I5_O)        0.124    22.689 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][5]_INST_0_i_5/O
                         net (fo=2, routed)           1.134    23.824    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    23.948 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.527    25.474    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_9_n_0
    SLICE_X56Y41         LUT6 (Prop_lut6_I4_O)        0.124    25.598 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.772    26.370    beta_manual/motherboard/memory_unit/instruction_memory/io_segment[6][0]
    SLICE_X56Y38         LUT6 (Prop_lut6_I0_O)        0.124    26.494 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.759    30.253    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    33.822 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    33.822    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.784ns  (logic 12.189ns (47.274%)  route 13.595ns (52.726%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.444 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.444    beta_manual/motherboard/beta/alu_system/divider/div0_carry__1_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.683 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__2/O[2]
                         net (fo=2, routed)           1.095    19.778    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[14]
    SLICE_X47Y54         LUT5 (Prop_lut5_I1_O)        0.301    20.079 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][30]_i_3/O
                         net (fo=1, routed)           1.450    21.528    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[14]
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124    21.652 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][6]_INST_0_i_5/O
                         net (fo=2, routed)           1.163    22.815    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_3_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.939 r  beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           1.497    24.436    beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_2_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.124    24.560 r  beta_manual/motherboard/beta/pc_system/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.873    27.433    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    30.936 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    30.936    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.719ns  (logic 12.243ns (47.602%)  route 13.476ns (52.398%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=2 LUT5=4 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.327 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.327    beta_manual/motherboard/beta/alu_system/divider/div0_carry__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.566 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__1/O[2]
                         net (fo=1, routed)           0.875    19.441    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[10]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.301    19.742 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3/O
                         net (fo=2, routed)           0.965    20.707    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_3_n_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I1_O)        0.124    20.831 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][26]_i_2/O
                         net (fo=1, routed)           0.874    21.705    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[10]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.124    21.829 r  beta_manual/motherboard/memory_unit/data_memory/io_led[1][2]_INST_0_i_5/O
                         net (fo=2, routed)           1.191    23.020    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_3_2
    SLICE_X58Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.144 r  beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           1.105    24.248    beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.124    24.372 r  beta_manual/motherboard/beta/pc_system/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.949    27.322    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    30.871 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    30.871    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.711ns  (logic 12.100ns (47.063%)  route 13.610ns (52.937%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.568     5.152    beta_manual/motherboard/memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[29]/Q
                         net (fo=47, routed)          0.862     6.471    beta_manual/motherboard/memory_unit/instruction_memory/Q[28]
    SLICE_X45Y50         LUT3 (Prop_lut3_I1_O)        0.124     6.595 f  beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2/O
                         net (fo=8, routed)           0.307     6.902    beta_manual/motherboard/memory_unit/instruction_memory/D_acc_wait_q_i_2_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.026 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_165/O
                         net (fo=3, routed)           0.500     7.525    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_ra2sel
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.124     7.649 r  beta_manual/motherboard/memory_unit/instruction_memory/div0_i_352/O
                         net (fo=128, routed)         1.606     9.256    beta_manual/motherboard/beta/regfile_system/regfile/M_regfile_ra2[2]
    SLICE_X48Y60         MUXF7 (Prop_muxf7_S_O)       0.276     9.532 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177/O
                         net (fo=2, routed)           0.000     9.532    beta_manual/motherboard/beta/regfile_system/regfile/div0_i_177_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     9.626 r  beta_manual/motherboard/beta/regfile_system/regfile/div0_i_59/O
                         net (fo=1, routed)           0.648    10.274    beta_manual/motherboard/beta/regfile_system_n_138
    SLICE_X49Y59         LUT5 (Prop_lut5_I2_O)        0.316    10.590 r  beta_manual/motherboard/beta/div0_i_19/O
                         net (fo=8, routed)           0.808    11.398    beta_manual/motherboard/beta/alu_system/divider/A[13]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    15.249 r  beta_manual/motherboard/beta/alu_system/divider/div0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.251    beta_manual/motherboard/beta/alu_system/divider/div0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.769 r  beta_manual/motherboard/beta/alu_system/divider/div0__1/P[0]
                         net (fo=2, routed)           0.783    17.552    beta_manual/motherboard/beta/alu_system/divider/div0__1_n_105
    SLICE_X54Y49         LUT2 (Prop_lut2_I0_O)        0.124    17.676 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3/O
                         net (fo=1, routed)           0.000    17.676    beta_manual/motherboard/beta/alu_system/divider/div0_carry_i_3_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.209 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry/CO[3]
                         net (fo=1, routed)           0.001    18.210    beta_manual/motherboard/beta/alu_system/divider/div0_carry_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.429 r  beta_manual/motherboard/beta/alu_system/divider/div0_carry__0/O[0]
                         net (fo=1, routed)           0.579    19.008    beta_manual/motherboard/memory_unit/instruction_memory/M_multiplier_mul[4]
    SLICE_X55Y48         LUT5 (Prop_lut5_I3_O)        0.295    19.303 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_4/O
                         net (fo=2, routed)           1.026    20.329    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_4_n_0
    SLICE_X54Y45         LUT4 (Prop_lut4_I0_O)        0.124    20.453 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][20]_i_3/O
                         net (fo=1, routed)           1.279    21.732    beta_manual/motherboard/memory_unit/data_memory/io_led[1][7]_INST_0_i_2_0[4]
    SLICE_X52Y40         LUT6 (Prop_lut6_I5_O)        0.124    21.856 r  beta_manual/motherboard/memory_unit/data_memory/io_led[0][4]_INST_0_i_5/O
                         net (fo=2, routed)           0.999    22.855    beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_1_1
    SLICE_X60Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.979 r  beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.944    23.923    beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_2_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.124    24.047 r  beta_manual/motherboard/beta/pc_system/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.266    27.313    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    30.863 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    30.863    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.399ns (78.700%)  route 0.378ns (21.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.591     1.535    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  beta_manual/frequency_divider/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.378     2.077    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.312 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.312    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.393ns (67.315%)  route 0.677ns (32.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.589     1.533    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  beta_manual/frequency_divider/D_ctr_q_reg[23]/Q
                         net (fo=4, routed)           0.677     2.373    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.603 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.603    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.409ns (66.641%)  route 0.705ns (33.359%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.592     1.536    beta_manual/next_button_edge/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  beta_manual/next_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  beta_manual/next_button_edge/D_last_q_reg/Q
                         net (fo=1, routed)           0.282     1.959    beta_manual/next_button_conditioner/D_last_q
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  beta_manual/next_button_conditioner/io_led[2][3]_INST_0_i_1/O
                         net (fo=3, routed)           0.423     2.427    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.650 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.650    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/D_id_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.677ns  (logic 1.521ns (56.819%)  route 1.156ns (43.181%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.562     1.506    beta_manual/clk_IBUF_BUFG
    SLICE_X55Y60         FDRE                                         r  beta_manual/D_id_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  beta_manual/D_id_q_reg[12]/Q
                         net (fo=1, routed)           0.170     1.817    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2[10]
    SLICE_X55Y60         LUT5 (Prop_lut5_I2_O)        0.045     1.862 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.050     1.912    beta_manual/motherboard/beta/pc_system/io_led[1][4]_INST_0_i_1_2
    SLICE_X55Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.957 r  beta_manual/motherboard/beta/pc_system/io_led[1][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.380     2.338    beta_manual/motherboard/beta/pc_system/io_led[1][4]_INST_0_i_2_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.383 r  beta_manual/motherboard/beta/pc_system/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.555     2.938    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     4.182 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     4.182    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/D_id_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.564ns (57.439%)  route 1.159ns (42.561%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.591     1.535    beta_manual/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  beta_manual/D_id_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  beta_manual/D_id_q_reg[8]/Q
                         net (fo=1, routed)           0.107     1.769    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2[7]
    SLICE_X58Y59         LUT6 (Prop_lut6_I4_O)        0.098     1.867 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][0]_INST_0_i_6/O
                         net (fo=1, routed)           0.281     2.149    beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_1_1
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.045     2.194 r  beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.368     2.561    beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_2_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.606 r  beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.403     3.010    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.258 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.258    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/D_id_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.478ns (53.680%)  route 1.275ns (46.320%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.563     1.507    beta_manual/clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  beta_manual/D_id_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  beta_manual/D_id_q_reg[31]/Q
                         net (fo=1, routed)           0.220     1.868    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2[28]
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_10/O
                         net (fo=1, routed)           0.112     2.025    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1_4
    SLICE_X51Y59         LUT6 (Prop_lut6_I5_O)        0.045     2.070 r  beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.522     2.591    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_2_n_0
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.045     2.636 r  beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.422     3.058    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.260 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     4.260    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/D_id_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.530ns (55.063%)  route 1.249ns (44.937%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.559     1.503    beta_manual/clk_IBUF_BUFG
    SLICE_X47Y62         FDRE                                         r  beta_manual/D_id_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  beta_manual/D_id_q_reg[13]/Q
                         net (fo=1, routed)           0.136     1.780    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2[11]
    SLICE_X47Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.825 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.051     1.876    beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_1_1
    SLICE_X47Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.921 r  beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.506     2.427    beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_2_n_0
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.472 r  beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.555     3.027    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.281 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     4.281    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/D_id_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.518ns (53.424%)  route 1.323ns (46.576%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.567     1.511    beta_manual/clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  beta_manual/D_id_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  beta_manual/D_id_q_reg[22]/Q
                         net (fo=1, routed)           0.136     1.788    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2[19]
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.190     2.022    beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_1_1
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.045     2.067 r  beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.330     2.397    beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_2_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I0_O)        0.045     2.442 r  beta_manual/motherboard/beta/pc_system/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.667     3.110    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.352 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     4.352    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/lcd/D_dcx_in_dff_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.520ns (53.568%)  route 1.317ns (46.432%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.594     1.538    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  beta_manual/motherboard/lcd/D_dcx_in_dff_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  beta_manual/motherboard/lcd/D_dcx_in_dff_q_reg/Q
                         net (fo=2, routed)           0.169     1.848    beta_manual/motherboard/lcd/D_dcx_in_dff_q
    SLICE_X61Y45         LUT2 (Prop_lut2_I1_O)        0.043     1.891 r  beta_manual/motherboard/lcd/lcd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.039    lcd_OBUF[2]
    R11                  OBUF (Prop_obuf_I_O)         1.336     4.375 r  lcd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.375    lcd[2]
    R11                                                               r  lcd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/D_id_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.858ns  (logic 1.526ns (53.394%)  route 1.332ns (46.606%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.594     1.538    beta_manual/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  beta_manual/D_id_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  beta_manual/D_id_q_reg[3]/Q
                         net (fo=1, routed)           0.159     1.838    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_2[2]
    SLICE_X59Y43         LUT5 (Prop_lut5_I2_O)        0.045     1.883 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.155     2.038    beta_manual/motherboard/beta/pc_system/io_led[0][3]_INST_0_i_1_2
    SLICE_X59Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.083 r  beta_manual/motherboard/beta/pc_system/io_led[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.192     2.275    beta_manual/motherboard/beta/pc_system/io_led[0][3]_INST_0_i_2_n_0
    SLICE_X64Y43         LUT5 (Prop_lut5_I0_O)        0.045     2.320 r  beta_manual/motherboard/beta/pc_system/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.826     3.146    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     4.396 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     4.396    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65

Max Delay          2055 Endpoints
Min Delay          2055 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.155ns  (logic 2.678ns (22.028%)  route 9.478ns (77.972%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.923     9.450    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.574 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_2/O
                         net (fo=32, routed)          2.581    12.155    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X56Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.454     4.859    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[30][21]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.112ns  (logic 2.678ns (22.107%)  route 9.434ns (77.893%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.886     9.413    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.537 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[17][31]_i_1/O
                         net (fo=32, routed)          2.575    12.112    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][31]_0[0]
    SLICE_X60Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.518     4.923    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[17][25]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.104ns  (logic 2.678ns (22.121%)  route 9.427ns (77.879%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.774     9.301    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124     9.425 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[6][31]_i_1/O
                         net (fo=32, routed)          2.679    12.104    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][31]_0[0]
    SLICE_X54Y47         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.453     4.858    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[6][21]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.103ns  (logic 2.678ns (22.123%)  route 9.426ns (77.877%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.628     9.155    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.124     9.279 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[5][31]_i_1/O
                         net (fo=32, routed)          2.824    12.103    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][31]_0[0]
    SLICE_X58Y43         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.518     4.923    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X58Y43         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[5][22]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.049ns  (logic 2.678ns (22.222%)  route 9.372ns (77.778%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.751     9.278    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.402 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[20][31]_i_1/O
                         net (fo=32, routed)          2.648    12.049    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][31]_0[0]
    SLICE_X45Y40         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.446     4.851    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[20][3]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.989ns  (logic 2.678ns (22.333%)  route 9.312ns (77.667%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.894     9.421    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.545 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[14][31]_i_1/O
                         net (fo=32, routed)          2.444    11.989    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][31]_0[0]
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.452     4.857    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][20]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.989ns  (logic 2.678ns (22.333%)  route 9.312ns (77.667%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.894     9.421    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.545 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[14][31]_i_1/O
                         net (fo=32, routed)          2.444    11.989    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][31]_0[0]
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.452     4.857    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][21]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.989ns  (logic 2.678ns (22.333%)  route 9.312ns (77.667%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.894     9.421    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.545 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[14][31]_i_1/O
                         net (fo=32, routed)          2.444    11.989    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][31]_0[0]
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.452     4.857    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][22]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.989ns  (logic 2.678ns (22.333%)  route 9.312ns (77.667%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.894     9.421    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.545 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[14][31]_i_1/O
                         net (fo=32, routed)          2.444    11.989    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][31]_0[0]
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.452     4.857    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][24]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.989ns  (logic 2.678ns (22.333%)  route 9.312ns (77.667%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.860     3.312    beta_manual/frequency_divider/D_pc_q_reg[30][0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I1_O)        0.124     3.436 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.433     3.869    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.993 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.600     4.593    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.124     4.717 f  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           1.384     6.101    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_15/O
                         net (fo=5, routed)           0.690     6.915    beta_manual/motherboard/memory_unit/instruction_memory/beta/M_control_system_wasel
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.154     7.069 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9/O
                         net (fo=32, routed)          0.848     7.917    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_9_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.327     8.244 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14/O
                         net (fo=1, routed)           0.159     8.403    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_14_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.124     8.527 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4/O
                         net (fo=31, routed)          0.894     9.421    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[30][31]_i_4_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.545 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[14][31]_i_1/O
                         net (fo=32, routed)          2.444    11.989    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][31]_0[0]
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        1.452     4.857    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[14][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_736747483[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.257ns (37.977%)  route 0.419ns (62.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=3, routed)           0.419     0.676    beta_manual/forLoop_idx_0_736747483[1].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X58Y89         FDRE                                         r  beta_manual/forLoop_idx_0_736747483[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.860     2.049    beta_manual/forLoop_idx_0_736747483[1].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  beta_manual/forLoop_idx_0_736747483[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.260ns (30.560%)  route 0.590ns (69.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=3, routed)           0.590     0.850    beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X51Y88         FDRE                                         r  beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.832     2.022    beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X51Y88         FDRE                                         r  beta_manual/forLoop_idx_0_736747483[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_736747483[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.268ns (27.965%)  route 0.691ns (72.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=3, routed)           0.691     0.960    beta_manual/forLoop_idx_0_736747483[2].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X51Y88         FDRE                                         r  beta_manual/forLoop_idx_0_736747483[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.832     2.022    beta_manual/forLoop_idx_0_736747483[2].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X51Y88         FDRE                                         r  beta_manual/forLoop_idx_0_736747483[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.375ns (26.517%)  route 1.039ns (73.483%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_pc_q_reg[30]_i_7/O
                         net (fo=1, routed)           0.590     0.830    beta_manual/frequency_divider/D_pc_q_reg[30]_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.875 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.217     1.092    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.137 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           0.232     1.369    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.414 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1/O
                         net (fo=1, routed)           0.000     1.414    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1_n_0
    SLICE_X58Y59         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.860     2.050    beta_manual/motherboard/beta/control_system/clk_IBUF_BUFG
    SLICE_X58Y59         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/C

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.330ns (21.867%)  route 1.179ns (78.133%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_pc_q_reg[30]_i_7/O
                         net (fo=1, routed)           0.590     0.830    beta_manual/frequency_divider/D_pc_q_reg[30]_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.875 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.589     1.464    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X54Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.509 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.509    beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1_n_0
    SLICE_X54Y62         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.830     2.020    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X54Y62         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.330ns (19.358%)  route 1.374ns (80.642%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_pc_q_reg[30]_i_7/O
                         net (fo=1, routed)           0.590     0.830    beta_manual/frequency_divider/D_pc_q_reg[30]_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.875 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.785     1.659    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.704 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.704    beta_manual/motherboard/FSM_sequential_D_motherboard_q[0]_i_1_n_0
    SLICE_X54Y71         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.822     2.012    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.844ns  (logic 0.330ns (17.890%)  route 1.514ns (82.110%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_pc_q_reg[30]_i_7/O
                         net (fo=1, routed)           0.590     0.830    beta_manual/frequency_divider/D_pc_q_reg[30]_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.875 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.841     1.716    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=29, routed)          0.083     1.844    beta_manual/motherboard/beta/pc_system/p_0_in[0]
    SLICE_X48Y61         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.831     2.021    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X48Y61         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/C

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.420ns (22.195%)  route 1.472ns (77.805%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_pc_q_reg[30]_i_7/O
                         net (fo=1, routed)           0.590     0.830    beta_manual/frequency_divider/D_pc_q_reg[30]_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.875 f  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.217     1.092    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.137 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_3/O
                         net (fo=9, routed)           0.508     1.645    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg_1
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.045     1.690 f  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_6/O
                         net (fo=31, routed)          0.157     1.847    beta_manual/motherboard/beta/pc_system/M_control_system_pcsel[2]
    SLICE_X48Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  beta_manual/motherboard/beta/pc_system/D_pc_q[29]_i_1/O
                         net (fo=1, routed)           0.000     1.892    beta_manual/motherboard/beta/pc_system/p_1_out[29]
    SLICE_X48Y61         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.831     2.021    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X48Y61         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[29]/C

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.375ns (19.807%)  route 1.518ns (80.193%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_pc_q_reg[30]_i_7/O
                         net (fo=1, routed)           0.590     0.830    beta_manual/frequency_divider/D_pc_q_reg[30]_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.875 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.869     1.744    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[31]_i_2/O
                         net (fo=1, routed)           0.059     1.848    beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[31]_i_2_n_0
    SLICE_X48Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.893 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.893    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_1
    SLICE_X48Y58         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.832     2.022    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X48Y58         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.923ns  (logic 0.330ns (17.155%)  route 1.593ns (82.845%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  D_pc_q_reg[30]_i_7/O
                         net (fo=1, routed)           0.590     0.830    beta_manual/frequency_divider/D_pc_q_reg[30]_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.875 r  beta_manual/frequency_divider/D_pc_q[30]_i_3/O
                         net (fo=6, routed)           0.841     1.716    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045     1.761 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=29, routed)          0.162     1.923    beta_manual/motherboard/beta/pc_system/p_0_in[0]
    SLICE_X51Y61         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65 rise edge)     0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1897, routed)        0.832     2.022    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[20]/C





