
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15084 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 281.523 ; gain = 71.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'testbench' [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:22]
INFO: [Synth 8-638] synthesizing module 'NesCpu' [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:95]
	Parameter CPU_RESET_ADDRESS bound to: 16'b0000000000000000 
	Parameter SMALL_COUNT bound to: 10 - type: integer 
WARNING: [Synth 8-3848] Net dataOut in module/entity NesCpu does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:113]
WARNING: [Synth 8-3848] Net RW in module/entity NesCpu does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:114]
WARNING: [Synth 8-3848] Net OE in module/entity NesCpu does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:115]
WARNING: [Synth 8-3848] Net Out in module/entity NesCpu does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:116]
WARNING: [Synth 8-3848] Net Aux1 in module/entity NesCpu does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:117]
WARNING: [Synth 8-3848] Net Aux2 in module/entity NesCpu does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:118]
INFO: [Synth 8-256] done synthesizing module 'NesCpu' (1#1) [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:95]
INFO: [Synth 8-638] synthesizing module 'NesProgRom' [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:315]
INFO: [Synth 8-256] done synthesizing module 'NesProgRom' (2#1) [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:315]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:66]
WARNING: [Synth 8-3848] Net irq in module/entity testbench does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:30]
WARNING: [Synth 8-3848] Net nmi in module/entity testbench does not have driver. [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:31]
INFO: [Synth 8-256] done synthesizing module 'testbench' (3#1) [C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation/Vivado_Simulation.srcs/sources_1/new/testbench.sv:22]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[15]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[14]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[13]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[12]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[11]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[10]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[9]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[8]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[7]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[6]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[5]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[4]
WARNING: [Synth 8-3331] design NesProgRom has unconnected port addressIn[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port dataOut[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port RW
WARNING: [Synth 8-3331] design NesCpu has unconnected port OE[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port OE[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Out[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Out[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Out[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux1[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[7]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[6]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[5]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[4]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[3]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[2]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[1]
WARNING: [Synth 8-3331] design NesCpu has unconnected port Aux2[0]
WARNING: [Synth 8-3331] design NesCpu has unconnected port irq
WARNING: [Synth 8-3331] design NesCpu has unconnected port nmi
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 319.000 ; gain = 108.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 319.000 ; gain = 108.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 319.000 ; gain = 108.910
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "clkPE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stage" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 331.063 ; gain = 120.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module testbench 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module NesCpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module NesProgRom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "theTestBoi/instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "theTestBoi/stage" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (count_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (count_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (reset_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/count_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/clkNE_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/clkPE_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/zeroZ_reg) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/data_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/programCounterPC_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[15]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[14]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[13]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[12]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[11]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[10]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[9]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[8]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/addressOut_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theMemBoi/dataOut_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/instruction_reg[0]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[7]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[6]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[5]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[4]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[3]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[2]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[1]) is unused and will be removed from module testbench.
WARNING: [Synth 8-3332] Sequential element (theTestBoi/stage_reg[0]) is unused and will be removed from module testbench.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 429.418 ; gain = 219.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 429.418 ; gain = 219.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 522.000 ; gain = 311.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dingler/Documents/GitHub/Hercu-NES/Code/Vivado Simulation/Vivado_Simulation_old_verr/Vivado_Simulation_old_verr.runs/synth_1/testbench.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 522.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 17:33:30 2017...
