Reading OpenROAD database at '/content/openlane_run/9-openroad-globalrouting/spm.odb'…
Reading library file at '/root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/content/openlane_ipynb/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 96535 107255 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     462
Number of terminals:      38
Number of snets:          2
Number of nets:           330

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 43.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 12461.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 2289.
[INFO DRT-0033] via shape region query size = 576.
[INFO DRT-0033] met2 shape region query size = 192.
[INFO DRT-0033] via2 shape region query size = 480.
[INFO DRT-0033] met3 shape region query size = 324.
[INFO DRT-0033] via3 shape region query size = 480.
[INFO DRT-0033] met4 shape region query size = 126.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 108 pins.
[INFO DRT-0081]   Complete 37 unique inst patterns.
[INFO DRT-0084]   Complete 218 groups.
#scanned instances     = 462
#unique  instances     = 43
#stdCellGenAp          = 1063
#stdCellValidPlanarAp  = 44
#stdCellValidViaAp     = 726
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 946
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 114.81 (MB), peak = 247.73 (MB)

Number of guides:     2037

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 13 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 670.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 565.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 280.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 36.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 950 vertical wires in 1 frboxes and 601 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 68 vertical wires in 1 frboxes and 131 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.83 (MB), peak = 247.73 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.83 (MB), peak = 247.73 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 120.61 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 127.49 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:01, memory = 137.46 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 138.23 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:02, memory = 144.42 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:03, memory = 155.25 (MB).
[INFO DRT-0199]   Number of violations = 80.
Viol/Layer         li1   met1   met2
Metal Spacing        2     11      2
Min Hole             0      1      0
Recheck              0     42     16
Short                0      5      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 502.84 (MB), peak = 502.84 (MB)
Total wire length = 5320 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2032 um.
Total wire length on LAYER met2 = 2309 um.
Total wire length on LAYER met3 = 979 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1813.
Up-via summary (total 1813):

-----------------------
 FR_MASTERSLICE       0
            li1     851
           met1     924
           met2      38
           met3       0
           met4       0
-----------------------
                   1813


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 80 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 20% with 80 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 30% with 80 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 40% with 80 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 70% with 69 violations.
    elapsed time = 00:00:00, memory = 502.84 (MB).
    Completing 80% with 69 violations.
    elapsed time = 00:00:01, memory = 502.84 (MB).
    Completing 90% with 53 violations.
    elapsed time = 00:00:01, memory = 503.66 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 503.66 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met2
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 504.02 (MB), peak = 504.02 (MB)
Total wire length = 5281 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2006 um.
Total wire length on LAYER met2 = 2293 um.
Total wire length on LAYER met3 = 981 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1815.
Up-via summary (total 1815):

-----------------------
 FR_MASTERSLICE       0
            li1     851
           met1     924
           met2      40
           met3       0
           met4       0
-----------------------
                   1815


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:01, memory = 504.02 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:01, memory = 504.02 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 504.02 (MB), peak = 504.02 (MB)
Total wire length = 5285 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1991 um.
Total wire length on LAYER met2 = 2308 um.
Total wire length on LAYER met3 = 985 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1815.
Up-via summary (total 1815):

-----------------------
 FR_MASTERSLICE       0
            li1     851
           met1     924
           met2      40
           met3       0
           met4       0
-----------------------
                   1815


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 504.02 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 504.02 (MB), peak = 504.02 (MB)
Total wire length = 5284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1986 um.
Total wire length on LAYER met2 = 2312 um.
Total wire length on LAYER met3 = 985 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1819.
Up-via summary (total 1819):

-----------------------
 FR_MASTERSLICE       0
            li1     851
           met1     928
           met2      40
           met3       0
           met4       0
-----------------------
                   1819


[INFO DRT-0198] Complete detail routing.
Total wire length = 5284 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1986 um.
Total wire length on LAYER met2 = 2312 um.
Total wire length on LAYER met3 = 985 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1819.
Up-via summary (total 1819):

-----------------------
 FR_MASTERSLICE       0
            li1     851
           met1     928
           met2      40
           met3       0
           met4       0
-----------------------
                   1819


[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:07, memory = 504.02 (MB), peak = 504.02 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/content/openlane_run/10-openroad-detailedrouting/spm.odb'…
Writing netlist to '/content/openlane_run/10-openroad-detailedrouting/spm.nl.v'…
Writing powered netlist to '/content/openlane_run/10-openroad-detailedrouting/spm.pnl.v'…
Writing layout to '/content/openlane_run/10-openroad-detailedrouting/spm.def'…
Writing timing constraints to '/content/openlane_run/10-openroad-detailedrouting/spm.sdc'…
