// Seed: 1492095088
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  parameter id_3 = -1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1
);
  wire id_3, id_4, id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd63,
    parameter id_4 = 32'd18
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  inout reg id_3;
  input wire _id_2;
  inout wire id_1;
  wire [-1 : id_4] id_5;
  always @* begin : LABEL_0
    id_3 <= id_3;
  end
  bit [id_2 : id_4] id_6;
  always @(posedge -1) begin : LABEL_1
    id_6 = id_1;
    id_3 = (id_2 == -1);
  end
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
