; SMT-LIBv2 description generated by Yosys 0.50+7 (git sha1 b0b53a22b, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-stdt
; yosys-smt2-module optimized
(declare-datatype |optimized_s| ((|optimized_mk|
  (|optimized_is| Bool)
  (|optimized#0| (_ BitVec 32)) ; \A
  (|optimized#1| (_ BitVec 32)) ; \B
  (|optimized#2| (_ BitVec 32)) ; \C
  (|optimized#3| (_ BitVec 32)) ; \D
  (|optimized#4| (_ BitVec 1)) ; \s
)))
; yosys-smt2-input A 32
; yosys-smt2-witness {"offset": 0, "path": ["\\A"], "smtname": "A", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |optimized_n A| ((state |optimized_s|)) (_ BitVec 32) (|optimized#0| state))
; yosys-smt2-input B 32
; yosys-smt2-witness {"offset": 0, "path": ["\\B"], "smtname": "B", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |optimized_n B| ((state |optimized_s|)) (_ BitVec 32) (|optimized#1| state))
; yosys-smt2-input C 32
; yosys-smt2-witness {"offset": 0, "path": ["\\C"], "smtname": "C", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |optimized_n C| ((state |optimized_s|)) (_ BitVec 32) (|optimized#2| state))
; yosys-smt2-input D 32
; yosys-smt2-witness {"offset": 0, "path": ["\\D"], "smtname": "D", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |optimized_n D| ((state |optimized_s|)) (_ BitVec 32) (|optimized#3| state))
(define-fun |optimized#5| ((state |optimized_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|optimized#4| state)) #b1) (|optimized#0| state) (|optimized#2| state))) ; $procmux$11_Y
(define-fun |optimized#6| ((state |optimized_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|optimized#4| state)) #b1) (|optimized#1| state) (|optimized#3| state))) ; $procmux$8_Y
(define-fun |optimized#7| ((state |optimized_s|)) (_ BitVec 33) (bvadd (concat #b0 (|optimized#5| state)) (concat #b0 (|optimized#6| state)))) ; $add$verilog_examples/basic/optimized.v:20$3_Y
; yosys-smt2-output Z 33
(define-fun |optimized_n Z| ((state |optimized_s|)) (_ BitVec 33) (|optimized#7| state))
; yosys-smt2-input s 1
; yosys-smt2-witness {"offset": 0, "path": ["\\s"], "smtname": "s", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |optimized_n s| ((state |optimized_s|)) Bool (= ((_ extract 0 0) (|optimized#4| state)) #b1))
(define-fun |optimized_a| ((state |optimized_s|)) Bool true)
(define-fun |optimized_u| ((state |optimized_s|)) Bool true)
(define-fun |optimized_i| ((state |optimized_s|)) Bool true)
(define-fun |optimized_h| ((state |optimized_s|)) Bool true)
(define-fun |optimized_t| ((state |optimized_s|) (next_state |optimized_s|)) Bool true) ; end of module optimized
; yosys-smt2-module unoptimized
(declare-datatype |unoptimized_s| ((|unoptimized_mk|
  (|unoptimized_is| Bool)
  (|unoptimized#0| (_ BitVec 32)) ; \A
  (|unoptimized#1| (_ BitVec 32)) ; \B
  (|unoptimized#2| (_ BitVec 32)) ; \C
  (|unoptimized#3| (_ BitVec 32)) ; \D
  (|unoptimized#6| (_ BitVec 1)) ; \s
)))
; yosys-smt2-input A 32
; yosys-smt2-witness {"offset": 0, "path": ["\\A"], "smtname": "A", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |unoptimized_n A| ((state |unoptimized_s|)) (_ BitVec 32) (|unoptimized#0| state))
; yosys-smt2-input B 32
; yosys-smt2-witness {"offset": 0, "path": ["\\B"], "smtname": "B", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |unoptimized_n B| ((state |unoptimized_s|)) (_ BitVec 32) (|unoptimized#1| state))
; yosys-smt2-input C 32
; yosys-smt2-witness {"offset": 0, "path": ["\\C"], "smtname": "C", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |unoptimized_n C| ((state |unoptimized_s|)) (_ BitVec 32) (|unoptimized#2| state))
; yosys-smt2-input D 32
; yosys-smt2-witness {"offset": 0, "path": ["\\D"], "smtname": "D", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |unoptimized_n D| ((state |unoptimized_s|)) (_ BitVec 32) (|unoptimized#3| state))
(define-fun |unoptimized#4| ((state |unoptimized_s|)) (_ BitVec 33) (bvadd (concat #b0 (|unoptimized#2| state)) (concat #b0 (|unoptimized#3| state)))) ; $add$verilog_examples/basic/unoptimized.v:11$6_Y
(define-fun |unoptimized#5| ((state |unoptimized_s|)) (_ BitVec 33) (bvadd (concat #b0 (|unoptimized#0| state)) (concat #b0 (|unoptimized#1| state)))) ; $add$verilog_examples/basic/unoptimized.v:9$5_Y
(define-fun |unoptimized#7| ((state |unoptimized_s|)) (_ BitVec 33) (ite (= ((_ extract 0 0) (|unoptimized#6| state)) #b1) (|unoptimized#5| state) (|unoptimized#4| state))) ; $procmux$14_Y
; yosys-smt2-output Z 33
(define-fun |unoptimized_n Z| ((state |unoptimized_s|)) (_ BitVec 33) (|unoptimized#7| state))
; yosys-smt2-input s 1
; yosys-smt2-witness {"offset": 0, "path": ["\\s"], "smtname": "s", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |unoptimized_n s| ((state |unoptimized_s|)) Bool (= ((_ extract 0 0) (|unoptimized#6| state)) #b1))
(define-fun |unoptimized_a| ((state |unoptimized_s|)) Bool true)
(define-fun |unoptimized_u| ((state |unoptimized_s|)) Bool true)
(define-fun |unoptimized_i| ((state |unoptimized_s|)) Bool true)
(define-fun |unoptimized_h| ((state |unoptimized_s|)) Bool true)
(define-fun |unoptimized_t| ((state |unoptimized_s|) (next_state |unoptimized_s|)) Bool true) ; end of module unoptimized
; end of yosys output
