$date
	Mon Sep 01 19:52:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Single_Cycle_Top_Tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module Single_Cycle_Top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 # SrcB [31:0] $end
$var wire 1 $ ResultSrc $end
$var wire 32 % Result [31:0] $end
$var wire 1 & RegWrite $end
$var wire 32 ' ReadData [31:0] $end
$var wire 32 ( RD_Instr [31:0] $end
$var wire 32 ) RD2_Top [31:0] $end
$var wire 32 * RD1_Top [31:0] $end
$var wire 32 + PC_Top [31:0] $end
$var wire 32 , PCPlus4 [31:0] $end
$var wire 1 - MemWrite $end
$var wire 32 . Imm_Ext_Top [31:0] $end
$var wire 2 / ImmSrc [1:0] $end
$var wire 1 0 ALUSrc $end
$var wire 32 1 ALUResult [31:0] $end
$var wire 3 2 ALUControl_Top [2:0] $end
$scope module ALU $end
$var wire 32 3 Sum [31:0] $end
$var wire 32 4 Result [31:0] $end
$var wire 32 5 B [31:0] $end
$var wire 3 6 ALUControl [2:0] $end
$var wire 32 7 A [31:0] $end
$upscope $end
$scope module Control_Unit_Top $end
$var wire 7 8 Op [6:0] $end
$var wire 3 9 funct3 [2:0] $end
$var wire 7 : funct7 [6:0] $end
$var wire 1 $ ResultSrc $end
$var wire 1 & RegWrite $end
$var wire 1 - MemWrite $end
$var wire 2 ; ImmSrc [1:0] $end
$var wire 1 < Branch $end
$var wire 1 0 ALUSrc $end
$var wire 2 = ALUOp [1:0] $end
$var wire 3 > ALUControl [2:0] $end
$scope module ALU_Decoder $end
$var wire 3 ? funct3 [2:0] $end
$var wire 7 @ funct7 [6:0] $end
$var wire 7 A op [6:0] $end
$var wire 6 B dummy3 [5:0] $end
$var wire 6 C dummy2 [5:0] $end
$var wire 2 D ALUOp [1:0] $end
$var wire 3 E ALUControl [2:0] $end
$upscope $end
$scope module Main_Decoder $end
$var wire 7 F Op [6:0] $end
$var wire 1 $ ResultSrc $end
$var wire 1 & RegWrite $end
$var wire 1 - MemWrite $end
$var wire 2 G ImmSrc [1:0] $end
$var wire 1 < Branch $end
$var wire 1 0 ALUSrc $end
$var wire 2 H ALUOp [1:0] $end
$upscope $end
$upscope $end
$scope module Data_Memory $end
$var wire 32 I A [31:0] $end
$var wire 1 - WE $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 J WD [31:0] $end
$var wire 32 K RD [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 1 " rst $end
$var wire 32 L RD [31:0] $end
$var wire 32 M A [31:0] $end
$upscope $end
$scope module Mux_DataMemory_to_Register $end
$var wire 32 N a [31:0] $end
$var wire 32 O b [31:0] $end
$var wire 1 $ s $end
$var wire 32 P c [31:0] $end
$upscope $end
$scope module Mux_Register_to_ALU $end
$var wire 1 0 s $end
$var wire 32 Q c [31:0] $end
$var wire 32 R b [31:0] $end
$var wire 32 S a [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 T PC_Next [31:0] $end
$var reg 32 U PC [31:0] $end
$upscope $end
$scope module PC_Adder $end
$var wire 32 V a [31:0] $end
$var wire 32 W b [31:0] $end
$var wire 32 X c [31:0] $end
$upscope $end
$scope module Register_File $end
$var wire 5 Y A1 [4:0] $end
$var wire 5 Z A2 [4:0] $end
$var wire 5 [ A3 [4:0] $end
$var wire 32 \ WD3 [31:0] $end
$var wire 1 & WE3 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 32 ] RD2 [31:0] $end
$var wire 32 ^ RD1 [31:0] $end
$upscope $end
$scope module Sign_Extend $end
$var wire 1 _ ImmSrc $end
$var wire 32 ` In [31:0] $end
$var wire 32 a Imm_Ext [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 a
b0 `
0_
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
bx X
b100 W
bx V
bx U
bx T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
bx M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
0<
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
00
b0 /
b0 .
0-
bx ,
bx +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
0$
b0 #
0"
0!
$end
#50
b100 ,
b100 T
b100 X
b0 +
b0 M
b0 U
b0 V
1!
#100
0!
#150
b1001 %
b1001 P
b1001 \
1&
b1001 1
b1001 4
b1001 I
b1001 N
b110 .
b110 R
b110 a
b10011 B
b10 =
b10 D
b10 H
b110 9
b110 ?
b110011 8
b110011 A
b110011 F
b111 [
b110 Z
b101 Y
b1001 3
b100 #
b100 5
b100 Q
bx '
bx K
bx O
b11000101110001110110011 (
b11000101110001110110011 L
b11000101110001110110011 `
b101 *
b101 7
b101 ^
b100 )
b100 J
b100 S
b100 ]
1"
1!
#200
0!
#250
b100 %
b100 P
b100 \
b100 1
b100 4
b100 I
b100 N
b10 2
b10 6
b10 >
b10 E
b111 9
b111 ?
b1000 [
b11000101111010000110011 (
b11000101111010000110011 L
b11000101111010000110011 `
b1000 ,
b1000 T
b1000 X
b100 +
b100 M
b100 U
b100 V
1!
#300
0!
#350
b101 #
b101 5
b101 Q
b1001 3
b101 .
b101 R
b101 a
b101 )
b101 J
b101 S
b101 ]
b100 *
b100 7
b100 ^
b1001 [
b101 Z
b110 Y
b10100110111010010110011 (
b10100110111010010110011 L
b10100110111010010110011 `
b1100 ,
b1100 T
b1100 X
b1000 +
b1000 M
b1000 U
b1000 V
1!
#400
0!
#450
bx 1
bx 4
bx I
bx N
bx %
bx P
bx \
x&
x_
x0
bx 2
bx 6
bx >
bx E
bx #
bx 5
bx Q
bx 3
bx .
bx R
bx a
bx C
bx B
bx /
bx ;
bx G
x-
x$
x<
bx =
bx D
bx H
bx )
bx J
bx S
bx ]
bx *
bx 7
bx ^
bx :
bx @
bx 9
bx ?
bx 8
bx A
bx F
bx [
bx Z
bx Y
bx (
bx L
bx `
b10000 ,
b10000 T
b10000 X
b1100 +
b1100 M
b1100 U
b1100 V
1!
#500
0!
#550
b10100 ,
b10100 T
b10100 X
b10000 +
b10000 M
b10000 U
b10000 V
1!
#600
0!
