ARM GAS  /tmp/cceJVhwM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c"
  18              		.section	.text.fmc_wscnt_set,"ax",%progbits
  19              		.align	1
  20              		.global	fmc_wscnt_set
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	fmc_wscnt_set:
  26              	.LVL0:
  27              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \file    gd32f4xx_fmc.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief   FMC driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** are permitted provided that the following conditions are met:
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        list of conditions and the following disclaimer.
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        this list of conditions and the following disclaimer in the documentation
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        and/or other materials provided with the distribution.
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        may be used to endorse or promote products derived from this software without
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****        specific prior written permission.
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /tmp/cceJVhwM.s 			page 2


  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** OF SUCH DAMAGE.
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** #include "gd32f4xx_fmc.h"
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    set the FMC wait state counter
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  wscnt: wait state counter value
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_0: FMC 0 wait
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_1: FMC 1 wait
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_2: FMC 2 wait
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_3: FMC 3 wait
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_4: FMC 4 wait
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_5: FMC 5 wait
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_6: FMC 6 wait
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_7: FMC 7 wait
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_8: FMC 8 wait
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_9: FMC 9 wait
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_10: FMC 10 wait
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_11: FMC 11 wait
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_12: FMC 12 wait
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_13: FMC 13 wait
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_14: FMC 14 wait
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        WS_WSCNT_15: FMC 15 wait
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
  28              		.loc 1 65 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg;
  33              		.loc 1 66 5 view .LVU1
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_WS;
  34              		.loc 1 68 5 view .LVU2
  35              		.loc 1 68 9 is_stmt 0 view .LVU3
  36 0000 044A     		ldr	r2, .L2
  37 0002 D2F8003C 		ldr	r3, [r2, #3072]
  38              	.LVL1:
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the wait state counter value */
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg &= ~FMC_WC_WSCNT;
  39              		.loc 1 70 5 is_stmt 1 view .LVU4
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_WS = (reg | wscnt);
  40              		.loc 1 71 5 view .LVU5
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_WS = (reg | wscnt);
  41              		.loc 1 70 9 is_stmt 0 view .LVU6
  42 0006 23F00F03 		bic	r3, r3, #15
  43              	.LVL2:
ARM GAS  /tmp/cceJVhwM.s 			page 3


  44              		.loc 1 71 19 view .LVU7
  45 000a 0343     		orrs	r3, r3, r0
  46              	.LVL3:
  47              		.loc 1 71 12 view .LVU8
  48 000c C2F8003C 		str	r3, [r2, #3072]
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
  49              		.loc 1 72 1 view .LVU9
  50 0010 7047     		bx	lr
  51              	.L3:
  52 0012 00BF     		.align	2
  53              	.L2:
  54 0014 00300240 		.word	1073885184
  55              		.cfi_endproc
  56              	.LFE116:
  58              		.section	.text.fmc_unlock,"ax",%progbits
  59              		.align	1
  60              		.global	fmc_unlock
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	fmc_unlock:
  66              	.LFB117:
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    unlock the main FMC operation
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_unlock(void)
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
  67              		.loc 1 81 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if((RESET != (FMC_CTL & FMC_CTL_LK))) {
  72              		.loc 1 82 5 view .LVU11
  73              		.loc 1 82 19 is_stmt 0 view .LVU12
  74 0000 064B     		ldr	r3, .L6
  75 0002 D3F8102C 		ldr	r2, [r3, #3088]
  76              		.loc 1 82 7 view .LVU13
  77 0006 002A     		cmp	r2, #0
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* write the FMC key */
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_KEY = UNLOCK_KEY0;
  78              		.loc 1 84 9 is_stmt 1 view .LVU14
  79              		.loc 1 84 17 is_stmt 0 view .LVU15
  80 0008 BFBF     		itttt	lt
  81 000a 054A     		ldrlt	r2, .L6+4
  82 000c C3F8042C 		strlt	r2, [r3, #3076]
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_KEY = UNLOCK_KEY1;
  83              		.loc 1 85 9 is_stmt 1 view .LVU16
  84              		.loc 1 85 17 is_stmt 0 view .LVU17
  85 0010 02F18832 		addlt	r2, r2, #-2004318072
  86 0014 C3F8042C 		strlt	r2, [r3, #3076]
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
ARM GAS  /tmp/cceJVhwM.s 			page 4


  87              		.loc 1 87 1 view .LVU18
  88 0018 7047     		bx	lr
  89              	.L7:
  90 001a 00BF     		.align	2
  91              	.L6:
  92 001c 00300240 		.word	1073885184
  93 0020 23016745 		.word	1164378403
  94              		.cfi_endproc
  95              	.LFE117:
  97              		.section	.text.fmc_lock,"ax",%progbits
  98              		.align	1
  99              		.global	fmc_lock
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	fmc_lock:
 105              	.LFB118:
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    lock the main FMC operation
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_lock(void)
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 106              		.loc 1 96 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		@ link register save eliminated.
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the LK bit*/
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_CTL |= FMC_CTL_LK;
 111              		.loc 1 98 5 view .LVU20
 112 0000 034A     		ldr	r2, .L9
 113 0002 D2F8103C 		ldr	r3, [r2, #3088]
 114              		.loc 1 98 13 is_stmt 0 view .LVU21
 115 0006 43F00043 		orr	r3, r3, #-2147483648
 116 000a C2F8103C 		str	r3, [r2, #3088]
  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 117              		.loc 1 99 1 view .LVU22
 118 000e 7047     		bx	lr
 119              	.L10:
 120              		.align	2
 121              	.L9:
 122 0010 00300240 		.word	1073885184
 123              		.cfi_endproc
 124              	.LFE118:
 126              		.section	.text.ob_unlock,"ax",%progbits
 127              		.align	1
 128              		.global	ob_unlock
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	ob_unlock:
 134              	.LFB126:
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /tmp/cceJVhwM.s 			page 5


 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** #if defined (GD32F425) || defined (GD32F427) || defined (GD32F470)
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief      FMC erase page
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  page_addr: the page address to be erased.
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_addr)
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* unlock page erase operation */
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_PEKEY = UNLOCK_PE_KEY;
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start page erase */
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_PECFG = FMC_PE_EN | page_addr;
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_SER;
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_PECFG &= ~FMC_PE_EN;
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SER;
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** #endif
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase sector
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_sector: select the sector to erase
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_0: sector 0
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_1: sector 1
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_2: sector 2
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_3: sector 3
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_4: sector 4
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_5: sector 5
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_6: sector 6
ARM GAS  /tmp/cceJVhwM.s 			page 6


 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_7: sector 7
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_8: sector 8
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_9: sector 9
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_10: sector 10
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_11: sector 11
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_12: sector 12
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_13: sector 13
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_14: sector 14
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_15: sector 15
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_16: sector 16
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_17: sector 17
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_18: sector 18
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_19: sector 19
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_20: sector 20
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_21: sector 21
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_22: sector 22
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_23: sector 23
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_24: sector 24
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_25: sector 25
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_26: sector 26
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        CTL_SECTOR_NUMBER_27: sector 27
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_sector_erase(uint32_t fmc_sector)
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start sector erase */
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_SER | fmc_sector);
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the SER bit */
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= (~FMC_CTL_SER);
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
ARM GAS  /tmp/cceJVhwM.s 			page 7


 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase whole chip
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start whole chip erase */
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_MER0 | FMC_CTL_MER1);
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the MER bits */
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~(FMC_CTL_MER0 | FMC_CTL_MER1);
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the fmc state */
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase whole bank0
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_bank0_erase(void)
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank0 erase */
ARM GAS  /tmp/cceJVhwM.s 			page 8


 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_MER0;
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the MER0 bit */
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= (~FMC_CTL_MER0);
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the fmc state */
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    FMC erase whole bank1
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_bank1_erase(void)
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank1 erase */
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_MER1;
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the MER1 bit */
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= (~FMC_CTL_MER1);
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the fmc state */
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program a word at the corresponding address
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  address: address to program
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  data: word to program(0x00000000 - 0xFFFFFFFF)
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
ARM GAS  /tmp/cceJVhwM.s 			page 9


 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PSZ;
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_WORD;
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         REG32(address) = data;
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the PG bit */
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program a half word at the corresponding address
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  address: address to program
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  data: halfword to program(0x0000 - 0xFFFF)
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PSZ;
ARM GAS  /tmp/cceJVhwM.s 			page 10


 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_HALF_WORD;
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         REG16(address) = data;
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the PG bit */
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program a byte at the corresponding address
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  address: address to program
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  data: byte to program(0x00 - 0xFF)
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_byte_program(uint32_t address, uint8_t data)
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PSZ;
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_BYTE;
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         REG8(address) = data;
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* wait for the FMC ready */
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the PG bit */
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_PG;
 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
ARM GAS  /tmp/cceJVhwM.s 			page 11


 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    unlock the option byte operation
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_unlock(void)
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 135              		.loc 1 449 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 0
 138              		@ frame_needed = 0, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_OB_LK)) {
 140              		.loc 1 450 5 view .LVU24
 141              		.loc 1 450 18 is_stmt 0 view .LVU25
 142 0000 064B     		ldr	r3, .L16
 143 0002 D3F8142C 		ldr	r2, [r3, #3092]
 144              		.loc 1 450 7 view .LVU26
 145 0006 D207     		lsls	r2, r2, #31
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* write the FMC key */
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBKEY = OB_UNLOCK_KEY0;
 146              		.loc 1 452 9 is_stmt 1 view .LVU27
 147              		.loc 1 452 19 is_stmt 0 view .LVU28
 148 0008 41BF     		itttt	mi
 149 000a 054A     		ldrmi	r2, .L16+4
 150 000c C3F8082C 		strmi	r2, [r3, #3080]
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBKEY = OB_UNLOCK_KEY1;
 151              		.loc 1 453 9 is_stmt 1 view .LVU29
 152              		.loc 1 453 19 is_stmt 0 view .LVU30
 153 0010 02F14432 		addmi	r2, r2, #1145324612
 154 0014 C3F8082C 		strmi	r2, [r3, #3080]
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 155              		.loc 1 455 1 view .LVU31
 156 0018 7047     		bx	lr
 157              	.L17:
 158 001a 00BF     		.align	2
 159              	.L16:
 160 001c 00300240 		.word	1073885184
 161 0020 3B2A1908 		.word	135866939
 162              		.cfi_endproc
 163              	.LFE126:
 165              		.section	.text.ob_lock,"ax",%progbits
 166              		.align	1
 167              		.global	ob_lock
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	ob_lock:
 173              	.LFB127:
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    lock the option byte operation
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
ARM GAS  /tmp/cceJVhwM.s 			page 12


 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_lock(void)
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 174              		.loc 1 464 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* reset the OB_LK bit */
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 |= FMC_OBCTL0_OB_LK;
 179              		.loc 1 466 5 view .LVU33
 180 0000 034A     		ldr	r2, .L19
 181 0002 D2F8143C 		ldr	r3, [r2, #3092]
 182              		.loc 1 466 16 is_stmt 0 view .LVU34
 183 0006 43F00103 		orr	r3, r3, #1
 184 000a C2F8143C 		str	r3, [r2, #3092]
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 185              		.loc 1 467 1 view .LVU35
 186 000e 7047     		bx	lr
 187              	.L20:
 188              		.align	2
 189              	.L19:
 190 0010 00300240 		.word	1073885184
 191              		.cfi_endproc
 192              	.LFE127:
 194              		.section	.text.ob_start,"ax",%progbits
 195              		.align	1
 196              		.global	ob_start
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	ob_start:
 202              	.LFB128:
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    send option byte change command
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_start(void)
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 203              		.loc 1 476 1 is_stmt 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the OB_START bit in OBCTL0 register */
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 |= FMC_OBCTL0_OB_START;
 208              		.loc 1 478 5 view .LVU37
 209 0000 034A     		ldr	r2, .L22
 210 0002 D2F8143C 		ldr	r3, [r2, #3092]
 211              		.loc 1 478 16 is_stmt 0 view .LVU38
 212 0006 43F00203 		orr	r3, r3, #2
 213 000a C2F8143C 		str	r3, [r2, #3092]
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 214              		.loc 1 479 1 view .LVU39
 215 000e 7047     		bx	lr
ARM GAS  /tmp/cceJVhwM.s 			page 13


 216              	.L23:
 217              		.align	2
 218              	.L22:
 219 0010 00300240 		.word	1073885184
 220              		.cfi_endproc
 221              	.LFE128:
 223              		.section	.text.ob_user_bor_threshold,"ax",%progbits
 224              		.align	1
 225              		.global	ob_user_bor_threshold
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	ob_user_bor_threshold:
 231              	.LVL4:
 232              	.LFB136:
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    erase option byte
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_erase(void)
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg, reg1;
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg1 = FMC_OBCTL1;
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= (FMC_OBCTL0_NWDG_HW | FMC_OBCTL0_NRST_DPSLP | FMC_OBCTL0_NRST_STDBY);
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the BOR level */
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= FMC_OBCTL0_BOR_TH;
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte boot bank value */
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~FMC_OBCTL0_BB;
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte dbs value */
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~FMC_OBCTL0_DBS;
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset drp and wp value */
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= FMC_OBCTL0_WP0;
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= (~FMC_OBCTL0_DRP);
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= FMC_OBCTL1_WP1;
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    enable write protection
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
ARM GAS  /tmp/cceJVhwM.s 			page 14


 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 one or more parameters can be selected which are shown as below:
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_x(x=0..22):sector x(x = 0,1,2...22)
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_23_27: sector23~27
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_ALL: all sector
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     SUCCESS or ERROR
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** ErrStatus ob_write_protection_enable(uint32_t ob_wp)
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~((uint32_t)ob_wp << 16U));
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 &= (~(ob_wp & 0xFFFF0000U));
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return SUCCESS;
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    disable write protection
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 one or more parameters can be selected which are shown as below:
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_x(x=0..22):sector x(x = 0,1,2...22)
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_23_27: sector23~27
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_WP_ALL: all sector
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     SUCCESS or ERROR
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** ErrStatus ob_write_protection_disable(uint32_t ob_wp)
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_wp << 16U);
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= (ob_wp & 0xFFFF0000U);
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /tmp/cceJVhwM.s 			page 15


 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return SUCCESS;
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    enable erase/program protection and D-bus read protection
 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_drp: enable the WPx bits used as erase/program protection and D-bus read protect
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 one or more parameters can be selected which are shown as below:
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DRP_x(x=0..22): sector x(x = 0,1,2...22)
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DRP_23_27: sector23~27
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DRP_ALL: all sector
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_drp_enable(uint32_t ob_drp)
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t drp_state = FMC_OBCTL0 & FMC_OBCTL0_DRP;
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp0_state = FMC_OBCTL0 & FMC_OBCTL0_WP0;
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp1_state = FMC_OBCTL1 & FMC_OBCTL1_WP1;
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(RESET == drp_state) {
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_WP0;
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_drp << 16U);
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_DRP;
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= ((uint32_t)ob_drp & 0xFFFF0000U);
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    disable erase/program protection and D-bus read protection
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_drp_disable(void)
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
ARM GAS  /tmp/cceJVhwM.s 			page 16


 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(((uint8_t)(reg0 >> 8U)) == (uint8_t)FMC_NSPC) {
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* security protection should be set as low level protection before disable D-BUS read 
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_SPC;
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 |= ((uint32_t)FMC_LSPC << 8U);
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 = reg0;
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* set the OB_START bit in OBCTL0 register */
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 |= FMC_OBCTL0_OB_START;
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* it is necessary to disable the security protection at the same time when D-BUS read prot
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= ~FMC_OBCTL0_SPC;
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)FMC_NSPC << 8U);
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_WP0;
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~FMC_OBCTL0_DRP);
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= FMC_OBCTL1_WP1;
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    configure security protection level
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_spc: specify security protection level
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_NSPC: no security protection
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_LSPC: low security protection
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_HSPC: high security protection
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_security_protection_config(uint8_t ob_spc)
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg = FMC_OBCTL0;
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OBCTL0_SPC, set according to ob_spc */
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~FMC_OBCTL0_SPC;
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= ((uint32_t)ob_spc << 8U);
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program the FMC user option byte
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_fwdgt: option byte watchdog value
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_FWDGT_SW: software free watchdog
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_FWDGT_HW: hardware free watchdog
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_deepsleep: option byte deepsleep reset value
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  /tmp/cceJVhwM.s 			page 17


 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DEEPSLEEP_NRST: no reset when entering deepsleep mode
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_stdby:option byte standby reset value
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_STDBY_NRST: no reset when entering standby mode
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_user_write(uint32_t ob_fwdgt, uint32_t ob_deepsleep, uint32_t ob_stdby)
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state = fmc_ready_wait(FMC_TIMEOUT_COUNT);
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_READY == fmc_state) {
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg = FMC_OBCTL0;
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= ~(FMC_OBCTL0_NWDG_HW | FMC_OBCTL0_NRST_DPSLP | FMC_OBCTL0_NRST_STDBY);
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = (reg | ob_fwdgt | ob_deepsleep | ob_stdby);
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    program the option byte BOR threshold value
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  ob_bor_th: user option byte
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_VALUE3: BOR threshold value 3
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_VALUE2: BOR threshold value 2
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_VALUE1: BOR threshold value 1
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BOR_TH_OFF: no BOR function
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_user_bor_threshold(uint32_t ob_bor_th)
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 233              		.loc 1 731 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg;
 238              		.loc 1 732 5 view .LVU41
 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 239              		.loc 1 734 5 view .LVU42
 240              		.loc 1 734 9 is_stmt 0 view .LVU43
 241 0000 044A     		ldr	r2, .L25
 242 0002 D2F8143C 		ldr	r3, [r2, #3092]
 243              	.LVL5:
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set the BOR level */
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg &= ~FMC_OBCTL0_BOR_TH;
 244              		.loc 1 736 5 is_stmt 1 view .LVU44
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 = (reg | ob_bor_th);
ARM GAS  /tmp/cceJVhwM.s 			page 18


 245              		.loc 1 737 5 view .LVU45
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 = (reg | ob_bor_th);
 246              		.loc 1 736 9 is_stmt 0 view .LVU46
 247 0006 23F00C03 		bic	r3, r3, #12
 248              	.LVL6:
 249              		.loc 1 737 23 view .LVU47
 250 000a 0343     		orrs	r3, r3, r0
 251              	.LVL7:
 252              		.loc 1 737 16 view .LVU48
 253 000c C2F8143C 		str	r3, [r2, #3092]
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 254              		.loc 1 738 1 view .LVU49
 255 0010 7047     		bx	lr
 256              	.L26:
 257 0012 00BF     		.align	2
 258              	.L25:
 259 0014 00300240 		.word	1073885184
 260              		.cfi_endproc
 261              	.LFE136:
 263              		.section	.text.ob_boot_mode_config,"ax",%progbits
 264              		.align	1
 265              		.global	ob_boot_mode_config
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 270              	ob_boot_mode_config:
 271              	.LVL8:
 272              	.LFB137:
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    configure the option byte boot bank value
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  boot_mode: specifies the option byte boot bank value
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BB_DISABLE: boot from bank0
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        OB_BB_ENABLE: boot from bank1 or bank0 if bank1 is void
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void ob_boot_mode_config(uint32_t boot_mode)
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 273              		.loc 1 750 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg;
 278              		.loc 1 751 5 view .LVU51
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 279              		.loc 1 753 5 view .LVU52
 280              		.loc 1 753 9 is_stmt 0 view .LVU53
 281 0000 044A     		ldr	r2, .L28
 282 0002 D2F8143C 		ldr	r3, [r2, #3092]
 283              	.LVL9:
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* set option byte boot bank value */
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg &= ~FMC_OBCTL0_BB;
 284              		.loc 1 755 5 is_stmt 1 view .LVU54
ARM GAS  /tmp/cceJVhwM.s 			page 19


 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 = (reg | boot_mode);
 285              		.loc 1 756 5 view .LVU55
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_OBCTL0 = (reg | boot_mode);
 286              		.loc 1 755 9 is_stmt 0 view .LVU56
 287 0006 23F01003 		bic	r3, r3, #16
 288              	.LVL10:
 289              		.loc 1 756 23 view .LVU57
 290 000a 0343     		orrs	r3, r3, r0
 291              	.LVL11:
 292              		.loc 1 756 16 view .LVU58
 293 000c C2F8143C 		str	r3, [r2, #3092]
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 294              		.loc 1 757 1 view .LVU59
 295 0010 7047     		bx	lr
 296              	.L29:
 297 0012 00BF     		.align	2
 298              	.L28:
 299 0014 00300240 		.word	1073885184
 300              		.cfi_endproc
 301              	.LFE137:
 303              		.section	.text.ob_user_get,"ax",%progbits
 304              		.align	1
 305              		.global	ob_user_get
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	ob_user_get:
 311              	.LFB138:
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC user option byte
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC user option byte values: ob_fwdgt(Bit0), ob_deepsleep(Bit1), ob_stdby(Bit2)
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint8_t ob_user_get(void)
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 312              		.loc 1 766 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		@ link register save eliminated.
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint8_t)((uint8_t)(FMC_OBCTL0 >> 5U) & 0x07U);
 317              		.loc 1 767 5 view .LVU61
 318              		.loc 1 767 32 is_stmt 0 view .LVU62
 319 0000 024B     		ldr	r3, .L31
 320 0002 D3F8140C 		ldr	r0, [r3, #3092]
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 321              		.loc 1 768 1 view .LVU63
 322 0006 C0F34210 		ubfx	r0, r0, #5, #3
 323 000a 7047     		bx	lr
 324              	.L32:
 325              		.align	2
 326              	.L31:
 327 000c 00300240 		.word	1073885184
 328              		.cfi_endproc
 329              	.LFE138:
ARM GAS  /tmp/cceJVhwM.s 			page 20


 331              		.section	.text.ob_write_protection0_get,"ax",%progbits
 332              		.align	1
 333              		.global	ob_write_protection0_get
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	ob_write_protection0_get:
 339              	.LFB139:
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC option byte write protection
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC write protection option byte value
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_write_protection0_get(void)
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 340              		.loc 1 777 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC write protection option byte value */
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint16_t)(((uint16_t)(FMC_OBCTL0 >> 16U)) & 0x0FFFU);
 345              		.loc 1 779 5 view .LVU65
 346              		.loc 1 779 35 is_stmt 0 view .LVU66
 347 0000 024B     		ldr	r3, .L34
 348 0002 D3F8140C 		ldr	r0, [r3, #3092]
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 349              		.loc 1 780 1 view .LVU67
 350 0006 C0F30B40 		ubfx	r0, r0, #16, #12
 351 000a 7047     		bx	lr
 352              	.L35:
 353              		.align	2
 354              	.L34:
 355 000c 00300240 		.word	1073885184
 356              		.cfi_endproc
 357              	.LFE139:
 359              		.section	.text.ob_write_protection1_get,"ax",%progbits
 360              		.align	1
 361              		.global	ob_write_protection1_get
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 366              	ob_write_protection1_get:
 367              	.LFB140:
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC option byte write protection
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC write protection option byte value
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_write_protection1_get(void)
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 368              		.loc 1 789 1 is_stmt 1 view -0
 369              		.cfi_startproc
ARM GAS  /tmp/cceJVhwM.s 			page 21


 370              		@ args = 0, pretend = 0, frame = 0
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the the FMC write protection option byte value */
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint16_t)(((uint16_t)(FMC_OBCTL1 >> 16U)) & 0x0FFFU);
 373              		.loc 1 791 5 view .LVU69
 374              		.loc 1 791 35 is_stmt 0 view .LVU70
 375 0000 024B     		ldr	r3, .L37
 376 0002 D3F8180C 		ldr	r0, [r3, #3096]
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 377              		.loc 1 792 1 view .LVU71
 378 0006 C0F30B40 		ubfx	r0, r0, #16, #12
 379 000a 7047     		bx	lr
 380              	.L38:
 381              		.align	2
 382              	.L37:
 383 000c 00300240 		.word	1073885184
 384              		.cfi_endproc
 385              	.LFE140:
 387              		.section	.text.ob_drp0_get,"ax",%progbits
 388              		.align	1
 389              		.global	ob_drp0_get
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	ob_drp0_get:
 395              	.LFB141:
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC erase/program protection and D-bus read protection option bytes value
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC erase/program protection and D-bus read protection option bytes value
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_drp0_get(void)
 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 396              		.loc 1 801 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ args = 0, pretend = 0, frame = 0
 399              		@ frame_needed = 0, uses_anonymous_args = 0
 400              		@ link register save eliminated.
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC erase/program protection and D-bus read protection option bytes value */
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_OBCTL0 & FMC_OBCTL0_DRP) {
 401              		.loc 1 803 5 view .LVU73
 402              		.loc 1 803 8 is_stmt 0 view .LVU74
 403 0000 054B     		ldr	r3, .L42
 404 0002 D3F8142C 		ldr	r2, [r3, #3092]
 405              		.loc 1 803 7 view .LVU75
 406 0006 002A     		cmp	r2, #0
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return (uint16_t)(((uint16_t)(FMC_OBCTL0 >> 16U)) & 0x0FFFU);
 407              		.loc 1 804 9 is_stmt 1 view .LVU76
 408              		.loc 1 804 39 is_stmt 0 view .LVU77
 409 0008 BABF     		itte	lt
 410 000a D3F8140C 		ldrlt	r0, [r3, #3092]
 411              		.loc 1 804 16 view .LVU78
 412 000e C0F30B40 		ubfxlt	r0, r0, #16, #12
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
ARM GAS  /tmp/cceJVhwM.s 			page 22


 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return 0xF000U;
 413              		.loc 1 806 16 view .LVU79
 414 0012 4FF47040 		movge	r0, #61440
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 415              		.loc 1 808 1 view .LVU80
 416 0016 7047     		bx	lr
 417              	.L43:
 418              		.align	2
 419              	.L42:
 420 0018 00300240 		.word	1073885184
 421              		.cfi_endproc
 422              	.LFE141:
 424              		.section	.text.ob_drp1_get,"ax",%progbits
 425              		.align	1
 426              		.global	ob_drp1_get
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	ob_drp1_get:
 432              	.LFB142:
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC erase/program protection and D-bus read protection option bytes value
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC erase/program protection and D-bus read protection option bytes value
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint16_t ob_drp1_get(void)
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 433              		.loc 1 817 1 is_stmt 1 view -0
 434              		.cfi_startproc
 435              		@ args = 0, pretend = 0, frame = 0
 436              		@ frame_needed = 0, uses_anonymous_args = 0
 437              		@ link register save eliminated.
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC erase/program protection and D-bus read protection option bytes value */
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_OBCTL0 & FMC_OBCTL0_DRP) {
 438              		.loc 1 819 5 view .LVU82
 439              		.loc 1 819 8 is_stmt 0 view .LVU83
 440 0000 054B     		ldr	r3, .L47
 441 0002 D3F8142C 		ldr	r2, [r3, #3092]
 442              		.loc 1 819 7 view .LVU84
 443 0006 002A     		cmp	r2, #0
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return (uint16_t)(((uint16_t)(FMC_OBCTL1 >> 16U)) & 0x0FFFU);
 444              		.loc 1 820 9 is_stmt 1 view .LVU85
 445              		.loc 1 820 39 is_stmt 0 view .LVU86
 446 0008 BABF     		itte	lt
 447 000a D3F8180C 		ldrlt	r0, [r3, #3096]
 448              		.loc 1 820 16 view .LVU87
 449 000e C0F30B40 		ubfxlt	r0, r0, #16, #12
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return 0xF000U;
 450              		.loc 1 822 16 view .LVU88
 451 0012 4FF47040 		movge	r0, #61440
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 452              		.loc 1 824 1 view .LVU89
ARM GAS  /tmp/cceJVhwM.s 			page 23


 453 0016 7047     		bx	lr
 454              	.L48:
 455              		.align	2
 456              	.L47:
 457 0018 00300240 		.word	1073885184
 458              		.cfi_endproc
 459              	.LFE142:
 461              		.section	.text.ob_spc_get,"ax",%progbits
 462              		.align	1
 463              		.global	ob_spc_get
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	ob_spc_get:
 469              	.LFB143:
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get option byte security protection code value
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     FlagStatus: SET or RESET
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** FlagStatus ob_spc_get(void)
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 470              		.loc 1 833 1 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 0
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474              		@ link register save eliminated.
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FlagStatus spc_state = RESET;
 475              		.loc 1 834 5 view .LVU91
 476              	.LVL12:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(((uint8_t)(FMC_OBCTL0 >> 8U)) != FMC_NSPC) {
 477              		.loc 1 836 5 view .LVU92
 478              		.loc 1 836 19 is_stmt 0 view .LVU93
 479 0000 044B     		ldr	r3, .L50
 480 0002 D3F8140C 		ldr	r0, [r3, #3092]
 481              	.LVL13:
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         spc_state = SET;
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         spc_state = RESET;
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return spc_state;
 482              		.loc 1 841 5 is_stmt 1 view .LVU94
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         spc_state = SET;
 483              		.loc 1 836 7 is_stmt 0 view .LVU95
 484 0006 C0F30720 		ubfx	r0, r0, #8, #8
 485              	.LVL14:
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 486              		.loc 1 842 1 view .LVU96
 487 000a AA38     		subs	r0, r0, #170
 488 000c 18BF     		it	ne
 489 000e 0120     		movne	r0, #1
 490 0010 7047     		bx	lr
 491              	.L51:
 492 0012 00BF     		.align	2
ARM GAS  /tmp/cceJVhwM.s 			page 24


 493              	.L50:
 494 0014 00300240 		.word	1073885184
 495              		.cfi_endproc
 496              	.LFE143:
 498              		.section	.text.ob_user_bor_threshold_get,"ax",%progbits
 499              		.align	1
 500              		.global	ob_user_bor_threshold_get
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 505              	ob_user_bor_threshold_get:
 506              	.LFB144:
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC option byte BOR threshold value
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     the FMC BOR threshold value:OB_BOR_TH_OFF,OB_BOR_TH_VALUE1,OB_BOR_TH_VALUE2,OB_BOR_
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** uint8_t ob_user_bor_threshold_get(void)
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 507              		.loc 1 851 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		@ link register save eliminated.
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC BOR threshold value */
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return (uint8_t)((uint8_t)FMC_OBCTL0 & 0x0CU);
 512              		.loc 1 853 5 view .LVU98
 513              		.loc 1 853 31 is_stmt 0 view .LVU99
 514 0000 024B     		ldr	r3, .L53
 515 0002 D3F8140C 		ldr	r0, [r3, #3092]
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 516              		.loc 1 854 1 view .LVU100
 517 0006 00F00C00 		and	r0, r0, #12
 518 000a 7047     		bx	lr
 519              	.L54:
 520              		.align	2
 521              	.L53:
 522 000c 00300240 		.word	1073885184
 523              		.cfi_endproc
 524              	.LFE144:
 526              		.section	.text.fmc_flag_get,"ax",%progbits
 527              		.align	1
 528              		.global	fmc_flag_get
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 533              	fmc_flag_get:
 534              	.LVL15:
 535              	.LFB145:
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get flag set or reset
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_flag: check FMC flag
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_BUSY: FMC busy flag bit
ARM GAS  /tmp/cceJVhwM.s 			page 25


 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_RDDERR: FMC read D-bus protection error flag bit
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGSERR: FMC program sequence error flag bit
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGMERR: FMC program size not match error flag bit
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_WPERR: FMC Erase/Program protection error flag bit
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_OPERR: FMC operation error flag bit
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_END: FMC end of operation flag bit
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     FlagStatus: SET or RESET
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** FlagStatus fmc_flag_get(uint32_t fmc_flag)
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 536              		.loc 1 871 1 is_stmt 1 view -0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 0
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_STAT & fmc_flag) {
 541              		.loc 1 872 5 view .LVU102
 542              		.loc 1 872 8 is_stmt 0 view .LVU103
 543 0000 034B     		ldr	r3, .L56
 544 0002 D3F80C3C 		ldr	r3, [r3, #3084]
 545              		.loc 1 872 7 view .LVU104
 546 0006 0342     		tst	r3, r0
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return SET;
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the state of corresponding FMC flag */
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return RESET;
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 547              		.loc 1 877 1 view .LVU105
 548 0008 14BF     		ite	ne
 549 000a 0120     		movne	r0, #1
 550              	.LVL16:
 551              		.loc 1 877 1 view .LVU106
 552 000c 0020     		moveq	r0, #0
 553 000e 7047     		bx	lr
 554              	.L57:
 555              		.align	2
 556              	.L56:
 557 0010 00300240 		.word	1073885184
 558              		.cfi_endproc
 559              	.LFE145:
 561              		.section	.text.fmc_flag_clear,"ax",%progbits
 562              		.align	1
 563              		.global	fmc_flag_clear
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	fmc_flag_clear:
 569              	.LVL17:
 570              	.LFB146:
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    clear the FMC pending flag
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  FMC_flag: clear FMC flag
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_RDDERR: FMC read D-bus protection error flag bit
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGSERR: FMC program sequence error flag bit
ARM GAS  /tmp/cceJVhwM.s 			page 26


 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_PGMERR: FMC program size not match error flag bit
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_WPERR: FMC erase/program protection error flag bit
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_OPERR: FMC operation error flag bit
 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_FLAG_END: FMC end of operation flag bit
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_flag_clear(uint32_t fmc_flag)
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 571              		.loc 1 893 1 is_stmt 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* clear the flags */
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_STAT = fmc_flag;
 576              		.loc 1 895 5 view .LVU108
 577              		.loc 1 895 14 is_stmt 0 view .LVU109
 578 0000 014B     		ldr	r3, .L59
 579 0002 C3F80C0C 		str	r0, [r3, #3084]
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 580              		.loc 1 896 1 view .LVU110
 581 0006 7047     		bx	lr
 582              	.L60:
 583              		.align	2
 584              	.L59:
 585 0008 00300240 		.word	1073885184
 586              		.cfi_endproc
 587              	.LFE146:
 589              		.section	.text.fmc_interrupt_enable,"ax",%progbits
 590              		.align	1
 591              		.global	fmc_interrupt_enable
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 596              	fmc_interrupt_enable:
 597              	.LVL18:
 598              	.LFB147:
 897:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 898:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 899:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    enable FMC interrupt
 900:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int: the FMC interrupt source
 901:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 902:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_END: enable FMC end of program interrupt
 903:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_ERR: enable FMC error interrupt
 904:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 905:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 906:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 907:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_interrupt_enable(uint32_t fmc_int)
 908:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 599              		.loc 1 908 1 is_stmt 1 view -0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 0, uses_anonymous_args = 0
 603              		@ link register save eliminated.
 909:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_CTL |= fmc_int;
 604              		.loc 1 909 5 view .LVU112
ARM GAS  /tmp/cceJVhwM.s 			page 27


 605 0000 034A     		ldr	r2, .L62
 606 0002 D2F8103C 		ldr	r3, [r2, #3088]
 607              		.loc 1 909 13 is_stmt 0 view .LVU113
 608 0006 0343     		orrs	r3, r3, r0
 609 0008 C2F8103C 		str	r3, [r2, #3088]
 910:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 610              		.loc 1 910 1 view .LVU114
 611 000c 7047     		bx	lr
 612              	.L63:
 613 000e 00BF     		.align	2
 614              	.L62:
 615 0010 00300240 		.word	1073885184
 616              		.cfi_endproc
 617              	.LFE147:
 619              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 620              		.align	1
 621              		.global	fmc_interrupt_disable
 622              		.syntax unified
 623              		.thumb
 624              		.thumb_func
 626              	fmc_interrupt_disable:
 627              	.LVL19:
 628              	.LFB148:
 911:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 912:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 913:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    disable FMC interrupt
 914:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int: the FMC interrupt source
 915:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 916:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_END: disable FMC end of program interrupt
 917:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_ERR: disable FMC error interrupt
 918:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 919:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 920:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 921:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_interrupt_disable(uint32_t fmc_int)
 922:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 629              		.loc 1 922 1 is_stmt 1 view -0
 630              		.cfi_startproc
 631              		@ args = 0, pretend = 0, frame = 0
 632              		@ frame_needed = 0, uses_anonymous_args = 0
 633              		@ link register save eliminated.
 923:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_CTL &= ~(uint32_t)fmc_int;
 634              		.loc 1 923 5 view .LVU116
 635 0000 034A     		ldr	r2, .L65
 636 0002 D2F8103C 		ldr	r3, [r2, #3088]
 637              		.loc 1 923 13 is_stmt 0 view .LVU117
 638 0006 23EA0003 		bic	r3, r3, r0
 639 000a C2F8103C 		str	r3, [r2, #3088]
 924:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 640              		.loc 1 924 1 view .LVU118
 641 000e 7047     		bx	lr
 642              	.L66:
 643              		.align	2
 644              	.L65:
 645 0010 00300240 		.word	1073885184
 646              		.cfi_endproc
 647              	.LFE148:
 649              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
ARM GAS  /tmp/cceJVhwM.s 			page 28


 650              		.align	1
 651              		.global	fmc_interrupt_flag_get
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 656              	fmc_interrupt_flag_get:
 657              	.LVL20:
 658              	.LFB149:
 925:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 926:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 927:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get FMC interrupt flag set or reset
 928:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int_flag: FMC interrupt flag
 929:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 930:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_RDDERR: FMC read D-bus protection error interrupt flag
 931:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGSERR: FMC program sequence error interrupt flag
 932:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGMERR: FMC program size not match error interrupt flag
 933:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_WPERR: FMC Erase/Program protection error interrupt flag
 934:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_OPERR: FMC operation error interrupt flag
 935:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_END: FMC end of operation interrupt flag
 936:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 937:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     FlagStatus: SET or RESET
 938:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 939:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** FlagStatus fmc_interrupt_flag_get(uint32_t fmc_int_flag)
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 659              		.loc 1 940 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_FLAG_END == fmc_int_flag) {
 664              		.loc 1 941 5 view .LVU120
 665 0000 0B49     		ldr	r1, .L72
 666              		.loc 1 941 7 is_stmt 0 view .LVU121
 667 0002 0128     		cmp	r0, #1
 940:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(FMC_FLAG_END == fmc_int_flag) {
 668              		.loc 1 940 1 view .LVU122
 669 0004 0246     		mov	r2, r0
 942:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* end of operation interrupt flag */
 943:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(FMC_CTL & FMC_CTL_ENDIE) {
 670              		.loc 1 943 12 view .LVU123
 671 0006 D1F8100C 		ldr	r0, [r1, #3088]
 672              	.LVL21:
 941:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* end of operation interrupt flag */
 673              		.loc 1 941 7 view .LVU124
 674 000a 07D1     		bne	.L68
 675              		.loc 1 943 9 is_stmt 1 view .LVU125
 676              		.loc 1 943 11 is_stmt 0 view .LVU126
 677 000c 10F08070 		ands	r0, r0, #16777216
 678 0010 0DD0     		beq	.L69
 944:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             if(FMC_STAT & fmc_int_flag) {
 679              		.loc 1 944 13 is_stmt 1 view .LVU127
 680              		.loc 1 944 16 is_stmt 0 view .LVU128
 681 0012 D1F80C0C 		ldr	r0, [r1, #3084]
 682 0016 00F00100 		and	r0, r0, #1
 683 001a 7047     		bx	lr
 684              	.L68:
 945:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 return SET;
ARM GAS  /tmp/cceJVhwM.s 			page 29


 946:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             }
 947:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 948:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 949:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* error interrupt flags */
 950:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(FMC_CTL & FMC_CTL_ERRIE) {
 685              		.loc 1 950 9 is_stmt 1 view .LVU129
 686              		.loc 1 950 11 is_stmt 0 view .LVU130
 687 001c 10F00070 		ands	r0, r0, #33554432
 688 0020 05D0     		beq	.L69
 951:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             if(FMC_STAT & fmc_int_flag) {
 689              		.loc 1 951 13 is_stmt 1 view .LVU131
 690              		.loc 1 951 16 is_stmt 0 view .LVU132
 691 0022 D1F80C3C 		ldr	r3, [r1, #3084]
 692              		.loc 1 951 15 view .LVU133
 693 0026 1342     		tst	r3, r2
 694 0028 14BF     		ite	ne
 695 002a 0120     		movne	r0, #1
 696 002c 0020     		moveq	r0, #0
 697              	.L69:
 952:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 return SET;
 953:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             }
 954:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 955:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 956:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 957:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return RESET;
 958:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 698              		.loc 1 958 1 view .LVU134
 699 002e 7047     		bx	lr
 700              	.L73:
 701              		.align	2
 702              	.L72:
 703 0030 00300240 		.word	1073885184
 704              		.cfi_endproc
 705              	.LFE149:
 707              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 708              		.align	1
 709              		.global	fmc_interrupt_flag_clear
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 714              	fmc_interrupt_flag_clear:
 715              	.LFB154:
 716              		.cfi_startproc
 959:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 960:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 961:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    clear the FMC interrupt flag
 962:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  fmc_int_flag: FMC interrupt flag
 963:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****                 only one parameter can be selected which is shown as below:
 964:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_RDDERR: FMC read D-bus protection error interrupt flag
 965:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGSERR: FMC program sequence error interrupt flag
 966:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_PGMERR: FMC program size not match error interrupt flag
 967:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_WPERR: FMC Erase/Program protection error interrupt flag
 968:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_OPERR: FMC operation error interrupt flag
 969:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_INT_FLAG_END: FMC end of operation interrupt flag
 970:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 971:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     none
 972:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
ARM GAS  /tmp/cceJVhwM.s 			page 30


 973:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** void fmc_interrupt_flag_clear(uint32_t fmc_int_flag)
 717              		.loc 1 973 6 is_stmt 1 view -0
 718              		@ args = 0, pretend = 0, frame = 0
 719              		@ frame_needed = 0, uses_anonymous_args = 0
 720              		@ link register save eliminated.
 721 0000 014B     		ldr	r3, .L75
 722 0002 C3F80C0C 		str	r0, [r3, #3084]
 723 0006 7047     		bx	lr
 724              	.L76:
 725              		.align	2
 726              	.L75:
 727 0008 00300240 		.word	1073885184
 728              		.cfi_endproc
 729              	.LFE154:
 731              		.section	.text.fmc_state_get,"ax",%progbits
 732              		.align	1
 733              		.global	fmc_state_get
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 738              	fmc_state_get:
 739              	.LFB151:
 974:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 975:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* clear the interrupt flag */
 976:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     FMC_STAT = fmc_int_flag;
 977:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 978:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 979:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
 980:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    get the FMC state
 981:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
 982:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
 983:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
 984:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
 985:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
 986:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
 987:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
 988:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
 989:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
 990:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
 991:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
 992:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_state_get(void)
 993:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 740              		.loc 1 993 1 view -0
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 744              		@ link register save eliminated.
 994:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 745              		.loc 1 994 5 view .LVU137
 746              	.LVL22:
 995:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t temp_val = FMC_STAT;
 747              		.loc 1 995 5 view .LVU138
 748              		.loc 1 995 14 is_stmt 0 view .LVU139
 749 0000 0E4B     		ldr	r3, .L85
 750 0002 D3F80C3C 		ldr	r3, [r3, #3084]
 751              	.LVL23:
 996:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /tmp/cceJVhwM.s 			page 31


 997:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (temp_val & FMC_FLAG_BUSY)) {
 752              		.loc 1 997 5 is_stmt 1 view .LVU140
 753              		.loc 1 997 7 is_stmt 0 view .LVU141
 754 0006 DA03     		lsls	r2, r3, #15
 755 0008 0DD4     		bmi	.L79
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_BUSY;
 999:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_RDDERR)) {
 756              		.loc 1 999 12 is_stmt 1 view .LVU142
 757              		.loc 1 999 14 is_stmt 0 view .LVU143
 758 000a D905     		lsls	r1, r3, #23
 759 000c 0DD4     		bmi	.L80
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_RDDERR;
1001:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGSERR)) {
 760              		.loc 1 1001 12 is_stmt 1 view .LVU144
 761              		.loc 1 1001 14 is_stmt 0 view .LVU145
 762 000e 1A06     		lsls	r2, r3, #24
 763 0010 0DD4     		bmi	.L81
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_PGSERR;
1003:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGMERR)) {
 764              		.loc 1 1003 12 is_stmt 1 view .LVU146
 765              		.loc 1 1003 14 is_stmt 0 view .LVU147
 766 0012 5906     		lsls	r1, r3, #25
 767 0014 0DD4     		bmi	.L82
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_PGMERR;
1005:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_WPERR)) {
 768              		.loc 1 1005 12 is_stmt 1 view .LVU148
 769              		.loc 1 1005 14 is_stmt 0 view .LVU149
 770 0016 DA06     		lsls	r2, r3, #27
 771 0018 0DD4     		bmi	.L83
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_WPERR;
1007:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_OPERR)) {
 772              		.loc 1 1007 12 is_stmt 1 view .LVU150
1008:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_OPERR;
 773              		.loc 1 1008 19 is_stmt 0 view .LVU151
 774 001a 13F0020F 		tst	r3, #2
 775 001e 0CBF     		ite	eq
 776 0020 0020     		moveq	r0, #0
 777 0022 0620     		movne	r0, #6
 778 0024 7047     		bx	lr
 779              	.L79:
 998:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_RDDERR)) {
 780              		.loc 1 998 19 view .LVU152
 781 0026 0120     		movs	r0, #1
 782 0028 7047     		bx	lr
 783              	.L80:
1000:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGSERR)) {
 784              		.loc 1 1000 19 view .LVU153
 785 002a 0220     		movs	r0, #2
 786 002c 7047     		bx	lr
 787              	.L81:
1002:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_PGMERR)) {
 788              		.loc 1 1002 19 view .LVU154
 789 002e 0320     		movs	r0, #3
 790 0030 7047     		bx	lr
 791              	.L82:
1004:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_WPERR)) {
 792              		.loc 1 1004 19 view .LVU155
ARM GAS  /tmp/cceJVhwM.s 			page 32


 793 0032 0420     		movs	r0, #4
 794 0034 7047     		bx	lr
 795              	.L83:
1006:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else if(RESET != (temp_val & FMC_FLAG_OPERR)) {
 796              		.loc 1 1006 19 view .LVU156
 797 0036 0520     		movs	r0, #5
 798              	.LVL24:
1009:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
1010:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_READY;
1011:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
1012:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1013:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
1014:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 799              		.loc 1 1014 5 is_stmt 1 view .LVU157
1015:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 800              		.loc 1 1015 1 is_stmt 0 view .LVU158
 801 0038 7047     		bx	lr
 802              	.L86:
 803 003a 00BF     		.align	2
 804              	.L85:
 805 003c 00300240 		.word	1073885184
 806              		.cfi_endproc
 807              	.LFE151:
 809              		.section	.text.fmc_ready_wait,"ax",%progbits
 810              		.align	1
 811              		.global	fmc_ready_wait
 812              		.syntax unified
 813              		.thumb
 814              		.thumb_func
 816              	fmc_ready_wait:
 817              	.LVL25:
 818              	.LFB152:
1016:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1017:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** /*!
1018:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \brief    check whether FMC is ready or not
1019:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[in]  none
1020:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \param[out] none
1021:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     \retval     state of FMC
1022:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_READY: the operation has been completed
1023:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_BUSY: the operation is in progress
1024:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_RDDERR: read D-bus protection error
1025:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGSERR: program sequence error
1026:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_PGMERR: program size not match error
1027:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_WPERR: erase/program protection error
1028:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_OPERR: operation error
1029:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****       \arg        FMC_TOERR: timeout error
1030:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** */
1031:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** fmc_state_enum fmc_ready_wait(uint32_t timeout)
1032:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** {
 819              		.loc 1 1032 1 is_stmt 1 view -0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823              		.loc 1 1032 1 is_stmt 0 view .LVU160
 824 0000 10B5     		push	{r4, lr}
 825              	.LCFI0:
 826              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cceJVhwM.s 			page 33


 827              		.cfi_offset 4, -8
 828              		.cfi_offset 14, -4
 829 0002 0446     		mov	r4, r0
1033:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 830              		.loc 1 1033 5 is_stmt 1 view .LVU161
 831              	.LVL26:
 832              	.L89:
1034:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1035:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for FMC ready */
1036:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     do {
 833              		.loc 1 1036 5 discriminator 2 view .LVU162
1037:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* get FMC state */
1038:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = fmc_state_get();
 834              		.loc 1 1038 9 discriminator 2 view .LVU163
 835              		.loc 1 1038 21 is_stmt 0 discriminator 2 view .LVU164
 836 0004 FFF7FEFF 		bl	fmc_state_get
 837              	.LVL27:
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         timeout--;
 838              		.loc 1 1039 9 is_stmt 1 discriminator 2 view .LVU165
1040:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } while((FMC_BUSY == fmc_state) && (0U != timeout));
 839              		.loc 1 1040 37 is_stmt 0 discriminator 2 view .LVU166
 840 0008 0128     		cmp	r0, #1
1039:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         timeout--;
 841              		.loc 1 1039 16 discriminator 2 view .LVU167
 842 000a 04F1FF34 		add	r4, r4, #-1
 843              	.LVL28:
 844              		.loc 1 1040 37 is_stmt 1 discriminator 2 view .LVU168
 845 000e 03D1     		bne	.L88
 846              		.loc 1 1040 37 is_stmt 0 discriminator 1 view .LVU169
 847 0010 002C     		cmp	r4, #0
 848 0012 F7D1     		bne	.L89
1041:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(0U == timeout) {
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_TOERR;
 849              		.loc 1 1043 19 view .LVU170
 850 0014 0720     		movs	r0, #7
 851              	.LVL29:
 852              	.L90:
1044:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
1045:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
1046:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* return the FMC state */
1047:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     return fmc_state;
 853              		.loc 1 1047 5 is_stmt 1 view .LVU171
1048:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 854              		.loc 1 1048 1 is_stmt 0 view .LVU172
 855 0016 10BD     		pop	{r4, pc}
 856              	.LVL30:
 857              	.L88:
1042:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         fmc_state = FMC_TOERR;
 858              		.loc 1 1042 5 is_stmt 1 view .LVU173
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 859              		.loc 1 1043 19 is_stmt 0 view .LVU174
 860 0018 002C     		cmp	r4, #0
 861 001a 08BF     		it	eq
 862 001c 0720     		moveq	r0, #7
 863              	.LVL31:
1043:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
ARM GAS  /tmp/cceJVhwM.s 			page 34


 864              		.loc 1 1043 19 view .LVU175
 865 001e FAE7     		b	.L90
 866              		.cfi_endproc
 867              	.LFE152:
 869              		.section	.text.fmc_sector_erase,"ax",%progbits
 870              		.align	1
 871              		.global	fmc_sector_erase
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 876              	fmc_sector_erase:
 877              	.LVL32:
 878              	.LFB119:
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 879              		.loc 1 191 1 is_stmt 1 view -0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 0
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 883              		.loc 1 192 5 view .LVU177
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 884              		.loc 1 194 5 view .LVU178
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 885              		.loc 1 191 1 is_stmt 0 view .LVU179
 886 0000 38B5     		push	{r3, r4, r5, lr}
 887              	.LCFI1:
 888              		.cfi_def_cfa_offset 16
 889              		.cfi_offset 3, -16
 890              		.cfi_offset 4, -12
 891              		.cfi_offset 5, -8
 892              		.cfi_offset 14, -4
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 893              		.loc 1 191 1 view .LVU180
 894 0002 0546     		mov	r5, r0
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 895              		.loc 1 194 17 view .LVU181
 896 0004 6FF03040 		mvn	r0, #-1342177280
 897              	.LVL33:
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 898              		.loc 1 194 17 view .LVU182
 899 0008 FFF7FEFF 		bl	fmc_ready_wait
 900              	.LVL34:
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start sector erase */
 901              		.loc 1 196 5 is_stmt 1 view .LVU183
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start sector erase */
 902              		.loc 1 196 7 is_stmt 0 view .LVU184
 903 000c 18BB     		cbnz	r0, .L93
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_SER | fmc_sector);
 904              		.loc 1 198 9 is_stmt 1 view .LVU185
 905 000e 124C     		ldr	r4, .L94
 906 0010 D4F8103C 		ldr	r3, [r4, #3088]
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= (FMC_CTL_SER | fmc_sector);
 907              		.loc 1 198 17 is_stmt 0 view .LVU186
 908 0014 23F0F803 		bic	r3, r3, #248
 909 0018 C4F8103C 		str	r3, [r4, #3088]
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 910              		.loc 1 199 9 is_stmt 1 view .LVU187
ARM GAS  /tmp/cceJVhwM.s 			page 35


 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 911              		.loc 1 199 17 is_stmt 0 view .LVU188
 912 001c D4F8100C 		ldr	r0, [r4, #3088]
 913              	.LVL35:
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 914              		.loc 1 199 17 view .LVU189
 915 0020 2843     		orrs	r0, r0, r5
 916 0022 40F00200 		orr	r0, r0, #2
 917 0026 C4F8100C 		str	r0, [r4, #3088]
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 918              		.loc 1 200 9 is_stmt 1 view .LVU190
 919 002a D4F8103C 		ldr	r3, [r4, #3088]
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 920              		.loc 1 200 17 is_stmt 0 view .LVU191
 921 002e 43F48033 		orr	r3, r3, #65536
 922 0032 C4F8103C 		str	r3, [r4, #3088]
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 923              		.loc 1 203 9 is_stmt 1 view .LVU192
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 924              		.loc 1 203 21 is_stmt 0 view .LVU193
 925 0036 6FF03040 		mvn	r0, #-1342177280
 926 003a FFF7FEFF 		bl	fmc_ready_wait
 927              	.LVL36:
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 928              		.loc 1 206 9 is_stmt 1 view .LVU194
 929 003e D4F8103C 		ldr	r3, [r4, #3088]
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL &= ~FMC_CTL_SN;
 930              		.loc 1 206 17 is_stmt 0 view .LVU195
 931 0042 23F00203 		bic	r3, r3, #2
 932 0046 C4F8103C 		str	r3, [r4, #3088]
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 933              		.loc 1 207 9 is_stmt 1 view .LVU196
 934 004a D4F8103C 		ldr	r3, [r4, #3088]
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 935              		.loc 1 207 17 is_stmt 0 view .LVU197
 936 004e 23F0F803 		bic	r3, r3, #248
 937 0052 C4F8103C 		str	r3, [r4, #3088]
 938              	.L93:
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 939              		.loc 1 211 5 is_stmt 1 view .LVU198
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 940              		.loc 1 212 1 is_stmt 0 view .LVU199
 941 0056 38BD     		pop	{r3, r4, r5, pc}
 942              	.LVL37:
 943              	.L95:
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 944              		.loc 1 212 1 view .LVU200
 945              		.align	2
 946              	.L94:
 947 0058 00300240 		.word	1073885184
 948              		.cfi_endproc
 949              	.LFE119:
 951              		.section	.text.fmc_mass_erase,"ax",%progbits
 952              		.align	1
 953              		.global	fmc_mass_erase
 954              		.syntax unified
 955              		.thumb
ARM GAS  /tmp/cceJVhwM.s 			page 36


 956              		.thumb_func
 958              	fmc_mass_erase:
 959              	.LFB120:
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 960              		.loc 1 229 1 is_stmt 1 view -0
 961              		.cfi_startproc
 962              		@ args = 0, pretend = 0, frame = 0
 963              		@ frame_needed = 0, uses_anonymous_args = 0
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 964              		.loc 1 230 5 view .LVU202
 965              	.LVL38:
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 966              		.loc 1 232 5 view .LVU203
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 967              		.loc 1 229 1 is_stmt 0 view .LVU204
 968 0000 10B5     		push	{r4, lr}
 969              	.LCFI2:
 970              		.cfi_def_cfa_offset 8
 971              		.cfi_offset 4, -8
 972              		.cfi_offset 14, -4
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 973              		.loc 1 232 17 view .LVU205
 974 0002 6FF03040 		mvn	r0, #-1342177280
 975 0006 FFF7FEFF 		bl	fmc_ready_wait
 976              	.LVL39:
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start whole chip erase */
 977              		.loc 1 234 5 is_stmt 1 view .LVU206
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start whole chip erase */
 978              		.loc 1 234 7 is_stmt 0 view .LVU207
 979 000a D0B9     		cbnz	r0, .L97
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 980              		.loc 1 236 9 is_stmt 1 view .LVU208
 981 000c 0D4C     		ldr	r4, .L98
 982 000e D4F8103C 		ldr	r3, [r4, #3088]
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 983              		.loc 1 236 17 is_stmt 0 view .LVU209
 984 0012 43F40043 		orr	r3, r3, #32768
 985 0016 43F00403 		orr	r3, r3, #4
 986 001a C4F8103C 		str	r3, [r4, #3088]
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 987              		.loc 1 237 9 is_stmt 1 view .LVU210
 988 001e D4F8103C 		ldr	r3, [r4, #3088]
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 989              		.loc 1 237 17 is_stmt 0 view .LVU211
 990 0022 43F48033 		orr	r3, r3, #65536
 991 0026 C4F8103C 		str	r3, [r4, #3088]
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 992              		.loc 1 240 9 is_stmt 1 view .LVU212
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 993              		.loc 1 240 21 is_stmt 0 view .LVU213
 994 002a 6FF03040 		mvn	r0, #-1342177280
 995              	.LVL40:
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 996              		.loc 1 240 21 view .LVU214
 997 002e FFF7FEFF 		bl	fmc_ready_wait
 998              	.LVL41:
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
ARM GAS  /tmp/cceJVhwM.s 			page 37


 999              		.loc 1 243 9 is_stmt 1 view .LVU215
 1000 0032 D4F8103C 		ldr	r3, [r4, #3088]
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1001              		.loc 1 243 17 is_stmt 0 view .LVU216
 1002 0036 23F40043 		bic	r3, r3, #32768
 1003 003a 23F00403 		bic	r3, r3, #4
 1004 003e C4F8103C 		str	r3, [r4, #3088]
 1005              	.L97:
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1006              		.loc 1 247 5 is_stmt 1 view .LVU217
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1007              		.loc 1 248 1 is_stmt 0 view .LVU218
 1008 0042 10BD     		pop	{r4, pc}
 1009              	.L99:
 1010              		.align	2
 1011              	.L98:
 1012 0044 00300240 		.word	1073885184
 1013              		.cfi_endproc
 1014              	.LFE120:
 1016              		.section	.text.fmc_bank0_erase,"ax",%progbits
 1017              		.align	1
 1018              		.global	fmc_bank0_erase
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1023              	fmc_bank0_erase:
 1024              	.LFB121:
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1025              		.loc 1 265 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 0
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1029              		.loc 1 266 5 view .LVU220
 1030              	.LVL42:
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1031              		.loc 1 268 5 view .LVU221
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1032              		.loc 1 265 1 is_stmt 0 view .LVU222
 1033 0000 10B5     		push	{r4, lr}
 1034              	.LCFI3:
 1035              		.cfi_def_cfa_offset 8
 1036              		.cfi_offset 4, -8
 1037              		.cfi_offset 14, -4
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1038              		.loc 1 268 17 view .LVU223
 1039 0002 6FF03040 		mvn	r0, #-1342177280
 1040 0006 FFF7FEFF 		bl	fmc_ready_wait
 1041              	.LVL43:
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank0 erase */
 1042              		.loc 1 270 5 is_stmt 1 view .LVU224
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank0 erase */
 1043              		.loc 1 270 7 is_stmt 0 view .LVU225
 1044 000a B0B9     		cbnz	r0, .L101
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1045              		.loc 1 272 9 is_stmt 1 view .LVU226
 1046 000c 0B4C     		ldr	r4, .L102
ARM GAS  /tmp/cceJVhwM.s 			page 38


 1047 000e D4F8103C 		ldr	r3, [r4, #3088]
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1048              		.loc 1 272 17 is_stmt 0 view .LVU227
 1049 0012 43F00403 		orr	r3, r3, #4
 1050 0016 C4F8103C 		str	r3, [r4, #3088]
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1051              		.loc 1 273 9 is_stmt 1 view .LVU228
 1052 001a D4F8103C 		ldr	r3, [r4, #3088]
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1053              		.loc 1 273 17 is_stmt 0 view .LVU229
 1054 001e 43F48033 		orr	r3, r3, #65536
 1055 0022 C4F8103C 		str	r3, [r4, #3088]
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1056              		.loc 1 276 9 is_stmt 1 view .LVU230
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1057              		.loc 1 276 21 is_stmt 0 view .LVU231
 1058 0026 6FF03040 		mvn	r0, #-1342177280
 1059              	.LVL44:
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1060              		.loc 1 276 21 view .LVU232
 1061 002a FFF7FEFF 		bl	fmc_ready_wait
 1062              	.LVL45:
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1063              		.loc 1 279 9 is_stmt 1 view .LVU233
 1064 002e D4F8103C 		ldr	r3, [r4, #3088]
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1065              		.loc 1 279 17 is_stmt 0 view .LVU234
 1066 0032 23F00403 		bic	r3, r3, #4
 1067 0036 C4F8103C 		str	r3, [r4, #3088]
 1068              	.L101:
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1069              		.loc 1 283 5 is_stmt 1 view .LVU235
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1070              		.loc 1 284 1 is_stmt 0 view .LVU236
 1071 003a 10BD     		pop	{r4, pc}
 1072              	.L103:
 1073              		.align	2
 1074              	.L102:
 1075 003c 00300240 		.word	1073885184
 1076              		.cfi_endproc
 1077              	.LFE121:
 1079              		.section	.text.fmc_bank1_erase,"ax",%progbits
 1080              		.align	1
 1081              		.global	fmc_bank1_erase
 1082              		.syntax unified
 1083              		.thumb
 1084              		.thumb_func
 1086              	fmc_bank1_erase:
 1087              	.LFB122:
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1088              		.loc 1 301 1 is_stmt 1 view -0
 1089              		.cfi_startproc
 1090              		@ args = 0, pretend = 0, frame = 0
 1091              		@ frame_needed = 0, uses_anonymous_args = 0
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1092              		.loc 1 302 5 view .LVU238
 1093              	.LVL46:
ARM GAS  /tmp/cceJVhwM.s 			page 39


 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1094              		.loc 1 304 5 view .LVU239
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1095              		.loc 1 301 1 is_stmt 0 view .LVU240
 1096 0000 10B5     		push	{r4, lr}
 1097              	.LCFI4:
 1098              		.cfi_def_cfa_offset 8
 1099              		.cfi_offset 4, -8
 1100              		.cfi_offset 14, -4
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1101              		.loc 1 304 17 view .LVU241
 1102 0002 6FF03040 		mvn	r0, #-1342177280
 1103 0006 FFF7FEFF 		bl	fmc_ready_wait
 1104              	.LVL47:
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank1 erase */
 1105              		.loc 1 306 5 is_stmt 1 view .LVU242
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* start FMC bank1 erase */
 1106              		.loc 1 306 7 is_stmt 0 view .LVU243
 1107 000a B0B9     		cbnz	r0, .L105
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1108              		.loc 1 308 9 is_stmt 1 view .LVU244
 1109 000c 0B4C     		ldr	r4, .L106
 1110 000e D4F8103C 		ldr	r3, [r4, #3088]
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_START;
 1111              		.loc 1 308 17 is_stmt 0 view .LVU245
 1112 0012 43F40043 		orr	r3, r3, #32768
 1113 0016 C4F8103C 		str	r3, [r4, #3088]
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1114              		.loc 1 309 9 is_stmt 1 view .LVU246
 1115 001a D4F8103C 		ldr	r3, [r4, #3088]
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1116              		.loc 1 309 17 is_stmt 0 view .LVU247
 1117 001e 43F48033 		orr	r3, r3, #65536
 1118 0022 C4F8103C 		str	r3, [r4, #3088]
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1119              		.loc 1 312 9 is_stmt 1 view .LVU248
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1120              		.loc 1 312 21 is_stmt 0 view .LVU249
 1121 0026 6FF03040 		mvn	r0, #-1342177280
 1122              	.LVL48:
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1123              		.loc 1 312 21 view .LVU250
 1124 002a FFF7FEFF 		bl	fmc_ready_wait
 1125              	.LVL49:
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1126              		.loc 1 315 9 is_stmt 1 view .LVU251
 1127 002e D4F8103C 		ldr	r3, [r4, #3088]
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1128              		.loc 1 315 17 is_stmt 0 view .LVU252
 1129 0032 23F40043 		bic	r3, r3, #32768
 1130 0036 C4F8103C 		str	r3, [r4, #3088]
 1131              	.L105:
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1132              		.loc 1 319 5 is_stmt 1 view .LVU253
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1133              		.loc 1 320 1 is_stmt 0 view .LVU254
 1134 003a 10BD     		pop	{r4, pc}
ARM GAS  /tmp/cceJVhwM.s 			page 40


 1135              	.L107:
 1136              		.align	2
 1137              	.L106:
 1138 003c 00300240 		.word	1073885184
 1139              		.cfi_endproc
 1140              	.LFE122:
 1142              		.section	.text.fmc_word_program,"ax",%progbits
 1143              		.align	1
 1144              		.global	fmc_word_program
 1145              		.syntax unified
 1146              		.thumb
 1147              		.thumb_func
 1149              	fmc_word_program:
 1150              	.LVL50:
 1151              	.LFB123:
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1152              		.loc 1 338 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1156              		.loc 1 339 5 view .LVU256
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1157              		.loc 1 341 5 view .LVU257
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1158              		.loc 1 338 1 is_stmt 0 view .LVU258
 1159 0000 70B5     		push	{r4, r5, r6, lr}
 1160              	.LCFI5:
 1161              		.cfi_def_cfa_offset 16
 1162              		.cfi_offset 4, -16
 1163              		.cfi_offset 5, -12
 1164              		.cfi_offset 6, -8
 1165              		.cfi_offset 14, -4
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1166              		.loc 1 338 1 view .LVU259
 1167 0002 0546     		mov	r5, r0
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1168              		.loc 1 341 17 view .LVU260
 1169 0004 6FF03040 		mvn	r0, #-1342177280
 1170              	.LVL51:
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1171              		.loc 1 338 1 view .LVU261
 1172 0008 0E46     		mov	r6, r1
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1173              		.loc 1 341 17 view .LVU262
 1174 000a FFF7FEFF 		bl	fmc_ready_wait
 1175              	.LVL52:
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1176              		.loc 1 343 5 is_stmt 1 view .LVU263
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1177              		.loc 1 343 7 is_stmt 0 view .LVU264
 1178 000e E8B9     		cbnz	r0, .L109
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_WORD;
 1179              		.loc 1 345 9 is_stmt 1 view .LVU265
 1180 0010 0F4C     		ldr	r4, .L110
 1181 0012 D4F8103C 		ldr	r3, [r4, #3088]
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_WORD;
ARM GAS  /tmp/cceJVhwM.s 			page 41


 1182              		.loc 1 345 17 is_stmt 0 view .LVU266
 1183 0016 23F44073 		bic	r3, r3, #768
 1184 001a C4F8103C 		str	r3, [r4, #3088]
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1185              		.loc 1 346 9 is_stmt 1 view .LVU267
 1186 001e D4F8103C 		ldr	r3, [r4, #3088]
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1187              		.loc 1 346 17 is_stmt 0 view .LVU268
 1188 0022 43F40073 		orr	r3, r3, #512
 1189 0026 C4F8103C 		str	r3, [r4, #3088]
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1190              		.loc 1 347 9 is_stmt 1 view .LVU269
 1191 002a D4F8103C 		ldr	r3, [r4, #3088]
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1192              		.loc 1 347 17 is_stmt 0 view .LVU270
 1193 002e 43F00103 		orr	r3, r3, #1
 1194 0032 C4F8103C 		str	r3, [r4, #3088]
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1195              		.loc 1 349 9 is_stmt 1 view .LVU271
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1196              		.loc 1 352 21 is_stmt 0 view .LVU272
 1197 0036 6FF03040 		mvn	r0, #-1342177280
 1198              	.LVL53:
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1199              		.loc 1 349 24 view .LVU273
 1200 003a 2E60     		str	r6, [r5]
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1201              		.loc 1 352 9 is_stmt 1 view .LVU274
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1202              		.loc 1 352 21 is_stmt 0 view .LVU275
 1203 003c FFF7FEFF 		bl	fmc_ready_wait
 1204              	.LVL54:
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1205              		.loc 1 355 9 is_stmt 1 view .LVU276
 1206 0040 D4F8103C 		ldr	r3, [r4, #3088]
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1207              		.loc 1 355 17 is_stmt 0 view .LVU277
 1208 0044 23F00103 		bic	r3, r3, #1
 1209 0048 C4F8103C 		str	r3, [r4, #3088]
 1210              	.L109:
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1211              		.loc 1 359 5 is_stmt 1 view .LVU278
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1212              		.loc 1 360 1 is_stmt 0 view .LVU279
 1213 004c 70BD     		pop	{r4, r5, r6, pc}
 1214              	.LVL55:
 1215              	.L111:
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1216              		.loc 1 360 1 view .LVU280
 1217 004e 00BF     		.align	2
 1218              	.L110:
 1219 0050 00300240 		.word	1073885184
 1220              		.cfi_endproc
 1221              	.LFE123:
 1223              		.section	.text.fmc_halfword_program,"ax",%progbits
 1224              		.align	1
 1225              		.global	fmc_halfword_program
ARM GAS  /tmp/cceJVhwM.s 			page 42


 1226              		.syntax unified
 1227              		.thumb
 1228              		.thumb_func
 1230              	fmc_halfword_program:
 1231              	.LVL56:
 1232              	.LFB124:
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1233              		.loc 1 378 1 is_stmt 1 view -0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1237              		.loc 1 379 5 view .LVU282
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1238              		.loc 1 381 5 view .LVU283
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1239              		.loc 1 378 1 is_stmt 0 view .LVU284
 1240 0000 70B5     		push	{r4, r5, r6, lr}
 1241              	.LCFI6:
 1242              		.cfi_def_cfa_offset 16
 1243              		.cfi_offset 4, -16
 1244              		.cfi_offset 5, -12
 1245              		.cfi_offset 6, -8
 1246              		.cfi_offset 14, -4
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1247              		.loc 1 378 1 view .LVU285
 1248 0002 0546     		mov	r5, r0
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1249              		.loc 1 381 17 view .LVU286
 1250 0004 6FF03040 		mvn	r0, #-1342177280
 1251              	.LVL57:
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1252              		.loc 1 378 1 view .LVU287
 1253 0008 0E46     		mov	r6, r1
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1254              		.loc 1 381 17 view .LVU288
 1255 000a FFF7FEFF 		bl	fmc_ready_wait
 1256              	.LVL58:
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1257              		.loc 1 383 5 is_stmt 1 view .LVU289
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1258              		.loc 1 383 7 is_stmt 0 view .LVU290
 1259 000e E8B9     		cbnz	r0, .L113
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_HALF_WORD;
 1260              		.loc 1 385 9 is_stmt 1 view .LVU291
 1261 0010 0F4C     		ldr	r4, .L114
 1262 0012 D4F8103C 		ldr	r3, [r4, #3088]
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_HALF_WORD;
 1263              		.loc 1 385 17 is_stmt 0 view .LVU292
 1264 0016 23F44073 		bic	r3, r3, #768
 1265 001a C4F8103C 		str	r3, [r4, #3088]
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1266              		.loc 1 386 9 is_stmt 1 view .LVU293
 1267 001e D4F8103C 		ldr	r3, [r4, #3088]
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1268              		.loc 1 386 17 is_stmt 0 view .LVU294
 1269 0022 43F48073 		orr	r3, r3, #256
ARM GAS  /tmp/cceJVhwM.s 			page 43


 1270 0026 C4F8103C 		str	r3, [r4, #3088]
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1271              		.loc 1 387 9 is_stmt 1 view .LVU295
 1272 002a D4F8103C 		ldr	r3, [r4, #3088]
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1273              		.loc 1 387 17 is_stmt 0 view .LVU296
 1274 002e 43F00103 		orr	r3, r3, #1
 1275 0032 C4F8103C 		str	r3, [r4, #3088]
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1276              		.loc 1 389 9 is_stmt 1 view .LVU297
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1277              		.loc 1 392 21 is_stmt 0 view .LVU298
 1278 0036 6FF03040 		mvn	r0, #-1342177280
 1279              	.LVL59:
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1280              		.loc 1 389 24 view .LVU299
 1281 003a 2E80     		strh	r6, [r5]	@ movhi
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1282              		.loc 1 392 9 is_stmt 1 view .LVU300
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1283              		.loc 1 392 21 is_stmt 0 view .LVU301
 1284 003c FFF7FEFF 		bl	fmc_ready_wait
 1285              	.LVL60:
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1286              		.loc 1 395 9 is_stmt 1 view .LVU302
 1287 0040 D4F8103C 		ldr	r3, [r4, #3088]
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1288              		.loc 1 395 17 is_stmt 0 view .LVU303
 1289 0044 23F00103 		bic	r3, r3, #1
 1290 0048 C4F8103C 		str	r3, [r4, #3088]
 1291              	.L113:
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1292              		.loc 1 399 5 is_stmt 1 view .LVU304
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1293              		.loc 1 400 1 is_stmt 0 view .LVU305
 1294 004c 70BD     		pop	{r4, r5, r6, pc}
 1295              	.LVL61:
 1296              	.L115:
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1297              		.loc 1 400 1 view .LVU306
 1298 004e 00BF     		.align	2
 1299              	.L114:
 1300 0050 00300240 		.word	1073885184
 1301              		.cfi_endproc
 1302              	.LFE124:
 1304              		.section	.text.fmc_byte_program,"ax",%progbits
 1305              		.align	1
 1306              		.global	fmc_byte_program
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1311              	fmc_byte_program:
 1312              	.LVL62:
 1313              	.LFB125:
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1314              		.loc 1 418 1 is_stmt 1 view -0
 1315              		.cfi_startproc
ARM GAS  /tmp/cceJVhwM.s 			page 44


 1316              		@ args = 0, pretend = 0, frame = 0
 1317              		@ frame_needed = 0, uses_anonymous_args = 0
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1318              		.loc 1 419 5 view .LVU308
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1319              		.loc 1 421 5 view .LVU309
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1320              		.loc 1 418 1 is_stmt 0 view .LVU310
 1321 0000 70B5     		push	{r4, r5, r6, lr}
 1322              	.LCFI7:
 1323              		.cfi_def_cfa_offset 16
 1324              		.cfi_offset 4, -16
 1325              		.cfi_offset 5, -12
 1326              		.cfi_offset 6, -8
 1327              		.cfi_offset 14, -4
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1328              		.loc 1 418 1 view .LVU311
 1329 0002 0546     		mov	r5, r0
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1330              		.loc 1 421 17 view .LVU312
 1331 0004 6FF03040 		mvn	r0, #-1342177280
 1332              	.LVL63:
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1333              		.loc 1 418 1 view .LVU313
 1334 0008 0E46     		mov	r6, r1
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1335              		.loc 1 421 17 view .LVU314
 1336 000a FFF7FEFF 		bl	fmc_ready_wait
 1337              	.LVL64:
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1338              		.loc 1 423 5 is_stmt 1 view .LVU315
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* set the PG bit to start program */
 1339              		.loc 1 423 7 is_stmt 0 view .LVU316
 1340 000e D8B9     		cbnz	r0, .L117
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_BYTE;
 1341              		.loc 1 425 9 is_stmt 1 view .LVU317
 1342 0010 0E4C     		ldr	r4, .L118
 1343 0012 D4F8103C 		ldr	r3, [r4, #3088]
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= CTL_PSZ_BYTE;
 1344              		.loc 1 425 17 is_stmt 0 view .LVU318
 1345 0016 23F44073 		bic	r3, r3, #768
 1346 001a C4F8103C 		str	r3, [r4, #3088]
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1347              		.loc 1 426 9 is_stmt 1 view .LVU319
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_CTL |= FMC_CTL_PG;
 1348              		.loc 1 426 17 is_stmt 0 view .LVU320
 1349 001e D4F8103C 		ldr	r3, [r4, #3088]
 1350 0022 C4F8103C 		str	r3, [r4, #3088]
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1351              		.loc 1 427 9 is_stmt 1 view .LVU321
 1352 0026 D4F8103C 		ldr	r3, [r4, #3088]
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1353              		.loc 1 427 17 is_stmt 0 view .LVU322
 1354 002a 43F00103 		orr	r3, r3, #1
 1355 002e C4F8103C 		str	r3, [r4, #3088]
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1356              		.loc 1 429 9 is_stmt 1 view .LVU323
ARM GAS  /tmp/cceJVhwM.s 			page 45


 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1357              		.loc 1 432 21 is_stmt 0 view .LVU324
 1358 0032 6FF03040 		mvn	r0, #-1342177280
 1359              	.LVL65:
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1360              		.loc 1 429 23 view .LVU325
 1361 0036 2E70     		strb	r6, [r5]
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1362              		.loc 1 432 9 is_stmt 1 view .LVU326
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1363              		.loc 1 432 21 is_stmt 0 view .LVU327
 1364 0038 FFF7FEFF 		bl	fmc_ready_wait
 1365              	.LVL66:
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1366              		.loc 1 435 9 is_stmt 1 view .LVU328
 1367 003c D4F8103C 		ldr	r3, [r4, #3088]
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1368              		.loc 1 435 17 is_stmt 0 view .LVU329
 1369 0040 23F00103 		bic	r3, r3, #1
 1370 0044 C4F8103C 		str	r3, [r4, #3088]
 1371              	.L117:
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** }
 1372              		.loc 1 439 5 is_stmt 1 view .LVU330
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1373              		.loc 1 440 1 is_stmt 0 view .LVU331
 1374 0048 70BD     		pop	{r4, r5, r6, pc}
 1375              	.LVL67:
 1376              	.L119:
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1377              		.loc 1 440 1 view .LVU332
 1378 004a 00BF     		.align	2
 1379              	.L118:
 1380 004c 00300240 		.word	1073885184
 1381              		.cfi_endproc
 1382              	.LFE125:
 1384              		.section	.text.ob_erase,"ax",%progbits
 1385              		.align	1
 1386              		.global	ob_erase
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1391              	ob_erase:
 1392              	.LFB129:
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg, reg1;
 1393              		.loc 1 488 1 is_stmt 1 view -0
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 0
 1396              		@ frame_needed = 0, uses_anonymous_args = 0
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1397              		.loc 1 489 5 view .LVU334
 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1398              		.loc 1 490 5 view .LVU335
 1399              	.LVL68:
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 1400              		.loc 1 492 5 view .LVU336
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg, reg1;
 1401              		.loc 1 488 1 is_stmt 0 view .LVU337
ARM GAS  /tmp/cceJVhwM.s 			page 46


 1402 0000 08B5     		push	{r3, lr}
 1403              	.LCFI8:
 1404              		.cfi_def_cfa_offset 8
 1405              		.cfi_offset 3, -8
 1406              		.cfi_offset 14, -4
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg = FMC_OBCTL0;
 1407              		.loc 1 492 17 view .LVU338
 1408 0002 6FF03040 		mvn	r0, #-1342177280
 1409 0006 FFF7FEFF 		bl	fmc_ready_wait
 1410              	.LVL69:
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg1 = FMC_OBCTL1;
 1411              		.loc 1 493 5 is_stmt 1 view .LVU339
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     reg1 = FMC_OBCTL1;
 1412              		.loc 1 493 9 is_stmt 0 view .LVU340
 1413 000a 0B4B     		ldr	r3, .L122
 1414 000c D3F8141C 		ldr	r1, [r3, #3092]
 1415              	.LVL70:
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1416              		.loc 1 494 5 is_stmt 1 view .LVU341
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1417              		.loc 1 494 10 is_stmt 0 view .LVU342
 1418 0010 D3F8182C 		ldr	r2, [r3, #3096]
 1419              	.LVL71:
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1420              		.loc 1 496 5 is_stmt 1 view .LVU343
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1421              		.loc 1 496 7 is_stmt 0 view .LVU344
 1422 0014 78B9     		cbnz	r0, .L120
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the BOR level */
 1423              		.loc 1 499 9 is_stmt 1 view .LVU345
 1424              	.LVL72:
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte boot bank value */
 1425              		.loc 1 501 9 view .LVU346
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset option byte dbs value */
 1426              		.loc 1 503 9 view .LVU347
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1427              		.loc 1 505 9 view .LVU348
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg &= (~FMC_OBCTL0_DRP);
 1428              		.loc 1 508 9 view .LVU349
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1429              		.loc 1 509 9 view .LVU350
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1430              		.loc 1 509 13 is_stmt 0 view .LVU351
 1431 0016 0948     		ldr	r0, .L122+4
 1432              	.LVL73:
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1433              		.loc 1 509 13 view .LVU352
 1434 0018 21F04041 		bic	r1, r1, #-1073741824
 1435              	.LVL74:
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1436              		.loc 1 509 13 view .LVU353
 1437 001c 21F01001 		bic	r1, r1, #16
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1438              		.loc 1 512 14 view .LVU354
 1439 0020 42F07F62 		orr	r2, r2, #267386880
 1440              	.LVL75:
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
ARM GAS  /tmp/cceJVhwM.s 			page 47


 1441              		.loc 1 509 13 view .LVU355
 1442 0024 0843     		orrs	r0, r0, r1
 1443              	.LVL76:
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1444              		.loc 1 510 9 is_stmt 1 view .LVU356
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1445              		.loc 1 512 14 is_stmt 0 view .LVU357
 1446 0026 42F47022 		orr	r2, r2, #983040
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1447              		.loc 1 510 20 view .LVU358
 1448 002a C3F8140C 		str	r0, [r3, #3092]
 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1449              		.loc 1 512 9 is_stmt 1 view .LVU359
 1450              	.LVL77:
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1451              		.loc 1 513 9 view .LVU360
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1452              		.loc 1 513 20 is_stmt 0 view .LVU361
 1453 002e C3F8182C 		str	r2, [r3, #3096]
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1454              		.loc 1 515 9 is_stmt 1 view .LVU362
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1455              		.loc 1 515 20 is_stmt 0 view .LVU363
 1456 0032 C3F8140C 		str	r0, [r3, #3092]
 1457              	.LVL78:
 1458              	.L120:
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1459              		.loc 1 517 1 view .LVU364
 1460 0036 08BD     		pop	{r3, pc}
 1461              	.L123:
 1462              		.align	2
 1463              	.L122:
 1464 0038 00300240 		.word	1073885184
 1465 003c EC00FF0F 		.word	268370156
 1466              		.cfi_endproc
 1467              	.LFE129:
 1469              		.section	.text.ob_write_protection_enable,"ax",%progbits
 1470              		.align	1
 1471              		.global	ob_write_protection_enable
 1472              		.syntax unified
 1473              		.thumb
 1474              		.thumb_func
 1476              	ob_write_protection_enable:
 1477              	.LVL79:
 1478              	.LFB130:
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1479              		.loc 1 530 1 is_stmt 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 0
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1483              		.loc 1 531 5 view .LVU366
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1484              		.loc 1 530 1 is_stmt 0 view .LVU367
 1485 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1486              	.LCFI9:
 1487              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/cceJVhwM.s 			page 48


 1488              		.cfi_offset 3, -24
 1489              		.cfi_offset 4, -20
 1490              		.cfi_offset 5, -16
 1491              		.cfi_offset 6, -12
 1492              		.cfi_offset 7, -8
 1493              		.cfi_offset 14, -4
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1494              		.loc 1 531 14 view .LVU368
 1495 0002 0F4D     		ldr	r5, .L128
 1496 0004 D5F8147C 		ldr	r7, [r5, #3092]
 1497              	.LVL80:
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1498              		.loc 1 532 5 is_stmt 1 view .LVU369
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1499              		.loc 1 532 14 is_stmt 0 view .LVU370
 1500 0008 D5F8186C 		ldr	r6, [r5, #3096]
 1501              	.LVL81:
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 1502              		.loc 1 533 5 is_stmt 1 view .LVU371
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1503              		.loc 1 534 5 view .LVU372
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1504              		.loc 1 534 18 is_stmt 0 view .LVU373
 1505 000c D5F8143C 		ldr	r3, [r5, #3092]
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1506              		.loc 1 534 7 view .LVU374
 1507 0010 002B     		cmp	r3, #0
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1508              		.loc 1 530 1 view .LVU375
 1509 0012 0446     		mov	r4, r0
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1510              		.loc 1 534 7 view .LVU376
 1511 0014 01DA     		bge	.L125
 1512              	.LVL82:
 1513              	.L127:
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1514              		.loc 1 535 16 view .LVU377
 1515 0016 0020     		movs	r0, #0
 1516              	.L126:
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1517              		.loc 1 550 1 view .LVU378
 1518 0018 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1519              	.LVL83:
 1520              	.L125:
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1521              		.loc 1 538 5 is_stmt 1 view .LVU379
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1522              		.loc 1 538 17 is_stmt 0 view .LVU380
 1523 001a 6FF03040 		mvn	r0, #-1342177280
 1524              	.LVL84:
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1525              		.loc 1 538 17 view .LVU381
 1526 001e FFF7FEFF 		bl	fmc_ready_wait
 1527              	.LVL85:
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~((uint32_t)ob_wp << 16U));
 1528              		.loc 1 540 5 is_stmt 1 view .LVU382
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~((uint32_t)ob_wp << 16U));
ARM GAS  /tmp/cceJVhwM.s 			page 49


 1529              		.loc 1 540 7 is_stmt 0 view .LVU383
 1530 0022 0028     		cmp	r0, #0
 1531 0024 F7D1     		bne	.L127
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 &= (~(ob_wp & 0xFFFF0000U));
 1532              		.loc 1 541 9 is_stmt 1 view .LVU384
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1533              		.loc 1 542 26 is_stmt 0 view .LVU385
 1534 0026 200C     		lsrs	r0, r4, #16
 1535              	.LVL86:
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1536              		.loc 1 542 26 view .LVU386
 1537 0028 0004     		lsls	r0, r0, #16
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1538              		.loc 1 542 14 view .LVU387
 1539 002a 26EA0006 		bic	r6, r6, r0
 1540              	.LVL87:
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 &= (~(ob_wp & 0xFFFF0000U));
 1541              		.loc 1 541 14 view .LVU388
 1542 002e 27EA0447 		bic	r7, r7, r4, lsl #16
 1543              	.LVL88:
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1544              		.loc 1 542 9 is_stmt 1 view .LVU389
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1545              		.loc 1 543 9 view .LVU390
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1546              		.loc 1 543 20 is_stmt 0 view .LVU391
 1547 0032 C5F8147C 		str	r7, [r5, #3092]
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1548              		.loc 1 544 9 is_stmt 1 view .LVU392
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1549              		.loc 1 546 16 is_stmt 0 view .LVU393
 1550 0036 0120     		movs	r0, #1
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1551              		.loc 1 544 20 view .LVU394
 1552 0038 C5F8186C 		str	r6, [r5, #3096]
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1553              		.loc 1 546 9 is_stmt 1 view .LVU395
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1554              		.loc 1 546 16 is_stmt 0 view .LVU396
 1555 003c ECE7     		b	.L126
 1556              	.L129:
 1557 003e 00BF     		.align	2
 1558              	.L128:
 1559 0040 00300240 		.word	1073885184
 1560              		.cfi_endproc
 1561              	.LFE130:
 1563              		.section	.text.ob_write_protection_disable,"ax",%progbits
 1564              		.align	1
 1565              		.global	ob_write_protection_disable
 1566              		.syntax unified
 1567              		.thumb
 1568              		.thumb_func
 1570              	ob_write_protection_disable:
 1571              	.LVL89:
 1572              	.LFB131:
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1573              		.loc 1 563 1 is_stmt 1 view -0
ARM GAS  /tmp/cceJVhwM.s 			page 50


 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 0
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1577              		.loc 1 564 5 view .LVU398
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1578              		.loc 1 563 1 is_stmt 0 view .LVU399
 1579 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1580              	.LCFI10:
 1581              		.cfi_def_cfa_offset 24
 1582              		.cfi_offset 3, -24
 1583              		.cfi_offset 4, -20
 1584              		.cfi_offset 5, -16
 1585              		.cfi_offset 6, -12
 1586              		.cfi_offset 7, -8
 1587              		.cfi_offset 14, -4
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1588              		.loc 1 564 14 view .LVU400
 1589 0002 0E4D     		ldr	r5, .L134
 1590 0004 D5F8146C 		ldr	r6, [r5, #3092]
 1591              	.LVL90:
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1592              		.loc 1 565 5 is_stmt 1 view .LVU401
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1593              		.loc 1 565 14 is_stmt 0 view .LVU402
 1594 0008 D5F8187C 		ldr	r7, [r5, #3096]
 1595              	.LVL91:
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     if(RESET != (FMC_OBCTL0 & FMC_OBCTL0_DRP)) {
 1596              		.loc 1 566 5 is_stmt 1 view .LVU403
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1597              		.loc 1 567 5 view .LVU404
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1598              		.loc 1 567 18 is_stmt 0 view .LVU405
 1599 000c D5F8143C 		ldr	r3, [r5, #3092]
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1600              		.loc 1 567 7 view .LVU406
 1601 0010 002B     		cmp	r3, #0
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1602              		.loc 1 563 1 view .LVU407
 1603 0012 0446     		mov	r4, r0
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         return ERROR;
 1604              		.loc 1 567 7 view .LVU408
 1605 0014 01DA     		bge	.L131
 1606              	.LVL92:
 1607              	.L133:
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1608              		.loc 1 568 16 view .LVU409
 1609 0016 0020     		movs	r0, #0
 1610              	.LVL93:
 1611              	.L132:
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1612              		.loc 1 583 1 view .LVU410
 1613 0018 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1614              	.LVL94:
 1615              	.L131:
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1616              		.loc 1 571 5 is_stmt 1 view .LVU411
ARM GAS  /tmp/cceJVhwM.s 			page 51


 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1617              		.loc 1 571 17 is_stmt 0 view .LVU412
 1618 001a 6FF03040 		mvn	r0, #-1342177280
 1619              	.LVL95:
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1620              		.loc 1 571 17 view .LVU413
 1621 001e FFF7FEFF 		bl	fmc_ready_wait
 1622              	.LVL96:
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_wp << 16U);
 1623              		.loc 1 573 5 is_stmt 1 view .LVU414
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)ob_wp << 16U);
 1624              		.loc 1 573 7 is_stmt 0 view .LVU415
 1625 0022 0028     		cmp	r0, #0
 1626 0024 F7D1     		bne	.L133
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= (ob_wp & 0xFFFF0000U);
 1627              		.loc 1 574 9 is_stmt 1 view .LVU416
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1628              		.loc 1 575 24 is_stmt 0 view .LVU417
 1629 0026 200C     		lsrs	r0, r4, #16
 1630              	.LVL97:
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1631              		.loc 1 575 24 view .LVU418
 1632 0028 0004     		lsls	r0, r0, #16
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1633              		.loc 1 575 14 view .LVU419
 1634 002a 3843     		orrs	r0, r0, r7
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= (ob_wp & 0xFFFF0000U);
 1635              		.loc 1 574 14 view .LVU420
 1636 002c 46EA0446 		orr	r6, r6, r4, lsl #16
 1637              	.LVL98:
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1638              		.loc 1 575 9 is_stmt 1 view .LVU421
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1639              		.loc 1 576 9 view .LVU422
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1640              		.loc 1 576 20 is_stmt 0 view .LVU423
 1641 0030 C5F8146C 		str	r6, [r5, #3092]
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1642              		.loc 1 577 9 is_stmt 1 view .LVU424
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1643              		.loc 1 577 20 is_stmt 0 view .LVU425
 1644 0034 C5F8180C 		str	r0, [r5, #3096]
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1645              		.loc 1 579 9 is_stmt 1 view .LVU426
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1646              		.loc 1 579 16 is_stmt 0 view .LVU427
 1647 0038 0120     		movs	r0, #1
 1648              	.LVL99:
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     } else {
 1649              		.loc 1 579 16 view .LVU428
 1650 003a EDE7     		b	.L132
 1651              	.L135:
 1652              		.align	2
 1653              	.L134:
 1654 003c 00300240 		.word	1073885184
 1655              		.cfi_endproc
 1656              	.LFE131:
ARM GAS  /tmp/cceJVhwM.s 			page 52


 1658              		.section	.text.ob_drp_enable,"ax",%progbits
 1659              		.align	1
 1660              		.global	ob_drp_enable
 1661              		.syntax unified
 1662              		.thumb
 1663              		.thumb_func
 1665              	ob_drp_enable:
 1666              	.LVL100:
 1667              	.LFB132:
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1668              		.loc 1 596 1 is_stmt 1 view -0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 0
 1671              		@ frame_needed = 0, uses_anonymous_args = 0
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1672              		.loc 1 597 5 view .LVU430
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1673              		.loc 1 596 1 is_stmt 0 view .LVU431
 1674 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1675              	.LCFI11:
 1676              		.cfi_def_cfa_offset 24
 1677              		.cfi_offset 3, -24
 1678              		.cfi_offset 4, -20
 1679              		.cfi_offset 5, -16
 1680              		.cfi_offset 6, -12
 1681              		.cfi_offset 7, -8
 1682              		.cfi_offset 14, -4
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1683              		.loc 1 597 14 view .LVU432
 1684 0002 124B     		ldr	r3, .L139
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1685              		.loc 1 596 1 view .LVU433
 1686 0004 0446     		mov	r4, r0
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1687              		.loc 1 605 17 view .LVU434
 1688 0006 6FF03040 		mvn	r0, #-1342177280
 1689              	.LVL101:
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1690              		.loc 1 597 14 view .LVU435
 1691 000a D3F8145C 		ldr	r5, [r3, #3092]
 1692              	.LVL102:
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1693              		.loc 1 598 5 is_stmt 1 view .LVU436
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1694              		.loc 1 598 14 is_stmt 0 view .LVU437
 1695 000e D3F8186C 		ldr	r6, [r3, #3096]
 1696              	.LVL103:
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t drp_state = FMC_OBCTL0 & FMC_OBCTL0_DRP;
 1697              		.loc 1 599 5 is_stmt 1 view .LVU438
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp0_state = FMC_OBCTL0 & FMC_OBCTL0_WP0;
 1698              		.loc 1 600 5 view .LVU439
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp0_state = FMC_OBCTL0 & FMC_OBCTL0_WP0;
 1699              		.loc 1 600 26 is_stmt 0 view .LVU440
 1700 0012 D3F8147C 		ldr	r7, [r3, #3092]
 1701              	.LVL104:
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp1_state = FMC_OBCTL1 & FMC_OBCTL1_WP1;
 1702              		.loc 1 601 5 is_stmt 1 view .LVU441
ARM GAS  /tmp/cceJVhwM.s 			page 53


 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t wp1_state = FMC_OBCTL1 & FMC_OBCTL1_WP1;
 1703              		.loc 1 601 26 is_stmt 0 view .LVU442
 1704 0016 D3F8142C 		ldr	r2, [r3, #3092]
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1705              		.loc 1 602 5 is_stmt 1 view .LVU443
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1706              		.loc 1 602 26 is_stmt 0 view .LVU444
 1707 001a D3F8183C 		ldr	r3, [r3, #3096]
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1708              		.loc 1 605 5 is_stmt 1 view .LVU445
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1709              		.loc 1 605 17 is_stmt 0 view .LVU446
 1710 001e FFF7FEFF 		bl	fmc_ready_wait
 1711              	.LVL105:
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(RESET == drp_state) {
 1712              		.loc 1 607 5 is_stmt 1 view .LVU447
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(RESET == drp_state) {
 1713              		.loc 1 607 7 is_stmt 0 view .LVU448
 1714 0022 90B9     		cbnz	r0, .L136
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_WP0;
 1715              		.loc 1 608 9 is_stmt 1 view .LVU449
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 &= ~FMC_OBCTL0_WP0;
 1716              		.loc 1 608 11 is_stmt 0 view .LVU450
 1717 0024 002F     		cmp	r7, #0
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 1718              		.loc 1 609 13 is_stmt 1 view .LVU451
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 1719              		.loc 1 609 18 is_stmt 0 view .LVU452
 1720 0026 A8BF     		it	ge
 1721 0028 094B     		ldrge	r3, .L139+4
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1722              		.loc 1 614 35 view .LVU453
 1723 002a 4FEA1440 		lsr	r0, r4, #16
 1724              	.LVL106:
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg1 &= ~FMC_OBCTL1_WP1;
 1725              		.loc 1 609 18 view .LVU454
 1726 002e A4BF     		itt	ge
 1727 0030 1D40     		andge	r5, r5, r3
 1728              	.LVL107:
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 1729              		.loc 1 610 13 is_stmt 1 view .LVU455
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 1730              		.loc 1 610 18 is_stmt 0 view .LVU456
 1731 0032 1E40     		andge	r6, r6, r3
 1732              	.LVL108:
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_DRP;
 1733              		.loc 1 612 9 is_stmt 1 view .LVU457
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_DRP;
 1734              		.loc 1 612 14 is_stmt 0 view .LVU458
 1735 0034 45EA0445 		orr	r5, r5, r4, lsl #16
 1736              	.LVL109:
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= ((uint32_t)ob_drp & 0xFFFF0000U);
 1737              		.loc 1 613 9 is_stmt 1 view .LVU459
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1738              		.loc 1 616 20 is_stmt 0 view .LVU460
 1739 0038 044B     		ldr	r3, .L139
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
ARM GAS  /tmp/cceJVhwM.s 			page 54


 1740              		.loc 1 614 35 view .LVU461
 1741 003a 0004     		lsls	r0, r0, #16
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg1 |= ((uint32_t)ob_drp & 0xFFFF0000U);
 1742              		.loc 1 613 14 view .LVU462
 1743 003c 45F00045 		orr	r5, r5, #-2147483648
 1744              	.LVL110:
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1745              		.loc 1 614 9 is_stmt 1 view .LVU463
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1746              		.loc 1 614 14 is_stmt 0 view .LVU464
 1747 0040 3043     		orrs	r0, r0, r6
 1748              	.LVL111:
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1749              		.loc 1 616 9 is_stmt 1 view .LVU465
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1750              		.loc 1 616 20 is_stmt 0 view .LVU466
 1751 0042 C3F8145C 		str	r5, [r3, #3092]
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1752              		.loc 1 617 9 is_stmt 1 view .LVU467
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1753              		.loc 1 617 20 is_stmt 0 view .LVU468
 1754 0046 C3F8180C 		str	r0, [r3, #3096]
 1755              	.LVL112:
 1756              	.L136:
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1757              		.loc 1 619 1 view .LVU469
 1758 004a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1759              	.LVL113:
 1760              	.L140:
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1761              		.loc 1 619 1 view .LVU470
 1762              		.align	2
 1763              	.L139:
 1764 004c 00300240 		.word	1073885184
 1765 0050 FFFF00F0 		.word	-268369921
 1766              		.cfi_endproc
 1767              	.LFE132:
 1769              		.section	.text.ob_drp_disable,"ax",%progbits
 1770              		.align	1
 1771              		.global	ob_drp_disable
 1772              		.syntax unified
 1773              		.thumb
 1774              		.thumb_func
 1776              	ob_drp_disable:
 1777              	.LFB133:
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1778              		.loc 1 628 1 is_stmt 1 view -0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 0
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1782              		.loc 1 629 5 view .LVU472
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg0 = FMC_OBCTL0;
 1783              		.loc 1 628 1 is_stmt 0 view .LVU473
 1784 0000 70B5     		push	{r4, r5, r6, lr}
 1785              	.LCFI12:
 1786              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cceJVhwM.s 			page 55


 1787              		.cfi_offset 4, -16
 1788              		.cfi_offset 5, -12
 1789              		.cfi_offset 6, -8
 1790              		.cfi_offset 14, -4
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1791              		.loc 1 629 14 view .LVU474
 1792 0002 154E     		ldr	r6, .L144
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1793              		.loc 1 633 17 view .LVU475
 1794 0004 6FF03040 		mvn	r0, #-1342177280
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     uint32_t reg1 = FMC_OBCTL1;
 1795              		.loc 1 629 14 view .LVU476
 1796 0008 D6F8144C 		ldr	r4, [r6, #3092]
 1797              	.LVL114:
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1798              		.loc 1 630 5 is_stmt 1 view .LVU477
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1799              		.loc 1 630 14 is_stmt 0 view .LVU478
 1800 000c D6F8185C 		ldr	r5, [r6, #3096]
 1801              	.LVL115:
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1802              		.loc 1 631 5 is_stmt 1 view .LVU479
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1803              		.loc 1 633 5 view .LVU480
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1804              		.loc 1 633 17 is_stmt 0 view .LVU481
 1805 0010 FFF7FEFF 		bl	fmc_ready_wait
 1806              	.LVL116:
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(((uint8_t)(reg0 >> 8U)) == (uint8_t)FMC_NSPC) {
 1807              		.loc 1 635 5 is_stmt 1 view .LVU482
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         if(((uint8_t)(reg0 >> 8U)) == (uint8_t)FMC_NSPC) {
 1808              		.loc 1 635 7 is_stmt 0 view .LVU483
 1809 0014 F0B9     		cbnz	r0, .L141
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* security protection should be set as low level protection before disable D-BUS read 
 1810              		.loc 1 636 9 is_stmt 1 view .LVU484
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* security protection should be set as low level protection before disable D-BUS read 
 1811              		.loc 1 636 11 is_stmt 0 view .LVU485
 1812 0016 C4F30723 		ubfx	r3, r4, #8, #8
 1813 001a AA2B     		cmp	r3, #170
 1814 001c 0BD1     		bne	.L143
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 |= ((uint32_t)FMC_LSPC << 8U);
 1815              		.loc 1 638 13 is_stmt 1 view .LVU486
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             reg0 |= ((uint32_t)FMC_LSPC << 8U);
 1816              		.loc 1 638 18 is_stmt 0 view .LVU487
 1817 001e 24F47F44 		bic	r4, r4, #65280
 1818              	.LVL117:
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 = reg0;
 1819              		.loc 1 639 13 is_stmt 1 view .LVU488
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             FMC_OBCTL0 = reg0;
 1820              		.loc 1 639 18 is_stmt 0 view .LVU489
 1821 0022 44F42B44 		orr	r4, r4, #43776
 1822              	.LVL118:
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* set the OB_START bit in OBCTL0 register */
 1823              		.loc 1 640 13 is_stmt 1 view .LVU490
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****             /* set the OB_START bit in OBCTL0 register */
 1824              		.loc 1 640 24 is_stmt 0 view .LVU491
 1825 0026 C6F8144C 		str	r4, [r6, #3092]
ARM GAS  /tmp/cceJVhwM.s 			page 56


 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 1826              		.loc 1 642 13 is_stmt 1 view .LVU492
 1827 002a D6F8143C 		ldr	r3, [r6, #3092]
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         }
 1828              		.loc 1 642 24 is_stmt 0 view .LVU493
 1829 002e 43F00203 		orr	r3, r3, #2
 1830 0032 C6F8143C 		str	r3, [r6, #3092]
 1831              	.L143:
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= ((uint32_t)FMC_NSPC << 8U);
 1832              		.loc 1 646 9 is_stmt 1 view .LVU494
 1833              	.LVL119:
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 |= FMC_OBCTL0_WP0;
 1834              		.loc 1 647 9 view .LVU495
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg0 &= (~FMC_OBCTL0_DRP);
 1835              		.loc 1 648 9 view .LVU496
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1836              		.loc 1 649 9 view .LVU497
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1837              		.loc 1 649 14 is_stmt 0 view .LVU498
 1838 0036 094B     		ldr	r3, .L144+4
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1839              		.loc 1 650 20 view .LVU499
 1840 0038 074A     		ldr	r2, .L144
 1841 003a 24F00044 		bic	r4, r4, #-2147483648
 1842              	.LVL120:
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1843              		.loc 1 650 20 view .LVU500
 1844 003e 24F47F44 		bic	r4, r4, #65280
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1845              		.loc 1 652 14 view .LVU501
 1846 0042 45F07F65 		orr	r5, r5, #267386880
 1847              	.LVL121:
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg0;
 1848              		.loc 1 649 14 view .LVU502
 1849 0046 2343     		orrs	r3, r3, r4
 1850              	.LVL122:
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1851              		.loc 1 650 9 is_stmt 1 view .LVU503
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1852              		.loc 1 652 14 is_stmt 0 view .LVU504
 1853 0048 45F47025 		orr	r5, r5, #983040
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1854              		.loc 1 650 20 view .LVU505
 1855 004c C2F8143C 		str	r3, [r2, #3092]
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL1 = reg1;
 1856              		.loc 1 652 9 is_stmt 1 view .LVU506
 1857              	.LVL123:
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1858              		.loc 1 653 9 view .LVU507
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1859              		.loc 1 653 20 is_stmt 0 view .LVU508
 1860 0050 C2F8185C 		str	r5, [r2, #3096]
 1861              	.LVL124:
 1862              	.L141:
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1863              		.loc 1 656 1 view .LVU509
 1864 0054 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/cceJVhwM.s 			page 57


 1865              	.LVL125:
 1866              	.L145:
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1867              		.loc 1 656 1 view .LVU510
 1868 0056 00BF     		.align	2
 1869              	.L144:
 1870 0058 00300240 		.word	1073885184
 1871 005c 00AAFF0F 		.word	268413440
 1872              		.cfi_endproc
 1873              	.LFE133:
 1875              		.section	.text.ob_security_protection_config,"ax",%progbits
 1876              		.align	1
 1877              		.global	ob_security_protection_config
 1878              		.syntax unified
 1879              		.thumb
 1880              		.thumb_func
 1882              	ob_security_protection_config:
 1883              	.LVL126:
 1884              	.LFB134:
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1885              		.loc 1 669 1 is_stmt 1 view -0
 1886              		.cfi_startproc
 1887              		@ args = 0, pretend = 0, frame = 0
 1888              		@ frame_needed = 0, uses_anonymous_args = 0
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     /* wait for the FMC ready */
 1889              		.loc 1 670 5 view .LVU512
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1890              		.loc 1 672 5 view .LVU513
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1891              		.loc 1 669 1 is_stmt 0 view .LVU514
 1892 0000 10B5     		push	{r4, lr}
 1893              	.LCFI13:
 1894              		.cfi_def_cfa_offset 8
 1895              		.cfi_offset 4, -8
 1896              		.cfi_offset 14, -4
 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1897              		.loc 1 669 1 view .LVU515
 1898 0002 0446     		mov	r4, r0
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1899              		.loc 1 672 17 view .LVU516
 1900 0004 6FF03040 		mvn	r0, #-1342177280
 1901              	.LVL127:
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1902              		.loc 1 672 17 view .LVU517
 1903 0008 FFF7FEFF 		bl	fmc_ready_wait
 1904              	.LVL128:
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 1905              		.loc 1 674 5 is_stmt 1 view .LVU518
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 1906              		.loc 1 674 7 is_stmt 0 view .LVU519
 1907 000c 40B9     		cbnz	r0, .L146
 1908              	.LBB2:
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1909              		.loc 1 675 9 is_stmt 1 view .LVU520
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OBCTL0_SPC, set according to ob_spc */
 1910              		.loc 1 677 9 view .LVU521
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OBCTL0_SPC, set according to ob_spc */
ARM GAS  /tmp/cceJVhwM.s 			page 58


 1911              		.loc 1 677 13 is_stmt 0 view .LVU522
 1912 000e 054A     		ldr	r2, .L148
 1913 0010 D2F8143C 		ldr	r3, [r2, #3092]
 1914              	.LVL129:
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= ((uint32_t)ob_spc << 8U);
 1915              		.loc 1 679 9 is_stmt 1 view .LVU523
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         reg |= ((uint32_t)ob_spc << 8U);
 1916              		.loc 1 679 13 is_stmt 0 view .LVU524
 1917 0014 23F47F43 		bic	r3, r3, #65280
 1918              	.LVL130:
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1919              		.loc 1 680 9 is_stmt 1 view .LVU525
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = reg;
 1920              		.loc 1 680 13 is_stmt 0 view .LVU526
 1921 0018 43EA0423 		orr	r3, r3, r4, lsl #8
 1922              	.LVL131:
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1923              		.loc 1 681 9 is_stmt 1 view .LVU527
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1924              		.loc 1 681 20 is_stmt 0 view .LVU528
 1925 001c C2F8143C 		str	r3, [r2, #3092]
 1926              	.LVL132:
 1927              	.L146:
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1928              		.loc 1 681 20 view .LVU529
 1929              	.LBE2:
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1930              		.loc 1 683 1 view .LVU530
 1931 0020 10BD     		pop	{r4, pc}
 1932              	.L149:
 1933 0022 00BF     		.align	2
 1934              	.L148:
 1935 0024 00300240 		.word	1073885184
 1936              		.cfi_endproc
 1937              	.LFE134:
 1939              		.section	.text.ob_user_write,"ax",%progbits
 1940              		.align	1
 1941              		.global	ob_user_write
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1946              	ob_user_write:
 1947              	.LVL133:
 1948              	.LFB135:
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1949              		.loc 1 703 1 is_stmt 1 view -0
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1953              		.loc 1 704 5 view .LVU532
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1954              		.loc 1 707 5 view .LVU533
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1955              		.loc 1 703 1 is_stmt 0 view .LVU534
 1956 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1957              	.LCFI14:
ARM GAS  /tmp/cceJVhwM.s 			page 59


 1958              		.cfi_def_cfa_offset 24
 1959              		.cfi_offset 3, -24
 1960              		.cfi_offset 4, -20
 1961              		.cfi_offset 5, -16
 1962              		.cfi_offset 6, -12
 1963              		.cfi_offset 7, -8
 1964              		.cfi_offset 14, -4
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1965              		.loc 1 703 1 view .LVU535
 1966 0002 0446     		mov	r4, r0
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1967              		.loc 1 707 17 view .LVU536
 1968 0004 6FF03040 		mvn	r0, #-1342177280
 1969              	.LVL134:
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1970              		.loc 1 703 1 view .LVU537
 1971 0008 0D46     		mov	r5, r1
 1972 000a 1646     		mov	r6, r2
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1973              		.loc 1 707 17 view .LVU538
 1974 000c FFF7FEFF 		bl	fmc_ready_wait
 1975              	.LVL135:
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 1976              		.loc 1 709 5 is_stmt 1 view .LVU539
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         uint32_t reg;
 1977              		.loc 1 709 7 is_stmt 0 view .LVU540
 1978 0010 58B9     		cbnz	r0, .L150
 1979              	.LBB3:
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 1980              		.loc 1 710 9 is_stmt 1 view .LVU541
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 1981              		.loc 1 712 9 view .LVU542
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         /* reset the OB_FWDGT, OB_DEEPSLEEP and OB_STDBY, set according to ob_fwdgt ,ob_deepsleep a
 1982              		.loc 1 712 13 is_stmt 0 view .LVU543
 1983 0012 064F     		ldr	r7, .L152
 1984 0014 D7F8143C 		ldr	r3, [r7, #3092]
 1985              	.LVL136:
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = (reg | ob_fwdgt | ob_deepsleep | ob_stdby);
 1986              		.loc 1 714 9 is_stmt 1 view .LVU544
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1987              		.loc 1 715 9 view .LVU545
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****         FMC_OBCTL0 = (reg | ob_fwdgt | ob_deepsleep | ob_stdby);
 1988              		.loc 1 714 13 is_stmt 0 view .LVU546
 1989 0018 23F0E003 		bic	r3, r3, #224
 1990              	.LVL137:
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1991              		.loc 1 715 53 view .LVU547
 1992 001c 43EA0602 		orr	r2, r3, r6
 1993 0020 42EA0501 		orr	r1, r2, r5
 1994 0024 2143     		orrs	r1, r1, r4
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1995              		.loc 1 715 20 view .LVU548
 1996 0026 C7F8141C 		str	r1, [r7, #3092]
 1997              	.LVL138:
 1998              	.L150:
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c ****     }
 1999              		.loc 1 715 20 view .LVU549
ARM GAS  /tmp/cceJVhwM.s 			page 60


 2000              	.LBE3:
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2001              		.loc 1 717 1 view .LVU550
 2002 002a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2003              	.LVL139:
 2004              	.L153:
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_fmc.c **** 
 2005              		.loc 1 717 1 view .LVU551
 2006              		.align	2
 2007              	.L152:
 2008 002c 00300240 		.word	1073885184
 2009              		.cfi_endproc
 2010              	.LFE135:
 2012              		.text
 2013              	.Letext0:
 2014              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2015              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2016              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 2017              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_fmc.h"
ARM GAS  /tmp/cceJVhwM.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_fmc.c
     /tmp/cceJVhwM.s:19     .text.fmc_wscnt_set:0000000000000000 $t
     /tmp/cceJVhwM.s:25     .text.fmc_wscnt_set:0000000000000000 fmc_wscnt_set
     /tmp/cceJVhwM.s:54     .text.fmc_wscnt_set:0000000000000014 $d
     /tmp/cceJVhwM.s:59     .text.fmc_unlock:0000000000000000 $t
     /tmp/cceJVhwM.s:65     .text.fmc_unlock:0000000000000000 fmc_unlock
     /tmp/cceJVhwM.s:92     .text.fmc_unlock:000000000000001c $d
     /tmp/cceJVhwM.s:98     .text.fmc_lock:0000000000000000 $t
     /tmp/cceJVhwM.s:104    .text.fmc_lock:0000000000000000 fmc_lock
     /tmp/cceJVhwM.s:122    .text.fmc_lock:0000000000000010 $d
     /tmp/cceJVhwM.s:127    .text.ob_unlock:0000000000000000 $t
     /tmp/cceJVhwM.s:133    .text.ob_unlock:0000000000000000 ob_unlock
     /tmp/cceJVhwM.s:160    .text.ob_unlock:000000000000001c $d
     /tmp/cceJVhwM.s:166    .text.ob_lock:0000000000000000 $t
     /tmp/cceJVhwM.s:172    .text.ob_lock:0000000000000000 ob_lock
     /tmp/cceJVhwM.s:190    .text.ob_lock:0000000000000010 $d
     /tmp/cceJVhwM.s:195    .text.ob_start:0000000000000000 $t
     /tmp/cceJVhwM.s:201    .text.ob_start:0000000000000000 ob_start
     /tmp/cceJVhwM.s:219    .text.ob_start:0000000000000010 $d
     /tmp/cceJVhwM.s:224    .text.ob_user_bor_threshold:0000000000000000 $t
     /tmp/cceJVhwM.s:230    .text.ob_user_bor_threshold:0000000000000000 ob_user_bor_threshold
     /tmp/cceJVhwM.s:259    .text.ob_user_bor_threshold:0000000000000014 $d
     /tmp/cceJVhwM.s:264    .text.ob_boot_mode_config:0000000000000000 $t
     /tmp/cceJVhwM.s:270    .text.ob_boot_mode_config:0000000000000000 ob_boot_mode_config
     /tmp/cceJVhwM.s:299    .text.ob_boot_mode_config:0000000000000014 $d
     /tmp/cceJVhwM.s:304    .text.ob_user_get:0000000000000000 $t
     /tmp/cceJVhwM.s:310    .text.ob_user_get:0000000000000000 ob_user_get
     /tmp/cceJVhwM.s:327    .text.ob_user_get:000000000000000c $d
     /tmp/cceJVhwM.s:332    .text.ob_write_protection0_get:0000000000000000 $t
     /tmp/cceJVhwM.s:338    .text.ob_write_protection0_get:0000000000000000 ob_write_protection0_get
     /tmp/cceJVhwM.s:355    .text.ob_write_protection0_get:000000000000000c $d
     /tmp/cceJVhwM.s:360    .text.ob_write_protection1_get:0000000000000000 $t
     /tmp/cceJVhwM.s:366    .text.ob_write_protection1_get:0000000000000000 ob_write_protection1_get
     /tmp/cceJVhwM.s:383    .text.ob_write_protection1_get:000000000000000c $d
     /tmp/cceJVhwM.s:388    .text.ob_drp0_get:0000000000000000 $t
     /tmp/cceJVhwM.s:394    .text.ob_drp0_get:0000000000000000 ob_drp0_get
     /tmp/cceJVhwM.s:420    .text.ob_drp0_get:0000000000000018 $d
     /tmp/cceJVhwM.s:425    .text.ob_drp1_get:0000000000000000 $t
     /tmp/cceJVhwM.s:431    .text.ob_drp1_get:0000000000000000 ob_drp1_get
     /tmp/cceJVhwM.s:457    .text.ob_drp1_get:0000000000000018 $d
     /tmp/cceJVhwM.s:462    .text.ob_spc_get:0000000000000000 $t
     /tmp/cceJVhwM.s:468    .text.ob_spc_get:0000000000000000 ob_spc_get
     /tmp/cceJVhwM.s:494    .text.ob_spc_get:0000000000000014 $d
     /tmp/cceJVhwM.s:499    .text.ob_user_bor_threshold_get:0000000000000000 $t
     /tmp/cceJVhwM.s:505    .text.ob_user_bor_threshold_get:0000000000000000 ob_user_bor_threshold_get
     /tmp/cceJVhwM.s:522    .text.ob_user_bor_threshold_get:000000000000000c $d
     /tmp/cceJVhwM.s:527    .text.fmc_flag_get:0000000000000000 $t
     /tmp/cceJVhwM.s:533    .text.fmc_flag_get:0000000000000000 fmc_flag_get
     /tmp/cceJVhwM.s:557    .text.fmc_flag_get:0000000000000010 $d
     /tmp/cceJVhwM.s:562    .text.fmc_flag_clear:0000000000000000 $t
     /tmp/cceJVhwM.s:568    .text.fmc_flag_clear:0000000000000000 fmc_flag_clear
     /tmp/cceJVhwM.s:585    .text.fmc_flag_clear:0000000000000008 $d
     /tmp/cceJVhwM.s:590    .text.fmc_interrupt_enable:0000000000000000 $t
     /tmp/cceJVhwM.s:596    .text.fmc_interrupt_enable:0000000000000000 fmc_interrupt_enable
     /tmp/cceJVhwM.s:615    .text.fmc_interrupt_enable:0000000000000010 $d
     /tmp/cceJVhwM.s:620    .text.fmc_interrupt_disable:0000000000000000 $t
ARM GAS  /tmp/cceJVhwM.s 			page 62


     /tmp/cceJVhwM.s:626    .text.fmc_interrupt_disable:0000000000000000 fmc_interrupt_disable
     /tmp/cceJVhwM.s:645    .text.fmc_interrupt_disable:0000000000000010 $d
     /tmp/cceJVhwM.s:650    .text.fmc_interrupt_flag_get:0000000000000000 $t
     /tmp/cceJVhwM.s:656    .text.fmc_interrupt_flag_get:0000000000000000 fmc_interrupt_flag_get
     /tmp/cceJVhwM.s:703    .text.fmc_interrupt_flag_get:0000000000000030 $d
     /tmp/cceJVhwM.s:708    .text.fmc_interrupt_flag_clear:0000000000000000 $t
     /tmp/cceJVhwM.s:714    .text.fmc_interrupt_flag_clear:0000000000000000 fmc_interrupt_flag_clear
     /tmp/cceJVhwM.s:727    .text.fmc_interrupt_flag_clear:0000000000000008 $d
     /tmp/cceJVhwM.s:732    .text.fmc_state_get:0000000000000000 $t
     /tmp/cceJVhwM.s:738    .text.fmc_state_get:0000000000000000 fmc_state_get
     /tmp/cceJVhwM.s:805    .text.fmc_state_get:000000000000003c $d
     /tmp/cceJVhwM.s:810    .text.fmc_ready_wait:0000000000000000 $t
     /tmp/cceJVhwM.s:816    .text.fmc_ready_wait:0000000000000000 fmc_ready_wait
     /tmp/cceJVhwM.s:870    .text.fmc_sector_erase:0000000000000000 $t
     /tmp/cceJVhwM.s:876    .text.fmc_sector_erase:0000000000000000 fmc_sector_erase
     /tmp/cceJVhwM.s:947    .text.fmc_sector_erase:0000000000000058 $d
     /tmp/cceJVhwM.s:952    .text.fmc_mass_erase:0000000000000000 $t
     /tmp/cceJVhwM.s:958    .text.fmc_mass_erase:0000000000000000 fmc_mass_erase
     /tmp/cceJVhwM.s:1012   .text.fmc_mass_erase:0000000000000044 $d
     /tmp/cceJVhwM.s:1017   .text.fmc_bank0_erase:0000000000000000 $t
     /tmp/cceJVhwM.s:1023   .text.fmc_bank0_erase:0000000000000000 fmc_bank0_erase
     /tmp/cceJVhwM.s:1075   .text.fmc_bank0_erase:000000000000003c $d
     /tmp/cceJVhwM.s:1080   .text.fmc_bank1_erase:0000000000000000 $t
     /tmp/cceJVhwM.s:1086   .text.fmc_bank1_erase:0000000000000000 fmc_bank1_erase
     /tmp/cceJVhwM.s:1138   .text.fmc_bank1_erase:000000000000003c $d
     /tmp/cceJVhwM.s:1143   .text.fmc_word_program:0000000000000000 $t
     /tmp/cceJVhwM.s:1149   .text.fmc_word_program:0000000000000000 fmc_word_program
     /tmp/cceJVhwM.s:1219   .text.fmc_word_program:0000000000000050 $d
     /tmp/cceJVhwM.s:1224   .text.fmc_halfword_program:0000000000000000 $t
     /tmp/cceJVhwM.s:1230   .text.fmc_halfword_program:0000000000000000 fmc_halfword_program
     /tmp/cceJVhwM.s:1300   .text.fmc_halfword_program:0000000000000050 $d
     /tmp/cceJVhwM.s:1305   .text.fmc_byte_program:0000000000000000 $t
     /tmp/cceJVhwM.s:1311   .text.fmc_byte_program:0000000000000000 fmc_byte_program
     /tmp/cceJVhwM.s:1380   .text.fmc_byte_program:000000000000004c $d
     /tmp/cceJVhwM.s:1385   .text.ob_erase:0000000000000000 $t
     /tmp/cceJVhwM.s:1391   .text.ob_erase:0000000000000000 ob_erase
     /tmp/cceJVhwM.s:1464   .text.ob_erase:0000000000000038 $d
     /tmp/cceJVhwM.s:1470   .text.ob_write_protection_enable:0000000000000000 $t
     /tmp/cceJVhwM.s:1476   .text.ob_write_protection_enable:0000000000000000 ob_write_protection_enable
     /tmp/cceJVhwM.s:1559   .text.ob_write_protection_enable:0000000000000040 $d
     /tmp/cceJVhwM.s:1564   .text.ob_write_protection_disable:0000000000000000 $t
     /tmp/cceJVhwM.s:1570   .text.ob_write_protection_disable:0000000000000000 ob_write_protection_disable
     /tmp/cceJVhwM.s:1654   .text.ob_write_protection_disable:000000000000003c $d
     /tmp/cceJVhwM.s:1659   .text.ob_drp_enable:0000000000000000 $t
     /tmp/cceJVhwM.s:1665   .text.ob_drp_enable:0000000000000000 ob_drp_enable
     /tmp/cceJVhwM.s:1764   .text.ob_drp_enable:000000000000004c $d
     /tmp/cceJVhwM.s:1770   .text.ob_drp_disable:0000000000000000 $t
     /tmp/cceJVhwM.s:1776   .text.ob_drp_disable:0000000000000000 ob_drp_disable
     /tmp/cceJVhwM.s:1870   .text.ob_drp_disable:0000000000000058 $d
     /tmp/cceJVhwM.s:1876   .text.ob_security_protection_config:0000000000000000 $t
     /tmp/cceJVhwM.s:1882   .text.ob_security_protection_config:0000000000000000 ob_security_protection_config
     /tmp/cceJVhwM.s:1935   .text.ob_security_protection_config:0000000000000024 $d
     /tmp/cceJVhwM.s:1940   .text.ob_user_write:0000000000000000 $t
     /tmp/cceJVhwM.s:1946   .text.ob_user_write:0000000000000000 ob_user_write
     /tmp/cceJVhwM.s:2008   .text.ob_user_write:000000000000002c $d

NO UNDEFINED SYMBOLS
ARM GAS  /tmp/cceJVhwM.s 			page 63


