// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="honeybee,hls_ip_2019_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485t-ffg1157-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.927800,HLS_SYN_LAT=179,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=72,HLS_SYN_FF=27257,HLS_SYN_LUT=36514,HLS_VERSION=2019_2}" *)

module honeybee (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        edge_p1_x,
        edge_p1_y,
        edge_p1_z,
        edge_p2_x,
        edge_p2_y,
        edge_p2_z,
        ap_return
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_pp0_stage0 = 21'd2;
parameter    ap_ST_fsm_pp0_stage1 = 21'd4;
parameter    ap_ST_fsm_pp0_stage2 = 21'd8;
parameter    ap_ST_fsm_pp0_stage3 = 21'd16;
parameter    ap_ST_fsm_pp0_stage4 = 21'd32;
parameter    ap_ST_fsm_pp0_stage5 = 21'd64;
parameter    ap_ST_fsm_pp0_stage6 = 21'd128;
parameter    ap_ST_fsm_pp0_stage7 = 21'd256;
parameter    ap_ST_fsm_pp0_stage8 = 21'd512;
parameter    ap_ST_fsm_pp0_stage9 = 21'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 21'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 21'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 21'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 21'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 21'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 21'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 21'd524288;
parameter    ap_ST_fsm_state47 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] edge_p1_x;
input  [31:0] edge_p1_y;
input  [31:0] edge_p1_z;
input  [31:0] edge_p2_x;
input  [31:0] edge_p2_y;
input  [31:0] edge_p2_z;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] i_0_reg_102;
reg   [31:0] collisionCount_0_reg_113;
wire   [0:0] icmp_ln76_fu_220_p2;
reg   [0:0] icmp_ln76_reg_1085;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
wire    ap_block_state40_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln76_reg_1085_pp0_iter1_reg;
reg   [0:0] icmp_ln76_reg_1085_pp0_iter2_reg;
wire   [3:0] i_fu_226_p2;
reg   [3:0] i_reg_1089;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] grp_fu_217_p1;
reg   [31:0] obs_x_reg_1099;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state24_pp0_stage3_iter1;
wire    ap_block_state43_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire   [31:0] select_ln80_1_fu_257_p3;
reg   [31:0] select_ln80_1_reg_1107;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state28_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire   [0:0] grp_lineIntersectPrism_fu_155_ap_return;
reg   [0:0] tmp_4_0_2_reg_1113;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] grp_lineIntersectPrism_fu_170_ap_return;
reg   [0:0] tmp_4_0_3_reg_1118;
wire   [31:0] select_ln80_4_fu_295_p3;
reg   [31:0] select_ln80_4_reg_1123;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state29_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire   [0:0] grp_lineIntersectPrism_fu_140_ap_return;
reg   [0:0] tmp_4_0_5_reg_1128;
wire   [31:0] add_ln80_5_fu_303_p2;
reg   [31:0] add_ln80_5_reg_1133;
reg   [0:0] tmp_4_0_6_reg_1138;
reg   [0:0] tmp_4_0_7_reg_1143;
wire   [31:0] select_ln80_8_fu_346_p3;
reg   [31:0] select_ln80_8_reg_1148;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state30_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
reg   [0:0] tmp_4_1_1_reg_1154;
reg   [0:0] tmp_4_1_2_reg_1159;
reg   [0:0] tmp_4_1_3_reg_1164;
wire   [31:0] select_ln80_11_fu_384_p3;
reg   [31:0] select_ln80_11_reg_1169;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state31_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] grp_lineIntersectPrism_fu_125_ap_return;
reg   [0:0] tmp_4_1_4_reg_1174;
wire   [31:0] add_ln80_12_fu_391_p2;
reg   [31:0] add_ln80_12_reg_1179;
reg   [0:0] tmp_4_1_5_reg_1184;
reg   [0:0] tmp_4_1_6_reg_1189;
reg   [0:0] tmp_4_1_7_reg_1194;
wire   [31:0] select_ln80_15_fu_434_p3;
reg   [31:0] select_ln80_15_reg_1199;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state32_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
reg   [0:0] tmp_4_2_reg_1205;
reg   [0:0] tmp_4_2_1_reg_1210;
reg   [0:0] tmp_4_2_2_reg_1215;
reg   [0:0] tmp_4_2_3_reg_1220;
wire   [31:0] select_ln80_18_fu_471_p3;
reg   [31:0] select_ln80_18_reg_1225;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_state33_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_11001;
wire   [31:0] add_ln80_19_fu_478_p2;
reg   [31:0] add_ln80_19_reg_1230;
reg   [0:0] tmp_4_2_4_reg_1235;
reg   [0:0] tmp_4_2_5_reg_1240;
reg   [0:0] tmp_4_2_6_reg_1245;
reg   [0:0] tmp_4_2_7_reg_1250;
wire   [31:0] select_ln80_22_fu_521_p3;
reg   [31:0] select_ln80_22_reg_1255;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_state34_pp0_stage13_iter1;
wire    ap_block_pp0_stage13_11001;
reg   [0:0] tmp_4_3_reg_1261;
reg   [0:0] tmp_4_3_1_reg_1266;
reg   [0:0] tmp_4_3_2_reg_1271;
reg   [0:0] tmp_4_3_3_reg_1276;
wire   [31:0] select_ln80_25_fu_558_p3;
reg   [31:0] select_ln80_25_reg_1281;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_state35_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
wire   [31:0] add_ln80_26_fu_565_p2;
reg   [31:0] add_ln80_26_reg_1286;
reg   [0:0] tmp_4_3_4_reg_1291;
reg   [0:0] tmp_4_3_5_reg_1296;
reg   [0:0] tmp_4_3_6_reg_1301;
reg   [0:0] tmp_4_3_7_reg_1306;
wire   [31:0] select_ln80_29_fu_608_p3;
reg   [31:0] select_ln80_29_reg_1311;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_state36_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
reg   [0:0] tmp_4_4_reg_1317;
reg   [0:0] tmp_4_4_1_reg_1322;
reg   [0:0] tmp_4_4_2_reg_1327;
reg   [0:0] tmp_4_4_3_reg_1332;
wire   [31:0] select_ln80_32_fu_645_p3;
reg   [31:0] select_ln80_32_reg_1337;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_state37_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
wire   [31:0] add_ln80_33_fu_652_p2;
reg   [31:0] add_ln80_33_reg_1342;
reg   [0:0] tmp_4_4_4_reg_1347;
reg   [0:0] tmp_4_4_5_reg_1352;
reg   [0:0] tmp_4_4_6_reg_1357;
reg   [0:0] tmp_4_4_7_reg_1362;
wire   [31:0] select_ln80_36_fu_695_p3;
reg   [31:0] select_ln80_36_reg_1367;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_state38_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
reg   [0:0] tmp_4_5_reg_1373;
reg   [0:0] tmp_4_5_1_reg_1378;
reg   [0:0] tmp_4_5_2_reg_1383;
reg   [0:0] tmp_4_5_3_reg_1388;
wire   [31:0] select_ln80_39_fu_732_p3;
reg   [31:0] select_ln80_39_reg_1393;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_state39_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_11001;
wire   [31:0] add_ln80_40_fu_739_p2;
reg   [31:0] add_ln80_40_reg_1398;
reg   [0:0] tmp_4_5_4_reg_1403;
reg   [0:0] tmp_4_5_5_reg_1408;
reg   [0:0] tmp_4_5_6_reg_1413;
reg   [0:0] tmp_4_5_7_reg_1418;
wire   [31:0] select_ln80_43_fu_782_p3;
reg   [31:0] select_ln80_43_reg_1423;
reg   [0:0] tmp_4_6_reg_1429;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] tmp_4_6_1_reg_1434;
reg   [0:0] tmp_4_6_2_reg_1439;
reg   [0:0] tmp_4_6_3_reg_1444;
wire   [31:0] select_ln80_46_fu_819_p3;
reg   [31:0] select_ln80_46_reg_1449;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_state41_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] add_ln80_47_fu_826_p2;
reg   [31:0] add_ln80_47_reg_1454;
reg   [0:0] tmp_4_6_4_reg_1459;
reg   [0:0] tmp_4_6_5_reg_1464;
reg   [0:0] tmp_4_6_6_reg_1469;
reg   [0:0] tmp_4_6_7_reg_1474;
wire   [31:0] select_ln80_50_fu_869_p3;
reg   [31:0] select_ln80_50_reg_1479;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_state42_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] tmp_4_7_reg_1485;
reg   [0:0] tmp_4_7_1_reg_1490;
reg   [0:0] tmp_4_7_2_reg_1495;
reg   [0:0] tmp_4_7_3_reg_1500;
wire   [31:0] select_ln80_53_fu_906_p3;
reg   [31:0] select_ln80_53_reg_1505;
wire   [31:0] add_ln80_54_fu_913_p2;
reg   [31:0] add_ln80_54_reg_1510;
reg   [0:0] tmp_4_7_4_reg_1515;
reg   [0:0] tmp_4_7_5_reg_1520;
reg   [0:0] tmp_4_7_6_reg_1525;
reg   [0:0] tmp_4_7_7_reg_1530;
wire   [31:0] select_ln80_57_fu_956_p3;
reg   [31:0] select_ln80_57_reg_1535;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state25_pp0_stage4_iter1;
wire    ap_block_state44_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] select_ln80_60_fu_993_p3;
reg   [31:0] select_ln80_60_reg_1541;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state26_pp0_stage5_iter1;
wire    ap_block_state45_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
wire   [31:0] select_ln80_63_fu_1030_p3;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state27_pp0_stage6_iter1;
wire    ap_block_state46_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage6_subdone;
reg   [31:0] grp_lineIntersectPrism_fu_125_obs_y;
reg   [31:0] grp_lineIntersectPrism_fu_125_obs_z;
reg    grp_lineIntersectPrism_fu_125_ap_ce;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call5;
wire    ap_block_state25_pp0_stage4_iter1_ignore_call5;
wire    ap_block_state44_pp0_stage4_iter2_ignore_call5;
wire    ap_block_pp0_stage4_11001_ignoreCallOp74;
wire    ap_block_state7_pp0_stage5_iter0_ignore_call5;
wire    ap_block_state26_pp0_stage5_iter1_ignore_call5;
wire    ap_block_state45_pp0_stage5_iter2_ignore_call5;
wire    ap_block_pp0_stage5_11001_ignoreCallOp78;
wire    ap_block_state8_pp0_stage6_iter0_ignore_call5;
wire    ap_block_state27_pp0_stage6_iter1_ignore_call5;
wire    ap_block_state46_pp0_stage6_iter2_ignore_call5;
wire    ap_block_pp0_stage6_11001_ignoreCallOp86;
wire    ap_block_state9_pp0_stage7_iter0_ignore_call5;
wire    ap_block_state28_pp0_stage7_iter1_ignore_call5;
wire    ap_block_pp0_stage7_11001_ignoreCallOp98;
wire    ap_block_state10_pp0_stage8_iter0_ignore_call5;
wire    ap_block_state29_pp0_stage8_iter1_ignore_call5;
wire    ap_block_pp0_stage8_11001_ignoreCallOp114;
wire    ap_block_state11_pp0_stage9_iter0_ignore_call5;
wire    ap_block_state30_pp0_stage9_iter1_ignore_call5;
wire    ap_block_pp0_stage9_11001_ignoreCallOp134;
wire    ap_block_state12_pp0_stage10_iter0_ignore_call5;
wire    ap_block_state31_pp0_stage10_iter1_ignore_call5;
wire    ap_block_pp0_stage10_11001_ignoreCallOp158;
wire    ap_block_state13_pp0_stage11_iter0_ignore_call5;
wire    ap_block_state32_pp0_stage11_iter1_ignore_call5;
wire    ap_block_pp0_stage11_11001_ignoreCallOp186;
wire    ap_block_state14_pp0_stage12_iter0_ignore_call5;
wire    ap_block_state33_pp0_stage12_iter1_ignore_call5;
wire    ap_block_pp0_stage12_11001_ignoreCallOp218;
wire    ap_block_state15_pp0_stage13_iter0_ignore_call5;
wire    ap_block_state34_pp0_stage13_iter1_ignore_call5;
wire    ap_block_pp0_stage13_11001_ignoreCallOp254;
wire    ap_block_state16_pp0_stage14_iter0_ignore_call5;
wire    ap_block_state35_pp0_stage14_iter1_ignore_call5;
wire    ap_block_pp0_stage14_11001_ignoreCallOp294;
wire    ap_block_state17_pp0_stage15_iter0_ignore_call5;
wire    ap_block_state36_pp0_stage15_iter1_ignore_call5;
wire    ap_block_pp0_stage15_11001_ignoreCallOp338;
wire    ap_block_state18_pp0_stage16_iter0_ignore_call5;
wire    ap_block_state37_pp0_stage16_iter1_ignore_call5;
wire    ap_block_pp0_stage16_11001_ignoreCallOp386;
wire    ap_block_state19_pp0_stage17_iter0_ignore_call5;
wire    ap_block_state38_pp0_stage17_iter1_ignore_call5;
wire    ap_block_pp0_stage17_11001_ignoreCallOp438;
wire    ap_block_state20_pp0_stage18_iter0_ignore_call5;
wire    ap_block_state39_pp0_stage18_iter1_ignore_call5;
wire    ap_block_pp0_stage18_11001_ignoreCallOp494;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state21_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state40_pp0_stage0_iter2_ignore_call5;
wire    ap_block_pp0_stage0_11001_ignoreCallOp554;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call5;
wire    ap_block_state22_pp0_stage1_iter1_ignore_call5;
wire    ap_block_state41_pp0_stage1_iter2_ignore_call5;
wire    ap_block_pp0_stage1_11001_ignoreCallOp618;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call5;
wire    ap_block_state23_pp0_stage2_iter1_ignore_call5;
wire    ap_block_state42_pp0_stage2_iter2_ignore_call5;
wire    ap_block_pp0_stage2_11001_ignoreCallOp682;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call5;
wire    ap_block_state24_pp0_stage3_iter1_ignore_call5;
wire    ap_block_state43_pp0_stage3_iter2_ignore_call5;
wire    ap_block_pp0_stage3_11001_ignoreCallOp746;
reg   [31:0] grp_lineIntersectPrism_fu_140_obs_y;
reg   [31:0] grp_lineIntersectPrism_fu_140_obs_z;
reg    grp_lineIntersectPrism_fu_140_ap_ce;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call8;
wire    ap_block_state25_pp0_stage4_iter1_ignore_call8;
wire    ap_block_state44_pp0_stage4_iter2_ignore_call8;
wire    ap_block_pp0_stage4_11001_ignoreCallOp75;
wire    ap_block_state7_pp0_stage5_iter0_ignore_call8;
wire    ap_block_state26_pp0_stage5_iter1_ignore_call8;
wire    ap_block_state45_pp0_stage5_iter2_ignore_call8;
wire    ap_block_pp0_stage5_11001_ignoreCallOp79;
wire    ap_block_state8_pp0_stage6_iter0_ignore_call8;
wire    ap_block_state27_pp0_stage6_iter1_ignore_call8;
wire    ap_block_state46_pp0_stage6_iter2_ignore_call8;
wire    ap_block_pp0_stage6_11001_ignoreCallOp87;
wire    ap_block_state9_pp0_stage7_iter0_ignore_call8;
wire    ap_block_state28_pp0_stage7_iter1_ignore_call8;
wire    ap_block_pp0_stage7_11001_ignoreCallOp99;
wire    ap_block_state10_pp0_stage8_iter0_ignore_call8;
wire    ap_block_state29_pp0_stage8_iter1_ignore_call8;
wire    ap_block_pp0_stage8_11001_ignoreCallOp115;
wire    ap_block_state11_pp0_stage9_iter0_ignore_call8;
wire    ap_block_state30_pp0_stage9_iter1_ignore_call8;
wire    ap_block_pp0_stage9_11001_ignoreCallOp135;
wire    ap_block_state12_pp0_stage10_iter0_ignore_call8;
wire    ap_block_state31_pp0_stage10_iter1_ignore_call8;
wire    ap_block_pp0_stage10_11001_ignoreCallOp159;
wire    ap_block_state13_pp0_stage11_iter0_ignore_call8;
wire    ap_block_state32_pp0_stage11_iter1_ignore_call8;
wire    ap_block_pp0_stage11_11001_ignoreCallOp187;
wire    ap_block_state14_pp0_stage12_iter0_ignore_call8;
wire    ap_block_state33_pp0_stage12_iter1_ignore_call8;
wire    ap_block_pp0_stage12_11001_ignoreCallOp219;
wire    ap_block_state15_pp0_stage13_iter0_ignore_call8;
wire    ap_block_state34_pp0_stage13_iter1_ignore_call8;
wire    ap_block_pp0_stage13_11001_ignoreCallOp255;
wire    ap_block_state16_pp0_stage14_iter0_ignore_call8;
wire    ap_block_state35_pp0_stage14_iter1_ignore_call8;
wire    ap_block_pp0_stage14_11001_ignoreCallOp295;
wire    ap_block_state17_pp0_stage15_iter0_ignore_call8;
wire    ap_block_state36_pp0_stage15_iter1_ignore_call8;
wire    ap_block_pp0_stage15_11001_ignoreCallOp339;
wire    ap_block_state18_pp0_stage16_iter0_ignore_call8;
wire    ap_block_state37_pp0_stage16_iter1_ignore_call8;
wire    ap_block_pp0_stage16_11001_ignoreCallOp387;
wire    ap_block_state19_pp0_stage17_iter0_ignore_call8;
wire    ap_block_state38_pp0_stage17_iter1_ignore_call8;
wire    ap_block_pp0_stage17_11001_ignoreCallOp439;
wire    ap_block_state20_pp0_stage18_iter0_ignore_call8;
wire    ap_block_state39_pp0_stage18_iter1_ignore_call8;
wire    ap_block_pp0_stage18_11001_ignoreCallOp495;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state21_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state40_pp0_stage0_iter2_ignore_call8;
wire    ap_block_pp0_stage0_11001_ignoreCallOp555;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call8;
wire    ap_block_state22_pp0_stage1_iter1_ignore_call8;
wire    ap_block_state41_pp0_stage1_iter2_ignore_call8;
wire    ap_block_pp0_stage1_11001_ignoreCallOp619;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call8;
wire    ap_block_state23_pp0_stage2_iter1_ignore_call8;
wire    ap_block_state42_pp0_stage2_iter2_ignore_call8;
wire    ap_block_pp0_stage2_11001_ignoreCallOp683;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call8;
wire    ap_block_state24_pp0_stage3_iter1_ignore_call8;
wire    ap_block_state43_pp0_stage3_iter2_ignore_call8;
wire    ap_block_pp0_stage3_11001_ignoreCallOp747;
reg   [31:0] grp_lineIntersectPrism_fu_155_obs_y;
reg   [31:0] grp_lineIntersectPrism_fu_155_obs_z;
reg    grp_lineIntersectPrism_fu_155_ap_ce;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call11;
wire    ap_block_state25_pp0_stage4_iter1_ignore_call11;
wire    ap_block_state44_pp0_stage4_iter2_ignore_call11;
wire    ap_block_pp0_stage4_11001_ignoreCallOp76;
wire    ap_block_state7_pp0_stage5_iter0_ignore_call11;
wire    ap_block_state26_pp0_stage5_iter1_ignore_call11;
wire    ap_block_state45_pp0_stage5_iter2_ignore_call11;
wire    ap_block_pp0_stage5_11001_ignoreCallOp80;
wire    ap_block_state8_pp0_stage6_iter0_ignore_call11;
wire    ap_block_state27_pp0_stage6_iter1_ignore_call11;
wire    ap_block_state46_pp0_stage6_iter2_ignore_call11;
wire    ap_block_pp0_stage6_11001_ignoreCallOp88;
wire    ap_block_state9_pp0_stage7_iter0_ignore_call11;
wire    ap_block_state28_pp0_stage7_iter1_ignore_call11;
wire    ap_block_pp0_stage7_11001_ignoreCallOp100;
wire    ap_block_state10_pp0_stage8_iter0_ignore_call11;
wire    ap_block_state29_pp0_stage8_iter1_ignore_call11;
wire    ap_block_pp0_stage8_11001_ignoreCallOp116;
wire    ap_block_state11_pp0_stage9_iter0_ignore_call11;
wire    ap_block_state30_pp0_stage9_iter1_ignore_call11;
wire    ap_block_pp0_stage9_11001_ignoreCallOp136;
wire    ap_block_state12_pp0_stage10_iter0_ignore_call11;
wire    ap_block_state31_pp0_stage10_iter1_ignore_call11;
wire    ap_block_pp0_stage10_11001_ignoreCallOp160;
wire    ap_block_state13_pp0_stage11_iter0_ignore_call11;
wire    ap_block_state32_pp0_stage11_iter1_ignore_call11;
wire    ap_block_pp0_stage11_11001_ignoreCallOp188;
wire    ap_block_state14_pp0_stage12_iter0_ignore_call11;
wire    ap_block_state33_pp0_stage12_iter1_ignore_call11;
wire    ap_block_pp0_stage12_11001_ignoreCallOp220;
wire    ap_block_state15_pp0_stage13_iter0_ignore_call11;
wire    ap_block_state34_pp0_stage13_iter1_ignore_call11;
wire    ap_block_pp0_stage13_11001_ignoreCallOp256;
wire    ap_block_state16_pp0_stage14_iter0_ignore_call11;
wire    ap_block_state35_pp0_stage14_iter1_ignore_call11;
wire    ap_block_pp0_stage14_11001_ignoreCallOp296;
wire    ap_block_state17_pp0_stage15_iter0_ignore_call11;
wire    ap_block_state36_pp0_stage15_iter1_ignore_call11;
wire    ap_block_pp0_stage15_11001_ignoreCallOp340;
wire    ap_block_state18_pp0_stage16_iter0_ignore_call11;
wire    ap_block_state37_pp0_stage16_iter1_ignore_call11;
wire    ap_block_pp0_stage16_11001_ignoreCallOp388;
wire    ap_block_state19_pp0_stage17_iter0_ignore_call11;
wire    ap_block_state38_pp0_stage17_iter1_ignore_call11;
wire    ap_block_pp0_stage17_11001_ignoreCallOp440;
wire    ap_block_state20_pp0_stage18_iter0_ignore_call11;
wire    ap_block_state39_pp0_stage18_iter1_ignore_call11;
wire    ap_block_pp0_stage18_11001_ignoreCallOp496;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state21_pp0_stage0_iter1_ignore_call11;
wire    ap_block_state40_pp0_stage0_iter2_ignore_call11;
wire    ap_block_pp0_stage0_11001_ignoreCallOp556;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call11;
wire    ap_block_state22_pp0_stage1_iter1_ignore_call11;
wire    ap_block_state41_pp0_stage1_iter2_ignore_call11;
wire    ap_block_pp0_stage1_11001_ignoreCallOp620;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call11;
wire    ap_block_state23_pp0_stage2_iter1_ignore_call11;
wire    ap_block_state42_pp0_stage2_iter2_ignore_call11;
wire    ap_block_pp0_stage2_11001_ignoreCallOp684;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call11;
wire    ap_block_state24_pp0_stage3_iter1_ignore_call11;
wire    ap_block_state43_pp0_stage3_iter2_ignore_call11;
wire    ap_block_pp0_stage3_11001_ignoreCallOp748;
reg   [31:0] grp_lineIntersectPrism_fu_170_obs_y;
reg   [31:0] grp_lineIntersectPrism_fu_170_obs_z;
reg    grp_lineIntersectPrism_fu_170_ap_ce;
wire    ap_block_state6_pp0_stage4_iter0_ignore_call14;
wire    ap_block_state25_pp0_stage4_iter1_ignore_call14;
wire    ap_block_state44_pp0_stage4_iter2_ignore_call14;
wire    ap_block_pp0_stage4_11001_ignoreCallOp77;
wire    ap_block_state7_pp0_stage5_iter0_ignore_call14;
wire    ap_block_state26_pp0_stage5_iter1_ignore_call14;
wire    ap_block_state45_pp0_stage5_iter2_ignore_call14;
wire    ap_block_pp0_stage5_11001_ignoreCallOp81;
wire    ap_block_state8_pp0_stage6_iter0_ignore_call14;
wire    ap_block_state27_pp0_stage6_iter1_ignore_call14;
wire    ap_block_state46_pp0_stage6_iter2_ignore_call14;
wire    ap_block_pp0_stage6_11001_ignoreCallOp89;
wire    ap_block_state9_pp0_stage7_iter0_ignore_call14;
wire    ap_block_state28_pp0_stage7_iter1_ignore_call14;
wire    ap_block_pp0_stage7_11001_ignoreCallOp101;
wire    ap_block_state10_pp0_stage8_iter0_ignore_call14;
wire    ap_block_state29_pp0_stage8_iter1_ignore_call14;
wire    ap_block_pp0_stage8_11001_ignoreCallOp117;
wire    ap_block_state11_pp0_stage9_iter0_ignore_call14;
wire    ap_block_state30_pp0_stage9_iter1_ignore_call14;
wire    ap_block_pp0_stage9_11001_ignoreCallOp137;
wire    ap_block_state12_pp0_stage10_iter0_ignore_call14;
wire    ap_block_state31_pp0_stage10_iter1_ignore_call14;
wire    ap_block_pp0_stage10_11001_ignoreCallOp161;
wire    ap_block_state13_pp0_stage11_iter0_ignore_call14;
wire    ap_block_state32_pp0_stage11_iter1_ignore_call14;
wire    ap_block_pp0_stage11_11001_ignoreCallOp189;
wire    ap_block_state14_pp0_stage12_iter0_ignore_call14;
wire    ap_block_state33_pp0_stage12_iter1_ignore_call14;
wire    ap_block_pp0_stage12_11001_ignoreCallOp221;
wire    ap_block_state15_pp0_stage13_iter0_ignore_call14;
wire    ap_block_state34_pp0_stage13_iter1_ignore_call14;
wire    ap_block_pp0_stage13_11001_ignoreCallOp257;
wire    ap_block_state16_pp0_stage14_iter0_ignore_call14;
wire    ap_block_state35_pp0_stage14_iter1_ignore_call14;
wire    ap_block_pp0_stage14_11001_ignoreCallOp297;
wire    ap_block_state17_pp0_stage15_iter0_ignore_call14;
wire    ap_block_state36_pp0_stage15_iter1_ignore_call14;
wire    ap_block_pp0_stage15_11001_ignoreCallOp341;
wire    ap_block_state18_pp0_stage16_iter0_ignore_call14;
wire    ap_block_state37_pp0_stage16_iter1_ignore_call14;
wire    ap_block_pp0_stage16_11001_ignoreCallOp389;
wire    ap_block_state19_pp0_stage17_iter0_ignore_call14;
wire    ap_block_state38_pp0_stage17_iter1_ignore_call14;
wire    ap_block_pp0_stage17_11001_ignoreCallOp441;
wire    ap_block_state20_pp0_stage18_iter0_ignore_call14;
wire    ap_block_state39_pp0_stage18_iter1_ignore_call14;
wire    ap_block_pp0_stage18_11001_ignoreCallOp497;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state21_pp0_stage0_iter1_ignore_call14;
wire    ap_block_state40_pp0_stage0_iter2_ignore_call14;
wire    ap_block_pp0_stage0_11001_ignoreCallOp557;
wire    ap_block_state3_pp0_stage1_iter0_ignore_call14;
wire    ap_block_state22_pp0_stage1_iter1_ignore_call14;
wire    ap_block_state41_pp0_stage1_iter2_ignore_call14;
wire    ap_block_pp0_stage1_11001_ignoreCallOp621;
wire    ap_block_state4_pp0_stage2_iter0_ignore_call14;
wire    ap_block_state23_pp0_stage2_iter1_ignore_call14;
wire    ap_block_state42_pp0_stage2_iter2_ignore_call14;
wire    ap_block_pp0_stage2_11001_ignoreCallOp685;
wire    ap_block_state5_pp0_stage3_iter0_ignore_call14;
wire    ap_block_state24_pp0_stage3_iter1_ignore_call14;
wire    ap_block_state43_pp0_stage3_iter2_ignore_call14;
wire    ap_block_pp0_stage3_11001_ignoreCallOp749;
reg   [3:0] ap_phi_mux_i_0_phi_fu_106_p4;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire   [31:0] grp_fu_217_p0;
wire   [31:0] add_ln80_fu_237_p2;
wire   [31:0] select_ln80_fu_243_p3;
wire   [31:0] add_ln80_1_fu_251_p2;
wire   [31:0] add_ln80_2_fu_265_p2;
wire   [31:0] select_ln80_2_fu_270_p3;
wire   [31:0] add_ln80_3_fu_276_p2;
wire   [31:0] select_ln80_3_fu_282_p3;
wire   [31:0] add_ln80_4_fu_289_p2;
wire   [31:0] select_ln80_5_fu_309_p3;
wire   [31:0] add_ln80_6_fu_314_p2;
wire   [31:0] select_ln80_6_fu_320_p3;
wire   [31:0] add_ln80_7_fu_327_p2;
wire   [31:0] select_ln80_7_fu_333_p3;
wire   [31:0] add_ln80_8_fu_340_p2;
wire   [31:0] add_ln80_9_fu_354_p2;
wire   [31:0] select_ln80_9_fu_359_p3;
wire   [31:0] add_ln80_10_fu_365_p2;
wire   [31:0] select_ln80_10_fu_371_p3;
wire   [31:0] add_ln80_11_fu_378_p2;
wire   [31:0] select_ln80_12_fu_397_p3;
wire   [31:0] add_ln80_13_fu_402_p2;
wire   [31:0] select_ln80_13_fu_408_p3;
wire   [31:0] add_ln80_14_fu_415_p2;
wire   [31:0] select_ln80_14_fu_421_p3;
wire   [31:0] add_ln80_15_fu_428_p2;
wire   [31:0] add_ln80_16_fu_441_p2;
wire   [31:0] select_ln80_16_fu_446_p3;
wire   [31:0] add_ln80_17_fu_452_p2;
wire   [31:0] select_ln80_17_fu_458_p3;
wire   [31:0] add_ln80_18_fu_465_p2;
wire   [31:0] select_ln80_19_fu_484_p3;
wire   [31:0] add_ln80_20_fu_489_p2;
wire   [31:0] select_ln80_20_fu_495_p3;
wire   [31:0] add_ln80_21_fu_502_p2;
wire   [31:0] select_ln80_21_fu_508_p3;
wire   [31:0] add_ln80_22_fu_515_p2;
wire   [31:0] add_ln80_23_fu_528_p2;
wire   [31:0] select_ln80_23_fu_533_p3;
wire   [31:0] add_ln80_24_fu_539_p2;
wire   [31:0] select_ln80_24_fu_545_p3;
wire   [31:0] add_ln80_25_fu_552_p2;
wire   [31:0] select_ln80_26_fu_571_p3;
wire   [31:0] add_ln80_27_fu_576_p2;
wire   [31:0] select_ln80_27_fu_582_p3;
wire   [31:0] add_ln80_28_fu_589_p2;
wire   [31:0] select_ln80_28_fu_595_p3;
wire   [31:0] add_ln80_29_fu_602_p2;
wire   [31:0] add_ln80_30_fu_615_p2;
wire   [31:0] select_ln80_30_fu_620_p3;
wire   [31:0] add_ln80_31_fu_626_p2;
wire   [31:0] select_ln80_31_fu_632_p3;
wire   [31:0] add_ln80_32_fu_639_p2;
wire   [31:0] select_ln80_33_fu_658_p3;
wire   [31:0] add_ln80_34_fu_663_p2;
wire   [31:0] select_ln80_34_fu_669_p3;
wire   [31:0] add_ln80_35_fu_676_p2;
wire   [31:0] select_ln80_35_fu_682_p3;
wire   [31:0] add_ln80_36_fu_689_p2;
wire   [31:0] add_ln80_37_fu_702_p2;
wire   [31:0] select_ln80_37_fu_707_p3;
wire   [31:0] add_ln80_38_fu_713_p2;
wire   [31:0] select_ln80_38_fu_719_p3;
wire   [31:0] add_ln80_39_fu_726_p2;
wire   [31:0] select_ln80_40_fu_745_p3;
wire   [31:0] add_ln80_41_fu_750_p2;
wire   [31:0] select_ln80_41_fu_756_p3;
wire   [31:0] add_ln80_42_fu_763_p2;
wire   [31:0] select_ln80_42_fu_769_p3;
wire   [31:0] add_ln80_43_fu_776_p2;
wire    ap_block_pp0_stage1;
wire   [31:0] add_ln80_44_fu_789_p2;
wire   [31:0] select_ln80_44_fu_794_p3;
wire   [31:0] add_ln80_45_fu_800_p2;
wire   [31:0] select_ln80_45_fu_806_p3;
wire   [31:0] add_ln80_46_fu_813_p2;
wire    ap_block_pp0_stage2;
wire   [31:0] select_ln80_47_fu_832_p3;
wire   [31:0] add_ln80_48_fu_837_p2;
wire   [31:0] select_ln80_48_fu_843_p3;
wire   [31:0] add_ln80_49_fu_850_p2;
wire   [31:0] select_ln80_49_fu_856_p3;
wire   [31:0] add_ln80_50_fu_863_p2;
wire    ap_block_pp0_stage3;
wire   [31:0] add_ln80_51_fu_876_p2;
wire   [31:0] select_ln80_51_fu_881_p3;
wire   [31:0] add_ln80_52_fu_887_p2;
wire   [31:0] select_ln80_52_fu_893_p3;
wire   [31:0] add_ln80_53_fu_900_p2;
wire   [31:0] select_ln80_54_fu_919_p3;
wire   [31:0] add_ln80_55_fu_924_p2;
wire   [31:0] select_ln80_55_fu_930_p3;
wire   [31:0] add_ln80_56_fu_937_p2;
wire   [31:0] select_ln80_56_fu_943_p3;
wire   [31:0] add_ln80_57_fu_950_p2;
wire   [31:0] add_ln80_58_fu_963_p2;
wire   [31:0] select_ln80_58_fu_968_p3;
wire   [31:0] add_ln80_59_fu_974_p2;
wire   [31:0] select_ln80_59_fu_980_p3;
wire   [31:0] add_ln80_60_fu_987_p2;
wire   [31:0] add_ln80_61_fu_1000_p2;
wire   [31:0] select_ln80_61_fu_1005_p3;
wire   [31:0] add_ln80_62_fu_1011_p2;
wire   [31:0] select_ln80_62_fu_1017_p3;
wire   [31:0] add_ln80_63_fu_1024_p2;
wire    ap_CS_fsm_state47;
reg   [20:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

lineIntersectPrism grp_lineIntersectPrism_fu_125(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .obs_x(obs_x_reg_1099),
    .obs_y(grp_lineIntersectPrism_fu_125_obs_y),
    .obs_z(grp_lineIntersectPrism_fu_125_obs_z),
    .edge_p1_x(edge_p1_x),
    .edge_p1_y(edge_p1_y),
    .edge_p1_z(edge_p1_z),
    .edge_p2_x(edge_p2_x),
    .edge_p2_y(edge_p2_y),
    .edge_p2_z(edge_p2_z),
    .ap_return(grp_lineIntersectPrism_fu_125_ap_return),
    .ap_ce(grp_lineIntersectPrism_fu_125_ap_ce)
);

lineIntersectPrism grp_lineIntersectPrism_fu_140(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .obs_x(obs_x_reg_1099),
    .obs_y(grp_lineIntersectPrism_fu_140_obs_y),
    .obs_z(grp_lineIntersectPrism_fu_140_obs_z),
    .edge_p1_x(edge_p1_x),
    .edge_p1_y(edge_p1_y),
    .edge_p1_z(edge_p1_z),
    .edge_p2_x(edge_p2_x),
    .edge_p2_y(edge_p2_y),
    .edge_p2_z(edge_p2_z),
    .ap_return(grp_lineIntersectPrism_fu_140_ap_return),
    .ap_ce(grp_lineIntersectPrism_fu_140_ap_ce)
);

lineIntersectPrism grp_lineIntersectPrism_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .obs_x(obs_x_reg_1099),
    .obs_y(grp_lineIntersectPrism_fu_155_obs_y),
    .obs_z(grp_lineIntersectPrism_fu_155_obs_z),
    .edge_p1_x(edge_p1_x),
    .edge_p1_y(edge_p1_y),
    .edge_p1_z(edge_p1_z),
    .edge_p2_x(edge_p2_x),
    .edge_p2_y(edge_p2_y),
    .edge_p2_z(edge_p2_z),
    .ap_return(grp_lineIntersectPrism_fu_155_ap_return),
    .ap_ce(grp_lineIntersectPrism_fu_155_ap_ce)
);

lineIntersectPrism grp_lineIntersectPrism_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .obs_x(obs_x_reg_1099),
    .obs_y(grp_lineIntersectPrism_fu_170_obs_y),
    .obs_z(grp_lineIntersectPrism_fu_170_obs_z),
    .edge_p1_x(edge_p1_x),
    .edge_p1_y(edge_p1_y),
    .edge_p1_z(edge_p1_z),
    .edge_p2_x(edge_p2_x),
    .edge_p2_y(edge_p2_y),
    .edge_p2_z(edge_p2_z),
    .ap_return(grp_lineIntersectPrism_fu_170_ap_return),
    .ap_ce(grp_lineIntersectPrism_fu_170_ap_ce)
);

honeybee_sitofp_3fYi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
honeybee_sitofp_3fYi_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_217_p0),
    .ce(1'b1),
    .dout(grp_fu_217_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        collisionCount_0_reg_113 <= select_ln80_63_fu_1030_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        collisionCount_0_reg_113 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_0_reg_102 <= i_reg_1089;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_102 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        add_ln80_12_reg_1179 <= add_ln80_12_fu_391_p2;
        select_ln80_11_reg_1169 <= select_ln80_11_fu_384_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (tmp_4_2_3_reg_1220 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln80_19_reg_1230 <= add_ln80_19_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (tmp_4_3_2_reg_1271 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln80_26_reg_1286 <= add_ln80_26_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (tmp_4_4_1_reg_1322 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln80_33_reg_1342 <= add_ln80_33_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (tmp_4_5_reg_1373 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln80_40_reg_1398 <= add_ln80_40_fu_739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (tmp_4_5_7_reg_1418 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln80_47_reg_1454 <= add_ln80_47_fu_826_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (tmp_4_6_6_reg_1469 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        add_ln80_54_reg_1510 <= add_ln80_54_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        add_ln80_5_reg_1133 <= add_ln80_5_fu_303_p2;
        select_ln80_4_reg_1123 <= select_ln80_4_fu_295_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1089 <= i_fu_226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln76_reg_1085 <= icmp_ln76_fu_220_p2;
        icmp_ln76_reg_1085_pp0_iter1_reg <= icmp_ln76_reg_1085;
        icmp_ln76_reg_1085_pp0_iter2_reg <= icmp_ln76_reg_1085_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        obs_x_reg_1099 <= grp_fu_217_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        select_ln80_15_reg_1199 <= select_ln80_15_fu_434_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        select_ln80_18_reg_1225 <= select_ln80_18_fu_471_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        select_ln80_1_reg_1107 <= select_ln80_1_fu_257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        select_ln80_22_reg_1255 <= select_ln80_22_fu_521_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        select_ln80_25_reg_1281 <= select_ln80_25_fu_558_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        select_ln80_29_reg_1311 <= select_ln80_29_fu_608_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        select_ln80_32_reg_1337 <= select_ln80_32_fu_645_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        select_ln80_36_reg_1367 <= select_ln80_36_fu_695_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        select_ln80_39_reg_1393 <= select_ln80_39_fu_732_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln80_43_reg_1423 <= select_ln80_43_fu_782_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln80_46_reg_1449 <= select_ln80_46_fu_819_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln80_50_reg_1479 <= select_ln80_50_fu_869_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        select_ln80_53_reg_1505 <= select_ln80_53_fu_906_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        select_ln80_57_reg_1535 <= select_ln80_57_fu_956_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln80_60_reg_1541 <= select_ln80_60_fu_993_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        select_ln80_8_reg_1148 <= select_ln80_8_fu_346_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        tmp_4_0_2_reg_1113 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_0_3_reg_1118 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        tmp_4_0_5_reg_1128 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_0_6_reg_1138 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_0_7_reg_1143 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        tmp_4_1_1_reg_1154 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_1_2_reg_1159 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_1_3_reg_1164 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        tmp_4_1_4_reg_1174 <= grp_lineIntersectPrism_fu_125_ap_return;
        tmp_4_1_5_reg_1184 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_1_6_reg_1189 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_1_7_reg_1194 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_2_1_reg_1210 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_2_2_reg_1215 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_2_3_reg_1220 <= grp_lineIntersectPrism_fu_170_ap_return;
        tmp_4_2_reg_1205 <= grp_lineIntersectPrism_fu_125_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_2_4_reg_1235 <= grp_lineIntersectPrism_fu_125_ap_return;
        tmp_4_2_5_reg_1240 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_2_6_reg_1245 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_2_7_reg_1250 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_3_1_reg_1266 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_3_2_reg_1271 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_3_3_reg_1276 <= grp_lineIntersectPrism_fu_170_ap_return;
        tmp_4_3_reg_1261 <= grp_lineIntersectPrism_fu_125_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_3_4_reg_1291 <= grp_lineIntersectPrism_fu_125_ap_return;
        tmp_4_3_5_reg_1296 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_3_6_reg_1301 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_3_7_reg_1306 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_4_1_reg_1322 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_4_2_reg_1327 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_4_3_reg_1332 <= grp_lineIntersectPrism_fu_170_ap_return;
        tmp_4_4_reg_1317 <= grp_lineIntersectPrism_fu_125_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_4_4_reg_1347 <= grp_lineIntersectPrism_fu_125_ap_return;
        tmp_4_4_5_reg_1352 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_4_6_reg_1357 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_4_7_reg_1362 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_5_1_reg_1378 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_5_2_reg_1383 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_5_3_reg_1388 <= grp_lineIntersectPrism_fu_170_ap_return;
        tmp_4_5_reg_1373 <= grp_lineIntersectPrism_fu_125_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_4_5_4_reg_1403 <= grp_lineIntersectPrism_fu_125_ap_return;
        tmp_4_5_5_reg_1408 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_5_6_reg_1413 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_5_7_reg_1418 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_4_6_1_reg_1434 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_6_2_reg_1439 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_6_3_reg_1444 <= grp_lineIntersectPrism_fu_170_ap_return;
        tmp_4_6_reg_1429 <= grp_lineIntersectPrism_fu_125_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_4_6_4_reg_1459 <= grp_lineIntersectPrism_fu_125_ap_return;
        tmp_4_6_5_reg_1464 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_6_6_reg_1469 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_6_7_reg_1474 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_4_7_1_reg_1490 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_7_2_reg_1495 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_7_3_reg_1500 <= grp_lineIntersectPrism_fu_170_ap_return;
        tmp_4_7_reg_1485 <= grp_lineIntersectPrism_fu_125_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_1085_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        tmp_4_7_4_reg_1515 <= grp_lineIntersectPrism_fu_125_ap_return;
        tmp_4_7_5_reg_1520 <= grp_lineIntersectPrism_fu_140_ap_return;
        tmp_4_7_6_reg_1525 <= grp_lineIntersectPrism_fu_155_ap_return;
        tmp_4_7_7_reg_1530 <= grp_lineIntersectPrism_fu_170_ap_return;
    end
end

always @ (*) begin
    if ((icmp_ln76_fu_220_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_i_0_phi_fu_106_p4 = i_reg_1089;
    end else begin
        ap_phi_mux_i_0_phi_fu_106_p4 = i_0_reg_102;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp554) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp74) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp682) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp618) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp494) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp438) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp338) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp294) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp254) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp218) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp186) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp158) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp134) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp114) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp746) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_lineIntersectPrism_fu_125_ap_ce = 1'b1;
    end else begin
        grp_lineIntersectPrism_fu_125_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd1088421888;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd1086324736;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd1084227584;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd1082130432;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd1077936128;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd1073741824;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd1065353216;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_lineIntersectPrism_fu_125_obs_y = 32'd0;
    end else begin
        grp_lineIntersectPrism_fu_125_obs_y = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_125_obs_z = 32'd1082130432;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_125_obs_z = 32'd0;
    end else begin
        grp_lineIntersectPrism_fu_125_obs_z = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp555) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp683) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp619) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp495) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp439) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp339) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp295) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp255) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp219) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp187) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp159) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp135) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp747) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_lineIntersectPrism_fu_140_ap_ce = 1'b1;
    end else begin
        grp_lineIntersectPrism_fu_140_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd1088421888;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd1086324736;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd1084227584;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd1082130432;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd1077936128;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd1073741824;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd1065353216;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_lineIntersectPrism_fu_140_obs_y = 32'd0;
    end else begin
        grp_lineIntersectPrism_fu_140_obs_y = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_140_obs_z = 32'd1084227584;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_140_obs_z = 32'd1065353216;
    end else begin
        grp_lineIntersectPrism_fu_140_obs_z = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp556) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp684) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp620) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp496) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp440) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp340) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp296) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp256) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp220) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp188) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp160) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp136) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp100) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp748) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_lineIntersectPrism_fu_155_ap_ce = 1'b1;
    end else begin
        grp_lineIntersectPrism_fu_155_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd1088421888;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd1086324736;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd1084227584;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd1082130432;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd1077936128;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd1073741824;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd1065353216;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_lineIntersectPrism_fu_155_obs_y = 32'd0;
    end else begin
        grp_lineIntersectPrism_fu_155_obs_y = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_155_obs_z = 32'd1086324736;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_155_obs_z = 32'd1073741824;
    end else begin
        grp_lineIntersectPrism_fu_155_obs_z = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp557)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp89)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp81)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp77)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp685)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp621)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp497)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp441)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp389)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp341)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp297)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp257)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp221)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp189)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp161)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp137)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp117)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp101)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp749)))) begin
        grp_lineIntersectPrism_fu_170_ap_ce = 1'b1;
    end else begin
        grp_lineIntersectPrism_fu_170_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd1088421888;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd1086324736;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd1084227584;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd1082130432;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd1077936128;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd1073741824;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd1065353216;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)))) begin
        grp_lineIntersectPrism_fu_170_obs_y = 32'd0;
    end else begin
        grp_lineIntersectPrism_fu_170_obs_y = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((icmp_ln76_reg_1085 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_lineIntersectPrism_fu_170_obs_z = 32'd1088421888;
    end else if ((((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((icmp_ln76_reg_1085 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)))) begin
        grp_lineIntersectPrism_fu_170_obs_z = 32'd1077936128;
    end else begin
        grp_lineIntersectPrism_fu_170_obs_z = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln76_fu_220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln76_fu_220_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((~((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else if (((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln80_10_fu_365_p2 = (select_ln80_9_fu_359_p3 + 32'd1);

assign add_ln80_11_fu_378_p2 = (select_ln80_10_fu_371_p3 + 32'd1);

assign add_ln80_12_fu_391_p2 = (select_ln80_11_fu_384_p3 + 32'd1);

assign add_ln80_13_fu_402_p2 = (select_ln80_12_fu_397_p3 + 32'd1);

assign add_ln80_14_fu_415_p2 = (select_ln80_13_fu_408_p3 + 32'd1);

assign add_ln80_15_fu_428_p2 = (select_ln80_14_fu_421_p3 + 32'd1);

assign add_ln80_16_fu_441_p2 = (select_ln80_15_reg_1199 + 32'd1);

assign add_ln80_17_fu_452_p2 = (select_ln80_16_fu_446_p3 + 32'd1);

assign add_ln80_18_fu_465_p2 = (select_ln80_17_fu_458_p3 + 32'd1);

assign add_ln80_19_fu_478_p2 = (select_ln80_18_fu_471_p3 + 32'd1);

assign add_ln80_1_fu_251_p2 = (select_ln80_fu_243_p3 + 32'd1);

assign add_ln80_20_fu_489_p2 = (select_ln80_19_fu_484_p3 + 32'd1);

assign add_ln80_21_fu_502_p2 = (select_ln80_20_fu_495_p3 + 32'd1);

assign add_ln80_22_fu_515_p2 = (select_ln80_21_fu_508_p3 + 32'd1);

assign add_ln80_23_fu_528_p2 = (select_ln80_22_reg_1255 + 32'd1);

assign add_ln80_24_fu_539_p2 = (select_ln80_23_fu_533_p3 + 32'd1);

assign add_ln80_25_fu_552_p2 = (select_ln80_24_fu_545_p3 + 32'd1);

assign add_ln80_26_fu_565_p2 = (select_ln80_25_fu_558_p3 + 32'd1);

assign add_ln80_27_fu_576_p2 = (select_ln80_26_fu_571_p3 + 32'd1);

assign add_ln80_28_fu_589_p2 = (select_ln80_27_fu_582_p3 + 32'd1);

assign add_ln80_29_fu_602_p2 = (select_ln80_28_fu_595_p3 + 32'd1);

assign add_ln80_2_fu_265_p2 = (select_ln80_1_reg_1107 + 32'd1);

assign add_ln80_30_fu_615_p2 = (select_ln80_29_reg_1311 + 32'd1);

assign add_ln80_31_fu_626_p2 = (select_ln80_30_fu_620_p3 + 32'd1);

assign add_ln80_32_fu_639_p2 = (select_ln80_31_fu_632_p3 + 32'd1);

assign add_ln80_33_fu_652_p2 = (select_ln80_32_fu_645_p3 + 32'd1);

assign add_ln80_34_fu_663_p2 = (select_ln80_33_fu_658_p3 + 32'd1);

assign add_ln80_35_fu_676_p2 = (select_ln80_34_fu_669_p3 + 32'd1);

assign add_ln80_36_fu_689_p2 = (select_ln80_35_fu_682_p3 + 32'd1);

assign add_ln80_37_fu_702_p2 = (select_ln80_36_reg_1367 + 32'd1);

assign add_ln80_38_fu_713_p2 = (select_ln80_37_fu_707_p3 + 32'd1);

assign add_ln80_39_fu_726_p2 = (select_ln80_38_fu_719_p3 + 32'd1);

assign add_ln80_3_fu_276_p2 = (select_ln80_2_fu_270_p3 + 32'd1);

assign add_ln80_40_fu_739_p2 = (select_ln80_39_fu_732_p3 + 32'd1);

assign add_ln80_41_fu_750_p2 = (select_ln80_40_fu_745_p3 + 32'd1);

assign add_ln80_42_fu_763_p2 = (select_ln80_41_fu_756_p3 + 32'd1);

assign add_ln80_43_fu_776_p2 = (select_ln80_42_fu_769_p3 + 32'd1);

assign add_ln80_44_fu_789_p2 = (select_ln80_43_reg_1423 + 32'd1);

assign add_ln80_45_fu_800_p2 = (select_ln80_44_fu_794_p3 + 32'd1);

assign add_ln80_46_fu_813_p2 = (select_ln80_45_fu_806_p3 + 32'd1);

assign add_ln80_47_fu_826_p2 = (select_ln80_46_fu_819_p3 + 32'd1);

assign add_ln80_48_fu_837_p2 = (select_ln80_47_fu_832_p3 + 32'd1);

assign add_ln80_49_fu_850_p2 = (select_ln80_48_fu_843_p3 + 32'd1);

assign add_ln80_4_fu_289_p2 = (select_ln80_3_fu_282_p3 + 32'd1);

assign add_ln80_50_fu_863_p2 = (select_ln80_49_fu_856_p3 + 32'd1);

assign add_ln80_51_fu_876_p2 = (select_ln80_50_reg_1479 + 32'd1);

assign add_ln80_52_fu_887_p2 = (select_ln80_51_fu_881_p3 + 32'd1);

assign add_ln80_53_fu_900_p2 = (select_ln80_52_fu_893_p3 + 32'd1);

assign add_ln80_54_fu_913_p2 = (select_ln80_53_fu_906_p3 + 32'd1);

assign add_ln80_55_fu_924_p2 = (select_ln80_54_fu_919_p3 + 32'd1);

assign add_ln80_56_fu_937_p2 = (select_ln80_55_fu_930_p3 + 32'd1);

assign add_ln80_57_fu_950_p2 = (select_ln80_56_fu_943_p3 + 32'd1);

assign add_ln80_58_fu_963_p2 = (select_ln80_57_reg_1535 + 32'd1);

assign add_ln80_59_fu_974_p2 = (select_ln80_58_fu_968_p3 + 32'd1);

assign add_ln80_5_fu_303_p2 = (select_ln80_4_fu_295_p3 + 32'd1);

assign add_ln80_60_fu_987_p2 = (select_ln80_59_fu_980_p3 + 32'd1);

assign add_ln80_61_fu_1000_p2 = (select_ln80_60_reg_1541 + 32'd1);

assign add_ln80_62_fu_1011_p2 = (select_ln80_61_fu_1005_p3 + 32'd1);

assign add_ln80_63_fu_1024_p2 = (select_ln80_62_fu_1017_p3 + 32'd1);

assign add_ln80_6_fu_314_p2 = (select_ln80_5_fu_309_p3 + 32'd1);

assign add_ln80_7_fu_327_p2 = (select_ln80_6_fu_320_p3 + 32'd1);

assign add_ln80_8_fu_340_p2 = (select_ln80_7_fu_333_p3 + 32'd1);

assign add_ln80_9_fu_354_p2 = (select_ln80_8_reg_1148 + 32'd1);

assign add_ln80_fu_237_p2 = (collisionCount_0_reg_113 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd20];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp554 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp555 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp556 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp557 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp158 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp159 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp160 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp161 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp186 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp187 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp188 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp189 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp218 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp219 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp220 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp221 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp254 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp255 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp256 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp257 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp294 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp295 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp296 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp297 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp338 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp339 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp340 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp341 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp386 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp387 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp388 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp389 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp438 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp439 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp440 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp441 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001_ignoreCallOp494 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001_ignoreCallOp495 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001_ignoreCallOp496 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001_ignoreCallOp497 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp618 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp619 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp620 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp621 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp682 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp683 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp684 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp685 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp746 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp747 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp748 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001_ignoreCallOp749 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp74 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp75 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp76 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001_ignoreCallOp77 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp78 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp79 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp80 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001_ignoreCallOp81 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp86 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp87 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp88 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001_ignoreCallOp89 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp100 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp101 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp98 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001_ignoreCallOp99 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp114 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp115 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp116 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001_ignoreCallOp117 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp134 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp135 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp136 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp137 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage4_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage5_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage6_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage7_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage8_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage10_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage11_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage12_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage13_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage14_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage15_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage16_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage17_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage18_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage2_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage2_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage2_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage2_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage3_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage3_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage3_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage3_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage4_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage4_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage4_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage4_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage5_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage5_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage5_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage5_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage6_iter2_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage6_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage6_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage6_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = collisionCount_0_reg_113;

assign grp_fu_217_p0 = ap_phi_mux_i_0_phi_fu_106_p4;

assign i_fu_226_p2 = (ap_phi_mux_i_0_phi_fu_106_p4 + 4'd1);

assign icmp_ln76_fu_220_p2 = ((ap_phi_mux_i_0_phi_fu_106_p4 == 4'd8) ? 1'b1 : 1'b0);

assign select_ln80_10_fu_371_p3 = ((tmp_4_1_2_reg_1159[0:0] === 1'b1) ? add_ln80_10_fu_365_p2 : select_ln80_9_fu_359_p3);

assign select_ln80_11_fu_384_p3 = ((tmp_4_1_3_reg_1164[0:0] === 1'b1) ? add_ln80_11_fu_378_p2 : select_ln80_10_fu_371_p3);

assign select_ln80_12_fu_397_p3 = ((tmp_4_1_4_reg_1174[0:0] === 1'b1) ? add_ln80_12_reg_1179 : select_ln80_11_reg_1169);

assign select_ln80_13_fu_408_p3 = ((tmp_4_1_5_reg_1184[0:0] === 1'b1) ? add_ln80_13_fu_402_p2 : select_ln80_12_fu_397_p3);

assign select_ln80_14_fu_421_p3 = ((tmp_4_1_6_reg_1189[0:0] === 1'b1) ? add_ln80_14_fu_415_p2 : select_ln80_13_fu_408_p3);

assign select_ln80_15_fu_434_p3 = ((tmp_4_1_7_reg_1194[0:0] === 1'b1) ? add_ln80_15_fu_428_p2 : select_ln80_14_fu_421_p3);

assign select_ln80_16_fu_446_p3 = ((tmp_4_2_reg_1205[0:0] === 1'b1) ? add_ln80_16_fu_441_p2 : select_ln80_15_reg_1199);

assign select_ln80_17_fu_458_p3 = ((tmp_4_2_1_reg_1210[0:0] === 1'b1) ? add_ln80_17_fu_452_p2 : select_ln80_16_fu_446_p3);

assign select_ln80_18_fu_471_p3 = ((tmp_4_2_2_reg_1215[0:0] === 1'b1) ? add_ln80_18_fu_465_p2 : select_ln80_17_fu_458_p3);

assign select_ln80_19_fu_484_p3 = ((tmp_4_2_3_reg_1220[0:0] === 1'b1) ? add_ln80_19_reg_1230 : select_ln80_18_reg_1225);

assign select_ln80_1_fu_257_p3 = ((grp_lineIntersectPrism_fu_140_ap_return[0:0] === 1'b1) ? add_ln80_1_fu_251_p2 : select_ln80_fu_243_p3);

assign select_ln80_20_fu_495_p3 = ((tmp_4_2_4_reg_1235[0:0] === 1'b1) ? add_ln80_20_fu_489_p2 : select_ln80_19_fu_484_p3);

assign select_ln80_21_fu_508_p3 = ((tmp_4_2_5_reg_1240[0:0] === 1'b1) ? add_ln80_21_fu_502_p2 : select_ln80_20_fu_495_p3);

assign select_ln80_22_fu_521_p3 = ((tmp_4_2_6_reg_1245[0:0] === 1'b1) ? add_ln80_22_fu_515_p2 : select_ln80_21_fu_508_p3);

assign select_ln80_23_fu_533_p3 = ((tmp_4_2_7_reg_1250[0:0] === 1'b1) ? add_ln80_23_fu_528_p2 : select_ln80_22_reg_1255);

assign select_ln80_24_fu_545_p3 = ((tmp_4_3_reg_1261[0:0] === 1'b1) ? add_ln80_24_fu_539_p2 : select_ln80_23_fu_533_p3);

assign select_ln80_25_fu_558_p3 = ((tmp_4_3_1_reg_1266[0:0] === 1'b1) ? add_ln80_25_fu_552_p2 : select_ln80_24_fu_545_p3);

assign select_ln80_26_fu_571_p3 = ((tmp_4_3_2_reg_1271[0:0] === 1'b1) ? add_ln80_26_reg_1286 : select_ln80_25_reg_1281);

assign select_ln80_27_fu_582_p3 = ((tmp_4_3_3_reg_1276[0:0] === 1'b1) ? add_ln80_27_fu_576_p2 : select_ln80_26_fu_571_p3);

assign select_ln80_28_fu_595_p3 = ((tmp_4_3_4_reg_1291[0:0] === 1'b1) ? add_ln80_28_fu_589_p2 : select_ln80_27_fu_582_p3);

assign select_ln80_29_fu_608_p3 = ((tmp_4_3_5_reg_1296[0:0] === 1'b1) ? add_ln80_29_fu_602_p2 : select_ln80_28_fu_595_p3);

assign select_ln80_2_fu_270_p3 = ((tmp_4_0_2_reg_1113[0:0] === 1'b1) ? add_ln80_2_fu_265_p2 : select_ln80_1_reg_1107);

assign select_ln80_30_fu_620_p3 = ((tmp_4_3_6_reg_1301[0:0] === 1'b1) ? add_ln80_30_fu_615_p2 : select_ln80_29_reg_1311);

assign select_ln80_31_fu_632_p3 = ((tmp_4_3_7_reg_1306[0:0] === 1'b1) ? add_ln80_31_fu_626_p2 : select_ln80_30_fu_620_p3);

assign select_ln80_32_fu_645_p3 = ((tmp_4_4_reg_1317[0:0] === 1'b1) ? add_ln80_32_fu_639_p2 : select_ln80_31_fu_632_p3);

assign select_ln80_33_fu_658_p3 = ((tmp_4_4_1_reg_1322[0:0] === 1'b1) ? add_ln80_33_reg_1342 : select_ln80_32_reg_1337);

assign select_ln80_34_fu_669_p3 = ((tmp_4_4_2_reg_1327[0:0] === 1'b1) ? add_ln80_34_fu_663_p2 : select_ln80_33_fu_658_p3);

assign select_ln80_35_fu_682_p3 = ((tmp_4_4_3_reg_1332[0:0] === 1'b1) ? add_ln80_35_fu_676_p2 : select_ln80_34_fu_669_p3);

assign select_ln80_36_fu_695_p3 = ((tmp_4_4_4_reg_1347[0:0] === 1'b1) ? add_ln80_36_fu_689_p2 : select_ln80_35_fu_682_p3);

assign select_ln80_37_fu_707_p3 = ((tmp_4_4_5_reg_1352[0:0] === 1'b1) ? add_ln80_37_fu_702_p2 : select_ln80_36_reg_1367);

assign select_ln80_38_fu_719_p3 = ((tmp_4_4_6_reg_1357[0:0] === 1'b1) ? add_ln80_38_fu_713_p2 : select_ln80_37_fu_707_p3);

assign select_ln80_39_fu_732_p3 = ((tmp_4_4_7_reg_1362[0:0] === 1'b1) ? add_ln80_39_fu_726_p2 : select_ln80_38_fu_719_p3);

assign select_ln80_3_fu_282_p3 = ((tmp_4_0_3_reg_1118[0:0] === 1'b1) ? add_ln80_3_fu_276_p2 : select_ln80_2_fu_270_p3);

assign select_ln80_40_fu_745_p3 = ((tmp_4_5_reg_1373[0:0] === 1'b1) ? add_ln80_40_reg_1398 : select_ln80_39_reg_1393);

assign select_ln80_41_fu_756_p3 = ((tmp_4_5_1_reg_1378[0:0] === 1'b1) ? add_ln80_41_fu_750_p2 : select_ln80_40_fu_745_p3);

assign select_ln80_42_fu_769_p3 = ((tmp_4_5_2_reg_1383[0:0] === 1'b1) ? add_ln80_42_fu_763_p2 : select_ln80_41_fu_756_p3);

assign select_ln80_43_fu_782_p3 = ((tmp_4_5_3_reg_1388[0:0] === 1'b1) ? add_ln80_43_fu_776_p2 : select_ln80_42_fu_769_p3);

assign select_ln80_44_fu_794_p3 = ((tmp_4_5_4_reg_1403[0:0] === 1'b1) ? add_ln80_44_fu_789_p2 : select_ln80_43_reg_1423);

assign select_ln80_45_fu_806_p3 = ((tmp_4_5_5_reg_1408[0:0] === 1'b1) ? add_ln80_45_fu_800_p2 : select_ln80_44_fu_794_p3);

assign select_ln80_46_fu_819_p3 = ((tmp_4_5_6_reg_1413[0:0] === 1'b1) ? add_ln80_46_fu_813_p2 : select_ln80_45_fu_806_p3);

assign select_ln80_47_fu_832_p3 = ((tmp_4_5_7_reg_1418[0:0] === 1'b1) ? add_ln80_47_reg_1454 : select_ln80_46_reg_1449);

assign select_ln80_48_fu_843_p3 = ((tmp_4_6_reg_1429[0:0] === 1'b1) ? add_ln80_48_fu_837_p2 : select_ln80_47_fu_832_p3);

assign select_ln80_49_fu_856_p3 = ((tmp_4_6_1_reg_1434[0:0] === 1'b1) ? add_ln80_49_fu_850_p2 : select_ln80_48_fu_843_p3);

assign select_ln80_4_fu_295_p3 = ((grp_lineIntersectPrism_fu_125_ap_return[0:0] === 1'b1) ? add_ln80_4_fu_289_p2 : select_ln80_3_fu_282_p3);

assign select_ln80_50_fu_869_p3 = ((tmp_4_6_2_reg_1439[0:0] === 1'b1) ? add_ln80_50_fu_863_p2 : select_ln80_49_fu_856_p3);

assign select_ln80_51_fu_881_p3 = ((tmp_4_6_3_reg_1444[0:0] === 1'b1) ? add_ln80_51_fu_876_p2 : select_ln80_50_reg_1479);

assign select_ln80_52_fu_893_p3 = ((tmp_4_6_4_reg_1459[0:0] === 1'b1) ? add_ln80_52_fu_887_p2 : select_ln80_51_fu_881_p3);

assign select_ln80_53_fu_906_p3 = ((tmp_4_6_5_reg_1464[0:0] === 1'b1) ? add_ln80_53_fu_900_p2 : select_ln80_52_fu_893_p3);

assign select_ln80_54_fu_919_p3 = ((tmp_4_6_6_reg_1469[0:0] === 1'b1) ? add_ln80_54_reg_1510 : select_ln80_53_reg_1505);

assign select_ln80_55_fu_930_p3 = ((tmp_4_6_7_reg_1474[0:0] === 1'b1) ? add_ln80_55_fu_924_p2 : select_ln80_54_fu_919_p3);

assign select_ln80_56_fu_943_p3 = ((tmp_4_7_reg_1485[0:0] === 1'b1) ? add_ln80_56_fu_937_p2 : select_ln80_55_fu_930_p3);

assign select_ln80_57_fu_956_p3 = ((tmp_4_7_1_reg_1490[0:0] === 1'b1) ? add_ln80_57_fu_950_p2 : select_ln80_56_fu_943_p3);

assign select_ln80_58_fu_968_p3 = ((tmp_4_7_2_reg_1495[0:0] === 1'b1) ? add_ln80_58_fu_963_p2 : select_ln80_57_reg_1535);

assign select_ln80_59_fu_980_p3 = ((tmp_4_7_3_reg_1500[0:0] === 1'b1) ? add_ln80_59_fu_974_p2 : select_ln80_58_fu_968_p3);

assign select_ln80_5_fu_309_p3 = ((tmp_4_0_5_reg_1128[0:0] === 1'b1) ? add_ln80_5_reg_1133 : select_ln80_4_reg_1123);

assign select_ln80_60_fu_993_p3 = ((tmp_4_7_4_reg_1515[0:0] === 1'b1) ? add_ln80_60_fu_987_p2 : select_ln80_59_fu_980_p3);

assign select_ln80_61_fu_1005_p3 = ((tmp_4_7_5_reg_1520[0:0] === 1'b1) ? add_ln80_61_fu_1000_p2 : select_ln80_60_reg_1541);

assign select_ln80_62_fu_1017_p3 = ((tmp_4_7_6_reg_1525[0:0] === 1'b1) ? add_ln80_62_fu_1011_p2 : select_ln80_61_fu_1005_p3);

assign select_ln80_63_fu_1030_p3 = ((tmp_4_7_7_reg_1530[0:0] === 1'b1) ? add_ln80_63_fu_1024_p2 : select_ln80_62_fu_1017_p3);

assign select_ln80_6_fu_320_p3 = ((tmp_4_0_6_reg_1138[0:0] === 1'b1) ? add_ln80_6_fu_314_p2 : select_ln80_5_fu_309_p3);

assign select_ln80_7_fu_333_p3 = ((tmp_4_0_7_reg_1143[0:0] === 1'b1) ? add_ln80_7_fu_327_p2 : select_ln80_6_fu_320_p3);

assign select_ln80_8_fu_346_p3 = ((grp_lineIntersectPrism_fu_125_ap_return[0:0] === 1'b1) ? add_ln80_8_fu_340_p2 : select_ln80_7_fu_333_p3);

assign select_ln80_9_fu_359_p3 = ((tmp_4_1_1_reg_1154[0:0] === 1'b1) ? add_ln80_9_fu_354_p2 : select_ln80_8_reg_1148);

assign select_ln80_fu_243_p3 = ((grp_lineIntersectPrism_fu_125_ap_return[0:0] === 1'b1) ? add_ln80_fu_237_p2 : collisionCount_0_reg_113);

endmodule //honeybee
