In the repository this files consist of day 3 assignment outputs of RTL program VCD program 
  it consists of (Optimization techniques for combinational and sequential circuits in digital design, with practical Verilog labs.)
