L &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93">ADC_TR3_LT3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gaa21edb96d1dbc534a808bd30a51c7e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09e180af5af055ffd917d1396e07c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33">ADC_TR3_LT3_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gae09e180af5af055ffd917d1396e07c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98a6a325718e7104269f670bc5153a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11">ADC_TR3_LT3_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:ga98a6a325718e7104269f670bc5153a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c">ADC_TR3_LT3_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; ADC_TR3_LT3_Pos)</td></tr>
<tr class="separator:gae40aaff0ba5d02e790c7cde568d20f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc0fa5c38a2c80117cbd4235b0aab12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_TR3_HT3_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6fc0fa5c38a2c80117cbd4235b0aab12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7947f0d9fd7c147c1d7b97bab0b5df3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f">ADC_TR3_HT3_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; ADC_TR3_HT3_Pos)</td></tr>
<tr class="separator:ga7947f0d9fd7c147c1d7b97bab0b5df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr c