# vsim -c -sv_seed 10 -cvgperinstance -voptargs="+acc" -coverage -voptargs="+cover=all" -assertdebug -voptargs="+ASSERTION_ON" "+UVM_VERBOSITY=UVM_LOW" "+UVM_TESTNAME=cxl_base_test" -l ../../../cxl/scratch_area/log/cxl_base_test_10/cxl_base_test_10.log -do "coverage save -onexit ../../../cxl/scratch_area/log/cxl_base_test_10/cxl_base_test_10.ucdb; run -all; exit" work.top 
# Start time: 07:56:07 on Sep 27,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10016) Option '-L /uvm-1.2' was detected by vlog for design-unit 'top', but was not detected by vopt. The vlog option will be ignored.
# ** Warning: (vopt-10016) Option '-L /uvm-1.2' was detected by vlog for design-unit 'top_sv_unit', but was not detected by vopt. The vlog option will be ignored.
# ** Warning: (vopt-10016) Option '-L /uvm-1.2' was detected by vlog for design-unit 'tl_intf', but was not detected by vopt. The vlog option will be ignored.
# ** Warning: (vopt-10016) Option '-L /uvm-1.2' was detected by vlog for design-unit 'dl_intf', but was not detected by vopt. The vlog option will be ignored.
# ** Warning: (vopt-10016) Option '-L /uvm-1.2' was detected by vlog for design-unit 'ph_intf', but was not detected by vopt. The vlog option will be ignored.
# ** Warning: (vopt-10016) Option '-L /uvm-1.2' was detected by vlog for design-unit 'arb_intf', but was not detected by vopt. The vlog option will be ignored.
# ** Warning: (vopt-10016) Option '-L /uvm-1.2' was detected by vlog for design-unit 'pass_intf', but was not detected by vopt. The vlog option will be ignored.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.tl_intf(fast__2)
# Loading work.dl_intf(fast__2)
# Loading work.ph_intf(fast__2)
# Loading work.arb_intf(fast__2)
# Loading work.pass_intf(fast__2)
# Loading work.tl_intf(fast)
# Loading work.dl_intf(fast)
# Loading work.ph_intf(fast)
# Loading work.arb_intf(fast)
# Loading work.pass_intf(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit ../../../cxl/scratch_area/log/cxl_base_test_10/cxl_base_test_10.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test cxl_base_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------
# Name                            Type                    Size  Value
# -------------------------------------------------------------------
# uvm_test_top                    cxl_base_test           -     @491 
#   env_h                         cxl_env                 -     @498 
#     arb_cxl_agent_h             arb_cxl_agent           -     @635 
#       cov_h                     arb_cxl_agent_cov       -     @782 
#         analysis_imp            uvm_analysis_imp        -     @789 
#         arb_cxl_agent_cov_port  uvm_analysis_imp        -     @800 
#       drv_h                     arb_cxl_agent_drv       -     @650 
#         rsp_port                uvm_analysis_port       -     @665 
#         seq_item_port           uvm_seq_item_pull_port  -     @657 
#       mon_h                     arb_cxl_agent_mon       -     @643 
#         arb_cxl_agent_mon_port  uvm_analysis_port       -     @813 
#       sqr_h                     arb_cxl_agent_sqr       -     @673 
#         rsp_export              uvm_analysis_export     -     @680 
#         seq_item_export         uvm_seq_item_pull_imp   -     @774 
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#     dl_cxl_agent_h              dl_cxl_agent            -     @621 
#       cov_h                     dl_cxl_agent_cov        -     @970 
#         analysis_imp            uvm_analysis_imp        -     @977 
#         dl_cxl_agent_cov_port   uvm_analysis_imp        -     @988 
#       drv_h                     dl_cxl_agent_drv        -     @838 
#         rsp_port                uvm_analysis_port       -     @853 
#         seq_item_port           uvm_seq_item_pull_port  -     @845 
#       mon_h                     dl_cxl_agent_mon        -     @831 
#         dl_cxl_agent_mon_port   uvm_analysis_port       -     @1001
#       sqr_h                     dl_cxl_agent_sqr        -     @861 
#         rsp_export              uvm_analysis_export     -     @868 
#         seq_item_export         uvm_seq_item_pull_imp   -     @962 
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#     ph_cxl_agent_h              ph_cxl_agent            -     @628 
#       cov_h                     ph_cxl_agent_cov        -     @1158
#         analysis_imp            uvm_analysis_imp        -     @1165
#         ph_cxl_agent_cov_port   uvm_analysis_imp        -     @1176
#       drv_h                     ph_cxl_agent_drv        -     @1026
#         rsp_port                uvm_analysis_port       -     @1041
#         seq_item_port           uvm_seq_item_pull_port  -     @1033
#       mon_h                     ph_cxl_agent_mon        -     @1019
#         ph_cxl_agent_mon_port   uvm_analysis_port       -     @1189
#       sqr_h                     ph_cxl_agent_sqr        -     @1049
#         rsp_export              uvm_analysis_export     -     @1056
#         seq_item_export         uvm_seq_item_pull_imp   -     @1150
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#     tl_cxl_agent_h              tl_cxl_agent            -     @614 
#       cov_h                     tl_cxl_agent_cov        -     @1346
#         analysis_imp            uvm_analysis_imp        -     @1353
#         tl_cxl_agent_cov_port   uvm_analysis_imp        -     @1364
#       drv_h                     tl_cxl_agent_drv        -     @1214
#         rsp_port                uvm_analysis_port       -     @1229
#         seq_item_port           uvm_seq_item_pull_port  -     @1221
#       mon_h                     tl_cxl_agent_mon        -     @1207
#         tl_cxl_agent_mon_port   uvm_analysis_port       -     @1377
#       sqr_h                     tl_cxl_agent_sqr        -     @1237
#         rsp_export              uvm_analysis_export     -     @1244
#         seq_item_export         uvm_seq_item_pull_imp   -     @1338
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#     v_sqr_h                     cxl_virtual_sqr         -     @505 
#       arb_cxl_agent_sqr_h       arb_cxl_agent_sqr       -     @1726
#         rsp_export              uvm_analysis_export     -     @1733
#         seq_item_export         uvm_seq_item_pull_imp   -     @1827
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#       dl_cxl_agent_sqr_h        dl_cxl_agent_sqr        -     @1508
#         rsp_export              uvm_analysis_export     -     @1515
#         seq_item_export         uvm_seq_item_pull_imp   -     @1609
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#       ph_cxl_agent_sqr_h        ph_cxl_agent_sqr        -     @1617
#         rsp_export              uvm_analysis_export     -     @1624
#         seq_item_export         uvm_seq_item_pull_imp   -     @1718
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#       rsp_export                uvm_analysis_export     -     @512 
#       seq_item_export           uvm_seq_item_pull_imp   -     @606 
#       tl_cxl_agent_sqr_h        tl_cxl_agent_sqr        -     @1399
#         rsp_export              uvm_analysis_export     -     @1406
#         seq_item_export         uvm_seq_item_pull_imp   -     @1500
#         arbitration_queue       array                   0     -    
#         lock_queue              array                   0     -    
#         num_last_reqs           integral                32    'd1  
#         num_last_rsps           integral                32    'd1  
#       arbitration_queue         array                   0     -    
#       lock_queue                array                   0     -    
#       num_last_reqs             integral                32    'd1  
#       num_last_rsps             integral                32    'd1  
# -------------------------------------------------------------------
# 
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 71 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   arb_cxl_agent
#   arb_cxl_agent_cov
#   arb_cxl_agent_drv
#   arb_cxl_agent_mon
#   arb_cxl_agent_sqr
#   arb_tx
#   cxl_base_seq
#   cxl_base_test
#   cxl_env
#   cxl_virtual_sqr
#   dl_cxl_agent
#   dl_cxl_agent_cov
#   dl_cxl_agent_drv
#   dl_cxl_agent_mon
#   dl_cxl_agent_sqr
#   dl_tx
#   pass_cxl_agent
#   pass_cxl_agent_mon
#   ph_cxl_agent
#   ph_cxl_agent_cov
#   ph_cxl_agent_drv
#   ph_cxl_agent_mon
#   ph_cxl_agent_sqr
#   ph_tx
#   questa_uvm_recorder
#   tl_cxl_agent
#   tl_cxl_agent_cov
#   tl_cxl_agent_drv
#   tl_cxl_agent_mon
#   tl_cxl_agent_sqr
#   tl_tx
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO ../../../cxl/project_area/verif/agents/tl_cxl_agent/tl_cxl_agent_mon.sv(24) @ 0: uvm_test_top.env_h.tl_cxl_agent_h.mon_h [tl_cxl_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/tl_cxl_agent/tl_cxl_agent_cov.sv(34) @ 0: uvm_test_top.env_h.tl_cxl_agent_h.cov_h [tl_cxl_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/ph_cxl_agent/ph_cxl_agent_mon.sv(24) @ 0: uvm_test_top.env_h.ph_cxl_agent_h.mon_h [ph_cxl_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/ph_cxl_agent/ph_cxl_agent_cov.sv(34) @ 0: uvm_test_top.env_h.ph_cxl_agent_h.cov_h [ph_cxl_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/dl_cxl_agent/dl_cxl_agent_mon.sv(24) @ 0: uvm_test_top.env_h.dl_cxl_agent_h.mon_h [dl_cxl_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/dl_cxl_agent/dl_cxl_agent_cov.sv(34) @ 0: uvm_test_top.env_h.dl_cxl_agent_h.cov_h [dl_cxl_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/arb_cxl_agent/arb_cxl_agent_mon.sv(24) @ 0: uvm_test_top.env_h.arb_cxl_agent_h.mon_h [arb_cxl_agent_mon] Monitor Run Phase
# UVM_INFO ../../../cxl/project_area/verif/agents/arb_cxl_agent/arb_cxl_agent_cov.sv(34) @ 0: uvm_test_top.env_h.arb_cxl_agent_h.cov_h [arb_cxl_agent_COV] From Coverage Run Phase
# **************************************************
# ****************** TEST Summary ******************
# **************************************************
# **************************************************
# ****************** TEST  PASSED ******************
# **************************************************
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [UVMTOP]     1
# [arb_cxl_agent_COV]     1
# [arb_cxl_agent_mon]     1
# [dl_cxl_agent_COV]     1
# [dl_cxl_agent_mon]     1
# [ph_cxl_agent_COV]     1
# [ph_cxl_agent_mon]     1
# [tl_cxl_agent_COV]     1
# [tl_cxl_agent_mon]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 215  Instance: /top
# Saving coverage database on exit...
# End time: 07:56:28 on Sep 27,2023, Elapsed time: 0:00:21
# Errors: 0, Warnings: 7
