// Seed: 3098594417
module module_0;
  integer id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    input supply0 id_3,
    output supply1 id_4,
    input uwire id_5
);
  assign id_4 = id_5;
  logic [7:0] id_7;
  module_0 modCall_1 ();
  assign id_0 = id_2;
  tri1 id_8 = id_5;
  assign id_7[-1] = id_5;
  assign id_4 = -1;
endmodule
module module_2 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5
);
  wire id_7;
  wire id_8, id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  module_0 modCall_1 ();
endmodule
