library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity EX_MEM is port(
	SE16_in : in std_logic_vector ( 15 downto 0);
	Rb_in : in std_logic_vector ( 15 downto 0);
	Rc_in : in std_logic_vector ( 15 downto 0);
	control_mem_in : in std_logic_vector ( 3 downto 0);
	control_wb_in : in std_logic_vector ( 3 downto 0);
	
	SE16_out : out std_logic_vector ( 15 downto 0);
	Rb_out : out std_logic_vector ( 2 downto 0);
	Rc_out : out std_logic_vector ( 2 downto 0);
	control_mem_out : out std_logic_vector ( 3 downto 0);
	control_wb_out : out std_logic_vector ( 3 downto 0);
	
	
	clk: in std_logic
	);
end;

architecture behav of EX_MEM is
begin
		process(clk)
		begin
				if(clk'event and clk='1') then
											
						SE16_out <= SE16_in;
						Rb_out  <= Rb_in;
						Rc_out  <= Rc_in;
						control_ex_out  <= control_ex_in;
						control_mem_out <= control_mem_in;
						control_wb_out  <= control_wb_in;
									
				end if;
		end process;
end behav;