;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV 11, <0
	SUB 21, @86
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, @42
	SLT 0, @42
	DJN -1, @-20
	JMP <11, @0
	SUB #0, @18
	ADD @24, 13
	SUB #0, @18
	SLT 102, 220
	CMP -0, <-420
	DJN -1, @-20
	SUB @2, -1
	DJN -1, @-20
	MOV 11, <0
	SUB @127, 100
	SUB @127, 100
	ADD 10, 1
	ADD 10, 1
	CMP @720, 100
	SUB -0, <-420
	JMN @12, #200
	SUB @121, 103
	SUB 12, @10
	JMN 217, 30
	SLT 0, @142
	CMP 1, 420
	JMN 217, 30
	SUB <400, @2
	SUB <0, @2
	SUB <0, @2
	ADD 10, 1
	JMN @10, 10
	SUB <400, @2
	ADD 210, 30
	JMP 112
	SLT 10, 1
	SLT 10, 1
	SLT 10, 1
	SLT 10, 1
	SPL 0, <-22
	SUB 21, @86
