# Loading project lab3_tb
# reading /home/yazan/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Lab4_tb
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_averager256.vhd failed with 1 errors.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 25 compiles, 1 failed with 1 error.
# Load canceled
# reading /home/yazan/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Lab4TB
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd failed with 3 errors.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 2 failed with 12 errors.
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd failed with 2 errors.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 2 failed with 11 errors.
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd was successful.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 1 failed with 9 errors.
vsim work.tb_pwm_dac
# vsim work.tb_pwm_dac 
# Start time: 11:26:37 on Nov 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pwm_dac(tb)
# Loading ieee.numeric_std(body)
# Loading work.pwm_dac(behavioral)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (13) for port "/tb_pwm_dac/dut/duty_cycle".
#    Time: 0 ps  Iteration: 0  Instance: /tb_pwm_dac/dut File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_DAC.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 11:26:37 on Nov 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 11
vsim work.tb_pwm_dac
# vsim work.tb_pwm_dac 
# Start time: 11:26:49 on Nov 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pwm_dac(tb)
# Loading ieee.numeric_std(body)
# Loading work.pwm_dac(behavioral)
# ** Fatal: (vsim-3348) Port length (9) does not match actual length (13) for port "/tb_pwm_dac/dut/duty_cycle".
#    Time: 0 ps  Iteration: 0  Instance: /tb_pwm_dac/dut File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_DAC.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 11:26:50 on Nov 24,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd failed with 7 errors.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 2 failed with 16 errors.
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd failed with 3 errors.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 2 failed with 12 errors.
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd failed with 4 errors.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 2 failed with 13 errors.
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd was successful.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 1 failed with 9 errors.
vsim work.tb_pwm_dac
# vsim work.tb_pwm_dac 
# Start time: 11:32:26 on Nov 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pwm_dac(tb)
# Loading ieee.numeric_std(body)
# Loading work.pwm_dac(behavioral)
# ** Fatal: (vsim-3348) Port length (13) does not match actual length (12) for port "/tb_pwm_dac/dut/duty_cycle".
#    Time: 0 ps  Iteration: 0  Instance: /tb_pwm_dac/dut File: /home/yazan/Desktop/ENEL-453-Lab-1/ENEL 453 Lab 4/PWM_DAC.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 11:32:26 on Nov 24,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of ADC_Conversion.v failed with 9 errors.
# Compile of ADC_Conversion_wrapper.vhd was successful.
# Compile of ADC_Data.vhd was successful.
# Compile of averager256.vhd was successful.
# Compile of binary_bcd.vhd was successful.
# Compile of blank_select.vhd was successful.
# Compile of debounce.vhd was successful.
# Compile of LUT_pkg.vhd was successful.
# Compile of MUX2TO1.vhd was successful.
# Compile of MUX4TO1.vhd was successful.
# Compile of PWM_DAC.vhd was successful.
# Compile of Register_10bits.vhd was successful.
# Compile of Register_16bits.vhd was successful.
# Compile of SevenSegment.vhd was successful.
# Compile of SevenSegment_decoder.vhd was successful.
# Compile of Synchronizer.vhd was successful.
# Compile of tb_ADC_data.vhd was successful.
# Compile of tb_blank_select.vhd was successful.
# Compile of tb_debounce.vhd was successful.
# Compile of tb_MUX2TO1.vhd was successful.
# Compile of tb_MUX4TO1.vhd was successful.
# Compile of tb_PWM_DAC.vhd was successful.
# Compile of tb_Register_16bits.vhd was successful.
# Compile of tb_synchronizer.vhd was successful.
# Compile of tb_top_level.vhd was successful.
# Compile of top_level.vhd was successful.
# Compile of voltage2distance_array2.vhd was successful.
# 27 compiles, 1 failed with 9 errors.
# Break key hit
vsim work.tb_pwm_dac
# vsim work.tb_pwm_dac 
# Start time: 11:33:56 on Nov 24,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pwm_dac(tb)
# Loading ieee.numeric_std(body)
# Loading work.pwm_dac(behavioral)
add wave -position end sim:/tb_pwm_dac/*
add wave -position end sim:/tb_pwm_dac/dut/*
run -all
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_pwm_dac/dut
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /tb_pwm_dac/dut
