// Seed: 599111551
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5 = 1;
endmodule
module module_1;
  wire id_1;
  assign id_1 = id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    output tri0  id_0,
    output tri1  id_1,
    output uwire id_2
);
  wire id_5;
  buf (id_2, id_5);
  module_0(
      id_5, id_5, id_5, id_5
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_7;
  module_0(
      id_4, id_6, id_7, id_3
  );
  assign id_7 = {1, 1, 1, 1};
endmodule
