module smallRAM(rw, dataIn, CS, address, clk, dataOut);

	input rw;
	input [7:0] dataIn;
	input [5:0] address;
	input clk;
	input CS;

	parameter adr_width=6;

	parameter ram_depth= 1 << adr_width;

	reg[7:0]memOut;
	reg[7:0]mem[0:ram_depth-1];

	output [7:0] dataOut;


	always@(posedge clk) begin 
	if(CS && rw)  //Write
	mem[address] = dataIn;
	end


	always@(posedge clk) begin 
	memOut = mem[address]; //Read
	end

	assign dataOut = CS?memOut:8'b0;


endmodule 