_svd: ../svd/stm32g071.svd

_modify:
  name: STM32G071

_clear_fields: "*"

_copy:
  TIM3:
    from: TIM2
    baseAddress: 0x40000400

_delete:
  - RNG

ADC:
  _include:
    - fields/adc/c0_g0_wl.yaml
    - collect/adc/c0_g0_wl.yaml
  _modify:
    CHSELRMOD0:
      name: CHSELR0
    CHSELRMOD1:
      name: CHSELR1
      alternateRegister: CHSELR0

EXTI:
  _include:
    - patches/exti/exti_rename.yaml
    - fields/exti/exti_g0.yaml
  _delete:
    - VERR
    - IPIDR
    - SIDR

GPIO?:
  _include:
    - fields/gpio/gpio_g0_l0.yaml
    - collect/gpio/v2.yaml

I2C?:
  _include:
    - patches/i2c/g0.yaml
    - fields/i2c/v2.yaml

IWDG:
  _modify:
    "KR,PR,RLR,SR,WINR":
      size: 16
  _include: fields/iwdg/iwdg_with_WINR.yaml

RCC:
  _include:
    - patches/rcc/g0.yaml
    - patches/rcc/g0_no_aes.yaml
    - fields/rcc/rcc_g0.yaml
    - fields/rcc/rcc_g0x1.yaml
    - fields/rcc/rcc_g0x1_cec.yaml
  AHBRSTR:
    _delete:
      - AESRST
      - RNGRST
  AHBENR:
    _delete:
      - AESEN
      - RNGEN
  AHBSMENR:
    _delete:
      - AESSMEN
      - RNGSMEN
  CCIPR:
    _delete:
      - RNGSEL
      - RNGDIV

SPI?:
  _strip: SPI_
  _include:
    - patches/spi/dr8.yaml
    - patches/spi/g0_rename_registers.yaml
    - fields/spi/spi_v2_without_UDR_CHSIDE.yaml
  _modify:
    "CR1,CR2,SR,DR,CRCPR,RXCRCR,TXCRCR,I2SCFGR,I2SPR":
      size: 16

SYSCFG:
  _include: fields/syscfg/syscfg_g0_usart4.yaml

TIM1:
  _include:
    - patches/tim/v2/g0_tim1_ccmr_input.yaml
    - patches/tim/v2/oc5m_bit3.yaml
  _modify:
    _interrupts:
      TIM1_BRK_UP_TRG_COMP:
        name: TIM1_BRK_UP_TRG_COM
        description: TIM1 break, update, trigger and commutation interrupts

TIM2:
  _include: patches/tim/tim2_common_32bit.yaml

TIM3:
  _include: patches/tim/tim_ch_16bit_l.yaml

TIM15:
  _include:
    - patches/tim/v2/oc1m.yaml
    - patches/tim/v2/oc2m.yaml

"TIM[1],TIM14":
  _include: patches/tim/icpsc.yaml

TIM16:
  CCMR1_Output:
    _modify:
      OC1M_2:
        name: OC1M_3

TIM*:
  _include:
    - fields/tim/basic.yaml

"TIM[1-58]":
  _include:
    - fields/tim/tim_gp1.yaml

"TIM[1-58-9],TIM??":
  _include:
    - fields/tim/tim_ckd.yaml

"TIM[67]":
  _include: fields/tim/tim6.yaml

"TIM[18]":
  _include:
    - fields/tim/tim_advanced.yaml

"TIM9,TIM12,TIM15":
  _include: fields/tim/v2/ccm9_15.yaml

"TIM[12-58],TIM19,TIM20":
  _include: fields/tim/v2/ccm_extended.yaml

"TIM1[013467]":
  _include: fields/tim/v2/ccm_common.yaml

"TIM[1-589],TIM1[0-79],TIM2?":
  _include: collect/tim/ccr.yaml

"TIM[18],TIM20":
  _include: collect/tim/ccr_advanced.yaml

UCPD?:
  _include:
    - patches/ucpd/rxordseten_split.yaml
    - patches/ucpd/cfgr_missing_r.yaml
    - patches/ucpd/tx_rx_missing_r.yaml
    - fields/ucpd/ucpd_v2.yaml

USART?:
  _include:
    - patches/usart/g0.yaml
    - fields/usart/usart_v2C.yaml
    - fields/usart/usart_wl.yaml

WWDG:
  _modify:
    "CR,CFR,SR":
      size: 16
  _include: fields/wwdg/wwdg_v2.yaml

_include:
  - patches/g0x1_strip.yaml
  - patches/nvic/2_prio_bits.yaml
  - patches/dma/g0_dma1_7ch_only.yaml
  - fields/dma/dma_v1.yaml
  - collect/dma/v1.yaml
  - collect/dma/dmamux.yaml
  - patches/flash/g0.yaml
  - patches/rtc/alarm.yaml
  - collect/rtc/tamp_bkpr.yaml
  - collect/rtc/alarm.yaml
  - patches/tim/group.yaml
