Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Sep 11 15:55:49 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_stepper_wrapper_timing_summary_routed.rpt -pb soc_stepper_wrapper_timing_summary_routed.pb -rpx soc_stepper_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_stepper_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.306        0.000                      0                 6401        0.027        0.000                      0                 6401        3.000        0.000                       0                  2202  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                 ------------       ----------      --------------
soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                            {0.000 16.666}     33.333          30.000          
  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {0.000 33.333}     66.666          15.000          
soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                         {0.000 16.666}     33.333          30.000          
sys_clock                                                                                             {0.000 5.000}      10.000          100.000         
  clk_out1_soc_stepper_clk_wiz_0                                                                      {0.000 5.000}      10.000          100.000         
  clkfbout_soc_stepper_clk_wiz_0                                                                      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                                  7.839        0.000                      0                  428        0.057        0.000                      0                  428       15.686        0.000                       0                   282  
  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O       57.340        0.000                      0                   88        0.094        0.000                      0                   88       32.833        0.000                       0                    99  
sys_clock                                                                                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_soc_stepper_clk_wiz_0                                                                            0.306        0.000                      0                 5885        0.027        0.000                      0                 5885        3.750        0.000                       0                  1817  
  clkfbout_soc_stepper_clk_wiz_0                                                                                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                          From Clock                                                                                          To Clock                                                                                          
----------                                                                                          ----------                                                                                          --------                                                                                          
(none)                                                                                                                                                                                                  clk_out1_soc_stepper_clk_wiz_0                                                                      
(none)                                                                                              clk_out1_soc_stepper_clk_wiz_0                                                                      clk_out1_soc_stepper_clk_wiz_0                                                                      
(none)                                                                                              soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  clk_out1_soc_stepper_clk_wiz_0                                                                      
(none)                                                                                              soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          clk_out1_soc_stepper_clk_wiz_0                                                                      
(none)                                                                                              clk_out1_soc_stepper_clk_wiz_0                                                                      soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                              soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  
(none)                                                                                                                                                                                                  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                              clk_out1_soc_stepper_clk_wiz_0                                                                      soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                              soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          
(none)                                                                                              soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                      clk_out1_soc_stepper_clk_wiz_0                                                                                          
(none)                                                      clkfbout_soc_stepper_clk_wiz_0                                                                                          
(none)                                                                                                                  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        8.712ns  (logic 1.575ns (18.078%)  route 7.137ns (81.922%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 36.236 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.635    22.016    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    22.140 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=6, routed)           0.863    23.003    <hidden>
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    23.127 r  <hidden>
                         net (fo=2, routed)           0.669    23.796    <hidden>
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124    23.920 r  <hidden>
                         net (fo=1, routed)           0.874    24.794    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    24.918 r  <hidden>
                         net (fo=1, routed)           0.593    25.511    <hidden>
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    25.635 r  <hidden>
                         net (fo=1, routed)           0.428    26.063    <hidden>
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    26.187 r  <hidden>
                         net (fo=3, routed)           0.831    27.018    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.142 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.151    27.293    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.417 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.463    27.881    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    28.005 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.629    28.634    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X36Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    36.236    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C
                         clock pessimism              0.330    36.566    
                         clock uncertainty           -0.035    36.531    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)       -0.058    36.473    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg
  -------------------------------------------------------------------
                         required time                         36.473    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        8.899ns  (logic 1.725ns (19.385%)  route 7.174ns (80.615%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.462 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.635    22.016    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    22.140 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=6, routed)           0.863    23.003    <hidden>
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    23.127 r  <hidden>
                         net (fo=2, routed)           0.669    23.796    <hidden>
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124    23.920 r  <hidden>
                         net (fo=1, routed)           0.874    24.794    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    24.918 r  <hidden>
                         net (fo=1, routed)           0.593    25.511    <hidden>
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    25.635 r  <hidden>
                         net (fo=1, routed)           0.428    26.063    <hidden>
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    26.187 r  <hidden>
                         net (fo=3, routed)           0.831    27.018    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.142 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.151    27.293    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    27.417 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.463    27.881    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    28.005 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.666    28.670    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.150    28.820 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    28.820    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.923    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448    36.462    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C
                         clock pessimism              0.232    36.694    
                         clock uncertainty           -0.035    36.659    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.075    36.734    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]
  -------------------------------------------------------------------
                         required time                         36.734    
                         arrival time                         -28.820    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             9.721ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        6.948ns  (logic 1.203ns (17.314%)  route 5.745ns (82.686%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 36.461 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.635    22.016    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    22.140 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=6, routed)           0.863    23.003    <hidden>
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124    23.127 r  <hidden>
                         net (fo=2, routed)           0.669    23.796    <hidden>
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124    23.920 r  <hidden>
                         net (fo=1, routed)           0.874    24.794    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    24.918 r  <hidden>
                         net (fo=1, routed)           0.593    25.511    <hidden>
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    25.635 r  <hidden>
                         net (fo=1, routed)           0.428    26.063    <hidden>
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    26.187 r  <hidden>
                         net (fo=3, routed)           0.683    26.870    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X43Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.923    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.447    36.461    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C
                         clock pessimism              0.232    36.693    
                         clock uncertainty           -0.035    36.658    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.067    36.591    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]
  -------------------------------------------------------------------
                         required time                         36.591    
                         arrival time                         -26.870    
  -------------------------------------------------------------------
                         slack                                  9.721    

Slack (MET) :             12.750ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
                            (falling edge-triggered cell BUFGCTRL clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.580ns (25.342%)  route 1.709ns (74.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     3.711 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[10]/Q
                         net (fo=4, routed)           1.072     4.783    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_1
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.907 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.637     5.544    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Test_Access_Port.drck_ena
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/CE0
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    18.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    18.256    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL                                     f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
                         clock pessimism              0.232    18.488    
                         clock uncertainty           -0.035    18.453    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    18.294    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         18.294    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 12.750    

Slack (MET) :             13.431ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/CE0
                            (falling edge-triggered cell BUFGCTRL clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.944%)  route 0.635ns (55.056%))
  Logic Levels:           0  
  Clock Path Skew:        -1.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 18.032 - 16.667 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.604     1.604    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     1.700 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.554     3.254    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.518     3.772 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/Q
                         net (fo=3, routed)           0.635     4.407    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/CE0
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    18.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL                                     f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
                         clock pessimism              0.000    18.032    
                         clock uncertainty           -0.035    17.997    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    17.838    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         17.838    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                 13.431    

Slack (MET) :             13.493ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.836ns  (logic 0.609ns (21.476%)  route 2.227ns (78.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 36.461 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.217    21.598    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    21.748 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=17, routed)          1.009    22.757    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.923    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.447    36.461    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[37]/C
                         clock pessimism              0.232    36.693    
                         clock uncertainty           -0.035    36.658    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.407    36.251    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[37]
  -------------------------------------------------------------------
                         required time                         36.251    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                 13.493    

Slack (MET) :             13.493ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.836ns  (logic 0.609ns (21.476%)  route 2.227ns (78.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 36.461 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.217    21.598    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    21.748 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=17, routed)          1.009    22.757    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.923    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.447    36.461    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[38]/C
                         clock pessimism              0.232    36.693    
                         clock uncertainty           -0.035    36.658    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.407    36.251    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[38]
  -------------------------------------------------------------------
                         required time                         36.251    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                 13.493    

Slack (MET) :             13.493ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.836ns  (logic 0.609ns (21.476%)  route 2.227ns (78.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 36.461 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.217    21.598    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    21.748 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=17, routed)          1.009    22.757    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.923    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.447    36.461    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[39]/C
                         clock pessimism              0.232    36.693    
                         clock uncertainty           -0.035    36.658    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.407    36.251    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[39]
  -------------------------------------------------------------------
                         required time                         36.251    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                 13.493    

Slack (MET) :             13.493ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        2.836ns  (logic 0.609ns (21.476%)  route 2.227ns (78.524%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 36.461 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.217    21.598    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y45         LUT2 (Prop_lut2_I1_O)        0.150    21.748 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi[41]_i_1/O
                         net (fo=17, routed)          1.009    22.757    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.923    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.447    36.461    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[40]/C
                         clock pessimism              0.232    36.693    
                         clock uncertainty           -0.035    36.658    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.407    36.251    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[40]
  -------------------------------------------------------------------
                         required time                         36.251    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                 13.493    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@33.333ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall@16.667ns)
  Data Path Delay:        3.222ns  (logic 1.067ns (33.117%)  route 2.155ns (66.883%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 36.462 - 33.333 ) 
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg/Q
                         net (fo=137, routed)         1.055    21.436    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.153    21.589 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3/O
                         net (fo=1, routed)           0.426    22.014    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.331    22.345 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=2, routed)           0.674    23.020    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124    23.144 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000    23.144    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    34.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.790 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133    34.923    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.014 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448    36.462    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C
                         clock pessimism              0.232    36.694    
                         clock uncertainty           -0.035    36.659    
    SLICE_X40Y47         FDRE (Setup_fdre_C_D)        0.029    36.688    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]
  -------------------------------------------------------------------
                         required time                         36.688    
                         arrival time                         -23.144    
  -------------------------------------------------------------------
                         slack                                 13.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.227ns (54.003%)  route 0.193ns (45.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.562     1.191    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128     1.319 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[3]/Q
                         net (fo=5, routed)           0.193     1.513    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg_n_0_[3]
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.099     1.612 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_2/O
                         net (fo=1, routed)           0.000     1.612    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_dmi
    SLICE_X37Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg/C
                         clock pessimism             -0.102     1.462    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.554    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.875%)  route 0.194ns (46.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.562     1.191    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128     1.319 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[3]/Q
                         net (fo=5, routed)           0.194     1.514    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg_n_0_[3]
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.099     1.613 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.613    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_bypass_0
    SLICE_X37Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_bypass_reg/C
                         clock pessimism             -0.102     1.462    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091     1.553    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.114%)  route 0.272ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.558     1.243    <hidden>
    SLICE_X35Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.384 r  <hidden>
                         net (fo=5, routed)           0.272     1.657    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.826     1.619    <hidden>
    SLICE_X39Y34         FDRE                                         r  <hidden>
                         clock pessimism             -0.113     1.506    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.070     1.576    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.571%)  route 0.272ns (59.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[3]/Q
                         net (fo=6, routed)           0.272     1.607    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg_n_0_[3]
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.652 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[0]_i_1/O
                         net (fo=1, routed)           0.000     1.652    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[0]
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.830     1.562    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[0]/C
                         clock pessimism             -0.102     1.460    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091     1.551    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[28]_Use_JTAG_BSCAN.bscanid_reg_r_16/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.247ns (52.858%)  route 0.220ns (47.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.631 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.195    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[28]_Use_JTAG_BSCAN.bscanid_reg_r_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.343 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[28]_Use_JTAG_BSCAN.bscanid_reg_r_16/Q
                         net (fo=1, routed)           0.220     1.563    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[28]_Use_JTAG_BSCAN.bscanid_reg_r_16_n_0
    SLICE_X32Y50         LUT2 (Prop_lut2_I0_O)        0.099     1.662 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_gate/O
                         net (fo=1, routed)           0.000     1.662    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_gate_n_0
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C
                         clock pessimism             -0.103     1.462    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.091     1.553    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[2]_Use_JTAG_BSCAN.bscanid_reg_r_19/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.246ns (49.004%)  route 0.256ns (50.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.631 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.195    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[2]_Use_JTAG_BSCAN.bscanid_reg_r_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.343 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[2]_Use_JTAG_BSCAN.bscanid_reg_r_19/Q
                         net (fo=1, routed)           0.256     1.599    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[2]_Use_JTAG_BSCAN.bscanid_reg_r_19_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.697 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.697    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_gate__1_n_0
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C
                         clock pessimism             -0.103     1.462    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.092     1.554    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[12]_Use_JTAG_BSCAN.bscanid_reg_r_20/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.246ns (48.821%)  route 0.258ns (51.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.631 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.564     1.195    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[12]_Use_JTAG_BSCAN.bscanid_reg_r_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.343 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[12]_Use_JTAG_BSCAN.bscanid_reg_r_20/Q
                         net (fo=1, routed)           0.258     1.601    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[12]_Use_JTAG_BSCAN.bscanid_reg_r_20_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.699 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.699    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_gate__0_n_0
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C
                         clock pessimism             -0.103     1.462    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.091     1.553    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.094%)  route 0.329ns (63.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.102ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y49         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.334 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[5]/Q
                         net (fo=8, routed)           0.329     1.664    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FSM_onehot_Test_Access_Port.state_reg[5]_0
    SLICE_X36Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.709 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[1]_i_1/O
                         net (fo=1, routed)           0.000     1.709    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[1]
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.830     1.562    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[1]/C
                         clock pessimism             -0.102     1.460    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.092     1.552    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.709%)  route 0.077ns (29.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.562     1.191    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.332 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[2]/Q
                         net (fo=5, routed)           0.077     1.410    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg_n_0_[2]
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.455 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_i_1/O
                         net (fo=1, routed)           0.000     1.455    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_dtmcs
    SLICE_X37Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.830     1.562    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg/C
                         clock pessimism             -0.358     1.204    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.091     1.295    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dtmcs_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/D
                            (rising edge-triggered cell SRL16E clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns - soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.469%)  route 0.413ns (74.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.567ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.605     0.605    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.631 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.562     1.193    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDSE (Prop_fdse_C_Q)         0.141     1.334 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/Q
                         net (fo=1, routed)           0.413     1.747    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid__0[20]
    SLICE_X30Y49         SRL16E                                       r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.833     1.567    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y49         SRL16E                                       r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
                         clock pessimism             -0.103     1.464    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.581    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y48   soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y48   soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X32Y52   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X32Y52   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X32Y52   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X32Y52   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X32Y52   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y44   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y44   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y45   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y45   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[13]_srl7___Use_JTAG_BSCAN.bscanid_reg_r_19/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y49   soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[3]_srl6___Use_JTAG_BSCAN.bscanid_reg_r_18/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y44   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y44   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[32]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y45   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y45   soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[4]_srl27/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Setup :            0  Failing Endpoints,  Worst Slack       57.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.340ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.013ns (22.473%)  route 6.944ns (77.527%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 72.097 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.641    15.050    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.430    72.097    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.631    
                         clock uncertainty           -0.035    72.596    
    SLICE_X28Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.391    <hidden>
  -------------------------------------------------------------------
                         required time                         72.391    
                         arrival time                         -15.050    
  -------------------------------------------------------------------
                         slack                                 57.340    

Slack (MET) :             57.572ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 2.013ns (23.075%)  route 6.711ns (76.925%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.408    14.817    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X31Y24         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                 57.572    

Slack (MET) :             57.633ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 2.013ns (23.225%)  route 6.655ns (76.775%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 72.100 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.352    14.761    <hidden>
    SLICE_X28Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.433    72.100    <hidden>
    SLICE_X28Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.634    
                         clock uncertainty           -0.035    72.599    
    SLICE_X28Y27         FDRE (Setup_fdre_C_CE)      -0.205    72.394    <hidden>
  -------------------------------------------------------------------
                         required time                         72.394    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                 57.633    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.013ns (23.252%)  route 6.644ns (76.748%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.342    14.751    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                 57.638    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.013ns (23.252%)  route 6.644ns (76.748%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.342    14.751    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X32Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                 57.638    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.013ns (23.252%)  route 6.644ns (76.748%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.342    14.751    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X32Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                 57.638    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.013ns (23.252%)  route 6.644ns (76.748%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.342    14.751    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X32Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                 57.638    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.013ns (23.252%)  route 6.644ns (76.748%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.342    14.751    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X32Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                 57.638    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.013ns (23.252%)  route 6.644ns (76.748%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.342    14.751    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                 57.638    

Slack (MET) :             57.638ns  (required time - arrival time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.666ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@66.666ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 2.013ns (23.252%)  route 6.644ns (76.748%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 72.095 - 66.666 ) 
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/Q
                         net (fo=6, routed)           0.645     7.194    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.318 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           0.789     8.106    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.150     8.256 f  <hidden>
                         net (fo=2, routed)           0.600     8.856    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327     9.183 r  <hidden>
                         net (fo=2, routed)           1.025    10.208    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    10.540 f  <hidden>
                         net (fo=8, routed)           0.842    11.382    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    11.534 f  <hidden>
                         net (fo=1, routed)           0.571    12.105    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    12.453 f  <hidden>
                         net (fo=4, routed)           0.832    13.285    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.409 r  <hidden>
                         net (fo=32, routed)          1.342    14.751    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                     66.666    66.666 f  
    BSCAN_X0Y1           BSCANE2                      0.000    66.666 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366    68.032    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    68.123 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446    69.569    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370    69.939 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636    70.576    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    70.667 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428    72.095    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.534    72.629    
                         clock uncertainty           -0.035    72.594    
    SLICE_X33Y25         FDRE (Setup_fdre_C_CE)      -0.205    72.389    <hidden>
  -------------------------------------------------------------------
                         required time                         72.389    
                         arrival time                         -14.751    
  -------------------------------------------------------------------
                         slack                                 57.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.553%)  route 0.240ns (53.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     2.360 f  <hidden>
                         net (fo=10, routed)          0.240     2.600    <hidden>
    SLICE_X35Y38         LUT5 (Prop_lut5_I1_O)        0.045     2.645 r  <hidden>
                         net (fo=1, routed)           0.000     2.645    <hidden>
    SLICE_X35Y38         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.829     2.909    <hidden>
    SLICE_X35Y38         FDPE                                         r  <hidden>
                         clock pessimism             -0.449     2.460    
    SLICE_X35Y38         FDPE (Hold_fdpe_C_D)         0.091     2.551    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.979%)  route 0.372ns (64.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     2.360 r  <hidden>
                         net (fo=10, routed)          0.372     2.732    <hidden>
    SLICE_X34Y37         LUT5 (Prop_lut5_I1_O)        0.045     2.777 r  <hidden>
                         net (fo=1, routed)           0.000     2.777    <hidden>
    SLICE_X34Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.907    <hidden>
    SLICE_X34Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.449     2.458    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.120     2.578    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.341 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.179     2.521    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X45Y45         LUT4 (Prop_lut4_I1_O)        0.042     2.563 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1/O
                         net (fo=1, routed)           0.000     2.563    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     2.914    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                         clock pessimism             -0.714     2.200    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.107     2.307    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.585%)  route 0.168ns (47.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.341 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.168     2.509    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X45Y45         LUT4 (Prop_lut4_I3_O)        0.045     2.554 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1/O
                         net (fo=1, routed)           0.000     2.554    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     2.914    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                         clock pessimism             -0.714     2.200    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     2.292    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.554    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     2.337 r  <hidden>
                         net (fo=2, routed)           0.168     2.506    <hidden>
    SLICE_X33Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.551 r  <hidden>
                         net (fo=1, routed)           0.000     2.551    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.908    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>
                         clock pessimism             -0.712     2.196    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.091     2.287    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     2.360 r  <hidden>
                         net (fo=7, routed)           0.175     2.536    <hidden>
    SLICE_X38Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.581 r  <hidden>
                         net (fo=1, routed)           0.000     2.581    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.908    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.712     2.196    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.120     2.316    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.341 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.179     2.521    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I2_O)        0.045     2.566 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1/O
                         net (fo=1, routed)           0.000     2.566    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     2.914    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                         clock pessimism             -0.714     2.200    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.091     2.291    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.197    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     2.338 r  <hidden>
                         net (fo=7, routed)           0.203     2.541    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.045     2.586 r  <hidden>
                         net (fo=1, routed)           0.000     2.586    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.830     2.910    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.713     2.197    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.091     2.288    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.793%)  route 0.211ns (50.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.910ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.197    <hidden>
    SLICE_X38Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     2.361 r  <hidden>
                         net (fo=8, routed)           0.211     2.572    <hidden>
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.045     2.617 r  <hidden>
                         net (fo=1, routed)           0.000     2.617    <hidden>
    SLICE_X38Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.830     2.910    <hidden>
    SLICE_X38Y38         FDRE                                         r  <hidden>
                         clock pessimism             -0.713     2.197    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120     2.317    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns - soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     2.360 r  <hidden>
                         net (fo=2, routed)           0.233     2.594    <hidden>
    SLICE_X38Y37         LUT5 (Prop_lut5_I2_O)        0.045     2.639 r  <hidden>
                         net (fo=1, routed)           0.000     2.639    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.908    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
                         clock pessimism             -0.712     2.196    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.121     2.317    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X42Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X44Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X45Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         66.666      65.666     SLICE_X45Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X42Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X42Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X42Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X42Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X44Y45  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         33.333      32.833     SLICE_X43Y44  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_soc_stepper_clk_wiz_0
  To Clock:  clk_out1_soc_stepper_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 3.899ns (40.663%)  route 5.690ns (59.337%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.503 r  <hidden>
                         net (fo=1, routed)           0.000     4.503    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  <hidden>
                         net (fo=1, routed)           0.000     4.617    <hidden>
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  <hidden>
                         net (fo=1, routed)           0.000     4.731    <hidden>
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.044 r  <hidden>
                         net (fo=4, routed)           0.435     5.480    <hidden>
    SLICE_X33Y34         LUT4 (Prop_lut4_I1_O)        0.306     5.786 r  <hidden>
                         net (fo=1, routed)           0.154     5.940    <hidden>
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124     6.064 f  <hidden>
                         net (fo=1, routed)           0.316     6.380    <hidden>
    SLICE_X34Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.504 r  <hidden>
                         net (fo=22, routed)          0.502     7.005    <hidden>
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  <hidden>
                         net (fo=18, routed)          0.759     7.889    <hidden>
    SLICE_X30Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.013 f  <hidden>
                         net (fo=1, routed)           0.493     8.506    <hidden>
    SLICE_X30Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.630 r  <hidden>
                         net (fo=1, routed)           0.000     8.630    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.433     8.438    <hidden>
    SLICE_X30Y28         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.929    
                         clock uncertainty           -0.074     8.855    
    SLICE_X30Y28         FDRE (Setup_fdre_C_D)        0.081     8.936    <hidden>
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 3.451ns (36.283%)  route 6.060ns (63.717%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.723 r  <hidden>
                         net (fo=4, routed)           0.619     5.342    <hidden>
    SLICE_X29Y32         LUT4 (Prop_lut4_I1_O)        0.303     5.645 r  <hidden>
                         net (fo=1, routed)           0.576     6.221    <hidden>
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.345 r  <hidden>
                         net (fo=25, routed)          0.887     7.232    <hidden>
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.356 r  <hidden>
                         net (fo=6, routed)           0.784     8.140    <hidden>
    SLICE_X34Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.264 r  <hidden>
                         net (fo=1, routed)           0.165     8.429    <hidden>
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.124     8.553 r  <hidden>
                         net (fo=1, routed)           0.000     8.553    <hidden>
    SLICE_X34Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.439     8.444    <hidden>
    SLICE_X34Y35         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.935    
                         clock uncertainty           -0.074     8.861    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.077     8.938    <hidden>
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 3.451ns (36.672%)  route 5.960ns (63.328%))
  Logic Levels:           15  (CARRY4=5 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.723 r  <hidden>
                         net (fo=4, routed)           0.619     5.342    <hidden>
    SLICE_X29Y32         LUT4 (Prop_lut4_I1_O)        0.303     5.645 r  <hidden>
                         net (fo=1, routed)           0.576     6.221    <hidden>
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.345 r  <hidden>
                         net (fo=25, routed)          0.694     7.039    <hidden>
    SLICE_X29Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.163 r  <hidden>
                         net (fo=1, routed)           0.606     7.769    <hidden>
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.893 r  <hidden>
                         net (fo=1, routed)           0.435     8.328    <hidden>
    SLICE_X29Y33         LUT5 (Prop_lut5_I1_O)        0.124     8.452 r  <hidden>
                         net (fo=1, routed)           0.000     8.452    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.440     8.445    <hidden>
    SLICE_X29Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.936    
                         clock uncertainty           -0.074     8.862    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031     8.893    <hidden>
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 3.451ns (36.627%)  route 5.971ns (63.373%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.723 r  <hidden>
                         net (fo=4, routed)           0.619     5.342    <hidden>
    SLICE_X29Y32         LUT4 (Prop_lut4_I1_O)        0.303     5.645 r  <hidden>
                         net (fo=1, routed)           0.576     6.221    <hidden>
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.345 r  <hidden>
                         net (fo=25, routed)          0.839     7.184    <hidden>
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.308 f  <hidden>
                         net (fo=3, routed)           0.456     7.763    <hidden>
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.887 f  <hidden>
                         net (fo=1, routed)           0.452     8.339    <hidden>
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.463 r  <hidden>
                         net (fo=1, routed)           0.000     8.463    <hidden>
    SLICE_X34Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.438     8.443    <hidden>
    SLICE_X34Y34         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.077     8.937    <hidden>
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.366ns  (logic 3.451ns (36.847%)  route 5.915ns (63.153%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.723 r  <hidden>
                         net (fo=4, routed)           0.619     5.342    <hidden>
    SLICE_X29Y32         LUT4 (Prop_lut4_I1_O)        0.303     5.645 r  <hidden>
                         net (fo=1, routed)           0.576     6.221    <hidden>
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.345 r  <hidden>
                         net (fo=25, routed)          0.887     7.232    <hidden>
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.356 r  <hidden>
                         net (fo=6, routed)           0.645     8.001    <hidden>
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.125 r  <hidden>
                         net (fo=1, routed)           0.159     8.283    <hidden>
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     8.407 r  <hidden>
                         net (fo=1, routed)           0.000     8.407    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.438     8.443    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.031     8.891    <hidden>
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 3.899ns (41.746%)  route 5.441ns (58.254%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.503 r  <hidden>
                         net (fo=1, routed)           0.000     4.503    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  <hidden>
                         net (fo=1, routed)           0.000     4.617    <hidden>
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  <hidden>
                         net (fo=1, routed)           0.000     4.731    <hidden>
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.044 r  <hidden>
                         net (fo=4, routed)           0.435     5.480    <hidden>
    SLICE_X33Y34         LUT4 (Prop_lut4_I1_O)        0.306     5.786 r  <hidden>
                         net (fo=1, routed)           0.154     5.940    <hidden>
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124     6.064 f  <hidden>
                         net (fo=1, routed)           0.316     6.380    <hidden>
    SLICE_X34Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.504 r  <hidden>
                         net (fo=22, routed)          0.502     7.005    <hidden>
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.129 r  <hidden>
                         net (fo=18, routed)          0.511     7.640    <hidden>
    SLICE_X32Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.764 f  <hidden>
                         net (fo=1, routed)           0.493     8.257    <hidden>
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.124     8.381 r  <hidden>
                         net (fo=1, routed)           0.000     8.381    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.438     8.443    <hidden>
    SLICE_X32Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.029     8.889    <hidden>
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.331ns  (logic 3.899ns (41.784%)  route 5.432ns (58.216%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.503 r  <hidden>
                         net (fo=1, routed)           0.000     4.503    <hidden>
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.617 r  <hidden>
                         net (fo=1, routed)           0.000     4.617    <hidden>
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.731 r  <hidden>
                         net (fo=1, routed)           0.000     4.731    <hidden>
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.044 r  <hidden>
                         net (fo=4, routed)           0.435     5.480    <hidden>
    SLICE_X33Y34         LUT4 (Prop_lut4_I1_O)        0.306     5.786 r  <hidden>
                         net (fo=1, routed)           0.154     5.940    <hidden>
    SLICE_X33Y34         LUT5 (Prop_lut5_I4_O)        0.124     6.064 f  <hidden>
                         net (fo=1, routed)           0.316     6.380    <hidden>
    SLICE_X34Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.504 r  <hidden>
                         net (fo=22, routed)          0.716     7.220    <hidden>
    SLICE_X29Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.344 r  <hidden>
                         net (fo=1, routed)           0.290     7.634    <hidden>
    SLICE_X29Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.758 r  <hidden>
                         net (fo=2, routed)           0.491     8.249    <hidden>
    SLICE_X29Y30         LUT6 (Prop_lut6_I0_O)        0.124     8.373 r  <hidden>
                         net (fo=1, routed)           0.000     8.373    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.436     8.441    <hidden>
    SLICE_X29Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.074     8.858    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.031     8.889    <hidden>
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 3.679ns (39.242%)  route 5.696ns (60.758%))
  Logic Levels:           15  (CARRY4=5 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.723 r  <hidden>
                         net (fo=4, routed)           0.619     5.342    <hidden>
    SLICE_X29Y32         LUT4 (Prop_lut4_I1_O)        0.303     5.645 r  <hidden>
                         net (fo=1, routed)           0.576     6.221    <hidden>
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.345 r  <hidden>
                         net (fo=25, routed)          0.418     6.763    <hidden>
    SLICE_X30Y31         LUT2 (Prop_lut2_I1_O)        0.124     6.887 f  <hidden>
                         net (fo=17, routed)          0.889     7.775    <hidden>
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.148     7.923 r  <hidden>
                         net (fo=1, routed)           0.165     8.089    <hidden>
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.328     8.417 r  <hidden>
                         net (fo=1, routed)           0.000     8.417    <hidden>
    SLICE_X34Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.437     8.442    <hidden>
    SLICE_X34Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X34Y33         FDRE (Setup_fdre_C_D)        0.081     8.940    <hidden>
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 2.485ns (26.613%)  route 6.852ns (73.387%))
  Logic Levels:           9  (CARRY4=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.555    -0.957    <hidden>
    SLICE_X46Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  <hidden>
                         net (fo=118, routed)         0.993     0.555    <hidden>
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.679 r  <hidden>
                         net (fo=75, routed)          0.847     1.526    <hidden>
    SLICE_X46Y34         LUT4 (Prop_lut4_I3_O)        0.124     1.650 r  <hidden>
                         net (fo=30, routed)          0.891     2.541    <hidden>
    SLICE_X48Y34         LUT5 (Prop_lut5_I0_O)        0.124     2.665 r  <hidden>
                         net (fo=3, routed)           0.737     3.402    <hidden>
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.526 r  <hidden>
                         net (fo=20, routed)          0.665     4.191    <hidden>
    SLICE_X46Y30         LUT4 (Prop_lut4_I3_O)        0.150     4.341 r  <hidden>
                         net (fo=1, routed)           0.704     5.045    <hidden>
    SLICE_X43Y29         LUT6 (Prop_lut6_I5_O)        0.348     5.393 r  <hidden>
                         net (fo=1, routed)           0.000     5.393    <hidden>
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     5.929 r  <hidden>
                         net (fo=253, routed)         0.984     6.913    <hidden>
    SLICE_X46Y32         LUT6 (Prop_lut6_I3_O)        0.313     7.226 r  <hidden>
                         net (fo=1, routed)           0.425     7.650    <hidden>
    SLICE_X46Y33         LUT5 (Prop_lut5_I2_O)        0.124     7.774 r  <hidden>
                         net (fo=1, routed)           0.607     8.381    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.441     8.446    <hidden>
    SLICE_X46Y33         FDRE                                         r  <hidden>
                         clock pessimism              0.578     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X46Y33         FDRE (Setup_fdre_C_D)       -0.031     8.918    <hidden>
  -------------------------------------------------------------------
                         required time                          8.918    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@10.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.338ns  (logic 3.451ns (36.956%)  route 5.887ns (63.044%))
  Logic Levels:           15  (CARRY4=5 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.540 r  <hidden>
                         net (fo=14, routed)          0.695     0.156    <hidden>
    SLICE_X36Y30         LUT3 (Prop_lut3_I1_O)        0.296     0.452 f  <hidden>
                         net (fo=5, routed)           0.762     1.214    <hidden>
    SLICE_X37Y27         LUT6 (Prop_lut6_I3_O)        0.124     1.338 f  <hidden>
                         net (fo=23, routed)          0.672     2.010    <hidden>
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.149     2.159 r  <hidden>
                         net (fo=140, routed)         0.276     2.435    <hidden>
    SLICE_X36Y27         LUT5 (Prop_lut5_I0_O)        0.332     2.767 r  <hidden>
                         net (fo=33, routed)          0.625     3.391    <hidden>
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     3.515 r  <hidden>
                         net (fo=1, routed)           0.000     3.515    <hidden>
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.047 r  <hidden>
                         net (fo=1, routed)           0.000     4.047    <hidden>
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  <hidden>
                         net (fo=1, routed)           0.000     4.161    <hidden>
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  <hidden>
                         net (fo=1, routed)           0.000     4.275    <hidden>
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.389 r  <hidden>
                         net (fo=1, routed)           0.000     4.389    <hidden>
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.723 r  <hidden>
                         net (fo=4, routed)           0.619     5.342    <hidden>
    SLICE_X29Y32         LUT4 (Prop_lut4_I1_O)        0.303     5.645 r  <hidden>
                         net (fo=1, routed)           0.576     6.221    <hidden>
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.345 r  <hidden>
                         net (fo=25, routed)          0.839     7.184    <hidden>
    SLICE_X34Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.308 f  <hidden>
                         net (fo=3, routed)           0.662     7.970    <hidden>
    SLICE_X30Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.094 f  <hidden>
                         net (fo=1, routed)           0.162     8.256    <hidden>
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.124     8.380 r  <hidden>
                         net (fo=1, routed)           0.000     8.380    <hidden>
    SLICE_X30Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.005 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.431     8.436    <hidden>
    SLICE_X30Y27         FDRE                                         r  <hidden>
                         clock pessimism              0.492     8.927    
                         clock uncertainty           -0.074     8.853    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)        0.081     8.934    <hidden>
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.195%)  route 0.175ns (57.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.562    -0.619    <hidden>
    SLICE_X36Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  <hidden>
                         net (fo=1, routed)           0.175    -0.316    <hidden>
    SLICE_X33Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.831    -0.859    <hidden>
    SLICE_X33Y40         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.355    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.012    -0.343    <hidden>
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.754%)  route 0.137ns (49.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.551    -0.630    <hidden>
    SLICE_X29Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  <hidden>
                         net (fo=3, routed)           0.137    -0.353    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X30Y22         SRL16E                                       r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.819    -0.871    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y22         SRL16E                                       r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.274    -0.596    
    SLICE_X30Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.413    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.041%)  route 0.256ns (57.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.562    -0.619    <hidden>
    SLICE_X36Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  <hidden>
                         net (fo=3, routed)           0.256    -0.222    <hidden>
    SLICE_X35Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  <hidden>
                         net (fo=1, routed)           0.000    -0.177    <hidden>
    SLICE_X35Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.829    -0.861    <hidden>
    SLICE_X35Y39         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.357    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.092    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.508%)  route 0.273ns (59.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.558    -0.623    <hidden>
    SLICE_X35Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  <hidden>
                         net (fo=8, routed)           0.273    -0.209    <hidden>
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.164 r  <hidden>
                         net (fo=1, routed)           0.000    -0.164    <hidden>
    SLICE_X39Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.827    -0.863    <hidden>
    SLICE_X39Y36         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.359    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.092    -0.267    <hidden>
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.210ns (44.137%)  route 0.266ns (55.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.562    -0.619    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=6, routed)           0.266    -0.190    <hidden>
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.046    -0.144 r  <hidden>
                         net (fo=1, routed)           0.000    -0.144    <hidden>
    SLICE_X35Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.830    -0.860    <hidden>
    SLICE_X35Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.107    -0.249    <hidden>
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.564    -0.617    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y39         FDSE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDSE (Prop_fdse_C_Q)         0.141    -0.476 r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=1, routed)           0.054    -0.422    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg_n_0_[2]
    SLICE_X14Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.377 r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[2]
    SLICE_X14Y39         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.834    -0.856    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[30]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.121    -0.483    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[2].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.251ns (49.210%)  route 0.259ns (50.790%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.551    -0.630    <hidden>
    SLICE_X39Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  <hidden>
                         net (fo=14, routed)          0.259    -0.230    <hidden>
    SLICE_X34Y26         LUT3 (Prop_lut3_I0_O)        0.045    -0.185 r  <hidden>
                         net (fo=1, routed)           0.000    -0.185    <hidden>
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.120 r  <hidden>
                         net (fo=1, routed)           0.000    -0.120    <hidden>
    SLICE_X34Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.816    -0.874    <hidden>
    SLICE_X34Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.370    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.134    -0.236    <hidden>
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.453%)  route 0.128ns (47.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.559    -0.622    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X29Y15         FDRE                                         r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.354    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y16         SRL16E                                       r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.825    -0.865    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y16         SRL16E                                       r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.274    -0.590    
    SLICE_X30Y16         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.473    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.250ns (48.601%)  route 0.264ns (51.399%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.550    -0.631    <hidden>
    SLICE_X41Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  <hidden>
                         net (fo=21, routed)          0.264    -0.226    <hidden>
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.181 r  <hidden>
                         net (fo=1, routed)           0.000    -0.181    <hidden>
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.117 r  <hidden>
                         net (fo=1, routed)           0.000    -0.117    <hidden>
    SLICE_X34Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.815    -0.875    <hidden>
    SLICE_X34Y25         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.371    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.134    -0.237    <hidden>
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_soc_stepper_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns - clk_out1_soc_stepper_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.019%)  route 0.266ns (55.981%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.562    -0.619    <hidden>
    SLICE_X38Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  <hidden>
                         net (fo=6, routed)           0.266    -0.190    <hidden>
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.045    -0.145 r  <hidden>
                         net (fo=1, routed)           0.000    -0.145    <hidden>
    SLICE_X35Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.830    -0.860    <hidden>
    SLICE_X35Y41         FDRE                                         r  <hidden>
                         clock pessimism              0.503    -0.356    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.091    -0.265    <hidden>
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_soc_stepper_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y32     <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_soc_stepper_clk_wiz_0
  To Clock:  clkfbout_soc_stepper_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_soc_stepper_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    soc_stepper_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_soc_stepper_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.456ns (26.108%)  route 4.121ns (73.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           4.121     5.578    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X28Y15         FDRE                                         r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.441    -1.554    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y15         FDRE                                         r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.565ns (34.023%)  route 3.035ns (65.977%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.035     4.477    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124     4.601 r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.601    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[3]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.406ns  (logic 1.459ns (42.846%)  route 1.946ns (57.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  dip_switches_16bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[3]
    P18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  dip_switches_16bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.946     3.406    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X14Y40         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.448    -1.547    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[2]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 1.438ns (44.871%)  route 1.766ns (55.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  dip_switches_16bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[2]
    N17                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  dip_switches_16bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.766     3.204    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X12Y38         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[0]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.020ns  (logic 1.482ns (49.078%)  route 1.538ns (50.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  dip_switches_16bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[0]
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  dip_switches_16bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.538     3.020    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X14Y33         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.443    -1.552    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y33         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[1]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.977ns  (logic 1.453ns (48.815%)  route 1.524ns (51.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  dip_switches_16bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  dip_switches_16bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.524     2.977    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X12Y37         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[1]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.221ns (25.281%)  route 0.654ns (74.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  dip_switches_16bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  dip_switches_16bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.654     0.875    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X12Y37         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.832    -0.858    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[0]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.250ns (26.879%)  route 0.680ns (73.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  dip_switches_16bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[0]
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  dip_switches_16bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.680     0.930    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X14Y33         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.829    -0.861    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y33         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[2]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.206ns (20.543%)  route 0.796ns (79.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  dip_switches_16bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[2]
    N17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  dip_switches_16bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.796     1.002    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X12Y38         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.834    -0.856    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X12Y38         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dip_switches_16bits_tri_i[3]
                            (input port)
  Destination:            soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.227ns (20.834%)  route 0.863ns (79.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  dip_switches_16bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    dip_switches_16bits_tri_i[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  dip_switches_16bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.863     1.091    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X14Y40         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.835    -0.855    soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X14Y40         FDRE                                         r  soc_stepper_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.255ns (15.587%)  route 1.378ns (84.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.378     1.588    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.633 r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.633    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.833    -0.857    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.224ns (11.551%)  route 1.717ns (88.449%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.717     1.942    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X28Y15         FDRE                                         r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.827    -0.863    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y15         FDRE                                         r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_stepper_clk_wiz_0
  To Clock:  clk_out1_soc_stepper_clk_wiz_0

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.609ns (21.117%)  route 2.275ns (78.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.635     1.145    <hidden>
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.153     1.298 f  <hidden>
                         net (fo=3, routed)           0.640     1.938    <hidden>
    SLICE_X42Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.609ns (21.117%)  route 2.275ns (78.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.635     1.145    <hidden>
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.153     1.298 f  <hidden>
                         net (fo=3, routed)           0.640     1.938    <hidden>
    SLICE_X42Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.884ns  (logic 0.609ns (21.117%)  route 2.275ns (78.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.635     1.145    <hidden>
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.153     1.298 f  <hidden>
                         net (fo=3, routed)           0.640     1.938    <hidden>
    SLICE_X42Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    <hidden>
    SLICE_X42Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.791ns  (logic 0.580ns (20.779%)  route 2.211ns (79.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.635     1.145    <hidden>
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.269 f  <hidden>
                         net (fo=3, routed)           0.576     1.846    <hidden>
    SLICE_X43Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    <hidden>
    SLICE_X43Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.791ns  (logic 0.580ns (20.779%)  route 2.211ns (79.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.635     1.145    <hidden>
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.269 f  <hidden>
                         net (fo=3, routed)           0.576     1.846    <hidden>
    SLICE_X43Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    <hidden>
    SLICE_X43Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.791ns  (logic 0.580ns (20.779%)  route 2.211ns (79.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.635     1.145    <hidden>
    SLICE_X42Y43         LUT1 (Prop_lut1_I0_O)        0.124     1.269 f  <hidden>
                         net (fo=3, routed)           0.576     1.846    <hidden>
    SLICE_X43Y43         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    <hidden>
    SLICE_X43Y43         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.416%)  route 2.128ns (78.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.491     1.002    <hidden>
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124     1.126 f  <hidden>
                         net (fo=3, routed)           0.637     1.763    <hidden>
    SLICE_X36Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.416%)  route 2.128ns (78.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.491     1.002    <hidden>
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124     1.126 f  <hidden>
                         net (fo=3, routed)           0.637     1.763    <hidden>
    SLICE_X36Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.708ns  (logic 0.580ns (21.416%)  route 2.128ns (78.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.491     1.002    <hidden>
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124     1.126 f  <hidden>
                         net (fo=3, routed)           0.637     1.763    <hidden>
    SLICE_X36Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X36Y44         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.604ns  (logic 0.609ns (23.383%)  route 1.995ns (76.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.464     0.974    <hidden>
    SLICE_X38Y47         LUT1 (Prop_lut1_I0_O)        0.153     1.127 f  <hidden>
                         net (fo=3, routed)           0.532     1.659    <hidden>
    SLICE_X38Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    <hidden>
    SLICE_X38Y47         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.003ns  (logic 0.467ns (46.564%)  route 0.536ns (53.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.448    -1.547    soc_stepper_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X44Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.367    -1.180 r  soc_stepper_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.536    -0.644    <hidden>
    SLICE_X44Y43         LUT2 (Prop_lut2_I0_O)        0.100    -0.544 r  <hidden>
                         net (fo=1, routed)           0.000    -0.544    <hidden>
    SLICE_X44Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.567    -0.945    <hidden>
    SLICE_X44Y43         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.425ns  (logic 0.467ns (32.778%)  route 0.958ns (67.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.546    -0.637    <hidden>
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.100    -0.537 f  <hidden>
                         net (fo=3, routed)           0.412    -0.124    <hidden>
    SLICE_X32Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    <hidden>
    SLICE_X32Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.425ns  (logic 0.467ns (32.778%)  route 0.958ns (67.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.546    -0.637    <hidden>
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.100    -0.537 f  <hidden>
                         net (fo=3, routed)           0.412    -0.124    <hidden>
    SLICE_X32Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    <hidden>
    SLICE_X32Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.425ns  (logic 0.467ns (32.778%)  route 0.958ns (67.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.546    -0.637    <hidden>
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.100    -0.537 f  <hidden>
                         net (fo=3, routed)           0.412    -0.124    <hidden>
    SLICE_X32Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    <hidden>
    SLICE_X32Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.490ns (33.101%)  route 0.990ns (66.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.546    -0.637    <hidden>
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.123    -0.514 f  <hidden>
                         net (fo=3, routed)           0.445    -0.069    <hidden>
    SLICE_X31Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    <hidden>
    SLICE_X31Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.490ns (33.101%)  route 0.990ns (66.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.546    -0.637    <hidden>
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.123    -0.514 f  <hidden>
                         net (fo=3, routed)           0.445    -0.069    <hidden>
    SLICE_X31Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    <hidden>
    SLICE_X31Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.480ns  (logic 0.490ns (33.101%)  route 0.990ns (66.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.946ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.546    -0.637    <hidden>
    SLICE_X31Y48         LUT1 (Prop_lut1_I0_O)        0.123    -0.514 f  <hidden>
                         net (fo=3, routed)           0.445    -0.069    <hidden>
    SLICE_X31Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.566    -0.946    <hidden>
    SLICE_X31Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 0.467ns (29.696%)  route 1.106ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.704    -0.478    <hidden>
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.100    -0.378 f  <hidden>
                         net (fo=3, routed)           0.402     0.024    <hidden>
    SLICE_X35Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.564    -0.948    <hidden>
    SLICE_X35Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 0.467ns (29.696%)  route 1.106ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.704    -0.478    <hidden>
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.100    -0.378 f  <hidden>
                         net (fo=3, routed)           0.402     0.024    <hidden>
    SLICE_X35Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.564    -0.948    <hidden>
    SLICE_X35Y46         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 0.467ns (29.696%)  route 1.106ns (70.304%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.446    -1.549    soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X33Y49         FDRE                                         r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.367    -1.182 r  soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.704    -0.478    <hidden>
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.100    -0.378 f  <hidden>
                         net (fo=3, routed)           0.402     0.024    <hidden>
    SLICE_X35Y46         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.564    -0.948    <hidden>
    SLICE_X35Y46         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  clk_out1_soc_stepper_clk_wiz_0

Max Delay           940 Endpoints
Min Delay           940 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.195ns  (logic 0.718ns (60.082%)  route 0.477ns (39.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.567     6.094    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419     6.513 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.477     6.990    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.299     7.289 r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.289    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.447    -1.548    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMD32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMS32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 0.608ns (11.403%)  route 4.724ns (88.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.625    11.417    <hidden>
    SLICE_X38Y26         RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         RAMS32                                       r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.982ns  (logic 0.608ns (12.203%)  route 4.374ns (87.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns
    Source Clock Delay      (SCD):    6.085ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.558     6.085    <hidden>
    SLICE_X36Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.456     6.541 r  <hidden>
                         net (fo=2, routed)           1.099     7.640    <hidden>
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     7.792 r  <hidden>
                         net (fo=128, routed)         3.275    11.067    <hidden>
    SLICE_X38Y24         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.428    -1.567    <hidden>
    SLICE_X38Y24         RAMD32                                       r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.909%)  route 0.202ns (47.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128     2.328 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.202     2.530    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.099     2.629 r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.629    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.833    -0.857    soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X41Y43         FDRE                                         r  soc_stepper_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.684%)  route 0.108ns (43.316%))
  Logic Levels:           0  
  Clock Path Skew:        -3.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.195    <hidden>
    SLICE_X28Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.141     2.336 r  <hidden>
                         net (fo=1, routed)           0.108     2.444    <hidden>
    SLICE_X29Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.828    -0.862    <hidden>
    SLICE_X29Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.446%)  route 0.121ns (42.554%))
  Logic Levels:           0  
  Clock Path Skew:        -3.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.195    <hidden>
    SLICE_X34Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.164     2.359 r  <hidden>
                         net (fo=2, routed)           0.121     2.481    <hidden>
    SLICE_X35Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.826    -0.864    <hidden>
    SLICE_X35Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.259%)  route 0.157ns (52.741%))
  Logic Levels:           0  
  Clock Path Skew:        -3.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.195    <hidden>
    SLICE_X32Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDCE (Prop_fdce_C_Q)         0.141     2.336 r  <hidden>
                         net (fo=1, routed)           0.157     2.494    <hidden>
    SLICE_X29Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.828    -0.862    <hidden>
    SLICE_X29Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        -3.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.198    <hidden>
    SLICE_X15Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141     2.339 r  <hidden>
                         net (fo=1, routed)           0.168     2.508    <hidden>
    SLICE_X14Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.831    -0.859    <hidden>
    SLICE_X14Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.978%)  route 0.172ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        -3.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.562     2.198    <hidden>
    SLICE_X15Y34         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDCE (Prop_fdce_C_Q)         0.141     2.339 r  <hidden>
                         net (fo=1, routed)           0.172     2.512    <hidden>
    SLICE_X14Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.831    -0.859    <hidden>
    SLICE_X14Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        -3.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X32Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.141     2.337 r  <hidden>
                         net (fo=1, routed)           0.175     2.512    <hidden>
    SLICE_X37Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.828    -0.862    <hidden>
    SLICE_X37Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.627%)  route 0.175ns (55.373%))
  Logic Levels:           0  
  Clock Path Skew:        -3.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDCE (Prop_fdce_C_Q)         0.141     2.337 r  <hidden>
                         net (fo=2, routed)           0.175     2.512    <hidden>
    SLICE_X28Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.829    -0.861    <hidden>
    SLICE_X28Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.508%)  route 0.243ns (65.492%))
  Logic Levels:           0  
  Clock Path Skew:        -3.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.559     2.195    <hidden>
    SLICE_X28Y36         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDCE (Prop_fdce_C_Q)         0.128     2.323 r  <hidden>
                         net (fo=1, routed)           0.243     2.566    <hidden>
    SLICE_X15Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.831    -0.859    <hidden>
    SLICE_X15Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.116%)  route 0.256ns (57.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.341 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.256     2.597    <hidden>
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.045     2.642 r  <hidden>
                         net (fo=1, routed)           0.000     2.642    <hidden>
    SLICE_X44Y43         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.834    -0.856    <hidden>
    SLICE_X44Y43         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  clk_out1_soc_stepper_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        -5.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.563     3.488    <hidden>
    SLICE_X37Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     3.944 f  <hidden>
                         net (fo=1, routed)           0.633     4.577    <hidden>
    SLICE_X36Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.443    -1.552    <hidden>
    SLICE_X36Y39         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.108%)  route 0.229ns (61.892%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.561     1.246    <hidden>
    SLICE_X37Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.387 f  <hidden>
                         net (fo=1, routed)           0.229     1.616    <hidden>
    SLICE_X36Y39         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.830    -0.860    <hidden>
    SLICE_X36Y39         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_stepper_clk_wiz_0
  To Clock:  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.743ns  (logic 1.374ns (17.744%)  route 6.369ns (82.256%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.641     6.786    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.430     5.431    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.510ns  (logic 1.374ns (18.296%)  route 6.136ns (81.704%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.408     6.552    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.460ns  (logic 2.043ns (27.386%)  route 5.417ns (72.614%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        6.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.553    -0.959    <hidden>
    SLICE_X37Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  <hidden>
                         net (fo=9, routed)           1.293     0.790    <hidden>
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.124     0.914 f  <hidden>
                         net (fo=12, routed)          1.170     2.084    <hidden>
    SLICE_X36Y24         LUT5 (Prop_lut5_I4_O)        0.124     2.208 r  <hidden>
                         net (fo=3, routed)           0.585     2.793    <hidden>
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.124     2.917 f  <hidden>
                         net (fo=2, routed)           0.483     3.400    <hidden>
    SLICE_X43Y26         LUT6 (Prop_lut6_I3_O)        0.124     3.524 r  <hidden>
                         net (fo=1, routed)           0.000     3.524    <hidden>
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.074 r  <hidden>
                         net (fo=1, routed)           0.000     4.074    <hidden>
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.302 f  <hidden>
                         net (fo=10, routed)          0.811     5.112    <hidden>
    SLICE_X41Y31         LUT4 (Prop_lut4_I2_O)        0.313     5.425 f  <hidden>
                         net (fo=6, routed)           1.076     6.501    <hidden>
    SLICE_X36Y38         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.442     5.443    <hidden>
    SLICE_X36Y38         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.454ns  (logic 1.374ns (18.434%)  route 6.080ns (81.566%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.352     6.496    <hidden>
    SLICE_X28Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.433     5.434    <hidden>
    SLICE_X28Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.374ns (18.459%)  route 6.070ns (81.541%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.342     6.486    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.374ns (18.459%)  route 6.070ns (81.541%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.342     6.486    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.374ns (18.459%)  route 6.070ns (81.541%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.342     6.486    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.374ns (18.459%)  route 6.070ns (81.541%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.342     6.486    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.374ns (18.459%)  route 6.070ns (81.541%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.342     6.486    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.444ns  (logic 1.374ns (18.459%)  route 6.070ns (81.541%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        6.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X42Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=10, routed)          0.996     0.556    <hidden>
    SLICE_X37Y31         LUT4 (Prop_lut4_I3_O)        0.152     0.708 f  <hidden>
                         net (fo=5, routed)           0.837     1.545    <hidden>
    SLICE_X37Y32         LUT6 (Prop_lut6_I1_O)        0.332     1.877 f  <hidden>
                         net (fo=1, routed)           0.562     2.439    <hidden>
    SLICE_X36Y34         LUT5 (Prop_lut5_I2_O)        0.124     2.563 r  <hidden>
                         net (fo=24, routed)          1.502     4.065    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.124     4.189 f  <hidden>
                         net (fo=4, routed)           0.832     5.020    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124     5.144 r  <hidden>
                         net (fo=32, routed)          1.342     6.486    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.781ns  (logic 0.367ns (46.998%)  route 0.414ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        7.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.091ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X15Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.183 f  <hidden>
                         net (fo=5, routed)           0.414    -0.769    <hidden>
    SLICE_X15Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.564     6.091    <hidden>
    SLICE_X15Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.418ns (50.306%)  route 0.413ns (49.694%))
  Logic Levels:           0  
  Clock Path Skew:        7.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.089ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X14Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.418    -1.132 f  <hidden>
                         net (fo=33, routed)          0.413    -0.719    <hidden>
    SLICE_X15Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.562     6.089    <hidden>
    SLICE_X15Y34         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.367ns (37.453%)  route 0.613ns (62.547%))
  Logic Levels:           0  
  Clock Path Skew:        7.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.441    -1.554    <hidden>
    SLICE_X37Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.187 f  <hidden>
                         net (fo=6, routed)           0.613    -0.574    <hidden>
    SLICE_X32Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.088    <hidden>
    SLICE_X32Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.996ns  (logic 0.467ns (46.901%)  route 0.529ns (53.099%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.089ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.443    -1.552    <hidden>
    SLICE_X40Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.185 r  <hidden>
                         net (fo=4, routed)           0.529    -0.656    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I1_O)        0.100    -0.556 r  <hidden>
                         net (fo=1, routed)           0.000    -0.556    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.562     6.089    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.124ns  (logic 0.367ns (32.652%)  route 0.757ns (67.348%))
  Logic Levels:           0  
  Clock Path Skew:        7.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X15Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.183 f  <hidden>
                         net (fo=5, routed)           0.757    -0.426    <hidden>
    SLICE_X28Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.088    <hidden>
    SLICE_X28Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.124ns  (logic 0.367ns (32.652%)  route 0.757ns (67.348%))
  Logic Levels:           0  
  Clock Path Skew:        7.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X15Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.183 f  <hidden>
                         net (fo=5, routed)           0.757    -0.426    <hidden>
    SLICE_X28Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.088    <hidden>
    SLICE_X28Y36         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.134ns  (logic 0.567ns (49.982%)  route 0.567ns (50.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        7.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.443    -1.552    <hidden>
    SLICE_X40Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.185 r  <hidden>
                         net (fo=4, routed)           0.300    -0.885    <hidden>
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.100    -0.785 f  <hidden>
                         net (fo=2, routed)           0.268    -0.518    <hidden>
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.100    -0.418 r  <hidden>
                         net (fo=1, routed)           0.000    -0.418    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.088    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.170ns  (logic 0.367ns (31.372%)  route 0.803ns (68.628%))
  Logic Levels:           0  
  Clock Path Skew:        7.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.445    -1.550    <hidden>
    SLICE_X15Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.367    -1.183 f  <hidden>
                         net (fo=34, routed)          0.803    -0.380    <hidden>
    SLICE_X28Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.088    <hidden>
    SLICE_X28Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.367ns (30.681%)  route 0.829ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        7.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.088ns
    Source Clock Delay      (SCD):    -1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.441    -1.554    <hidden>
    SLICE_X39Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.187 f  <hidden>
                         net (fo=11, routed)          0.829    -0.358    <hidden>
    SLICE_X33Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.561     6.088    <hidden>
    SLICE_X33Y37         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.200ns  (logic 0.367ns (30.573%)  route 0.833ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        7.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.087ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.443    -1.552    <hidden>
    SLICE_X41Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.367    -1.185 f  <hidden>
                         net (fo=6, routed)           0.833    -0.352    <hidden>
    SLICE_X32Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.560     6.087    <hidden>
    SLICE_X32Y36         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
  To Clock:  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.896ns  (logic 2.018ns (20.392%)  route 7.878ns (79.608%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.641    29.818    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.430     5.431    <hidden>
    SLICE_X28Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.663ns  (logic 2.018ns (20.885%)  route 7.645ns (79.115%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.408    29.584    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X31Y24         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.606ns  (logic 2.018ns (21.007%)  route 7.588ns (78.993%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.352    29.528    <hidden>
    SLICE_X28Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.433     5.434    <hidden>
    SLICE_X28Y27         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 2.018ns (21.029%)  route 7.578ns (78.971%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.342    29.518    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 2.018ns (21.029%)  route 7.578ns (78.971%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.342    29.518    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 2.018ns (21.029%)  route 7.578ns (78.971%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.342    29.518    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 2.018ns (21.029%)  route 7.578ns (78.971%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.342    29.518    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 2.018ns (21.029%)  route 7.578ns (78.971%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.342    29.518    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 2.018ns (21.029%)  route 7.578ns (78.971%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.342    29.518    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C
                            (falling edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.596ns  (logic 2.018ns (21.029%)  route 7.578ns (78.971%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns
    Source Clock Delay      (SCD):    3.255ns = ( 19.922 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593    18.259    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.355 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566    19.922    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459    20.381 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg/Q
                         net (fo=19, routed)          1.397    21.778    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.shift_dtm_reg_0
    SLICE_X43Y44         LUT4 (Prop_lut4_I2_O)        0.124    21.902 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           0.970    22.872    <hidden>
    SLICE_X44Y44         LUT4 (Prop_lut4_I3_O)        0.152    23.024 f  <hidden>
                         net (fo=2, routed)           0.600    23.624    <hidden>
    SLICE_X45Y44         LUT5 (Prop_lut5_I4_O)        0.327    23.951 r  <hidden>
                         net (fo=2, routed)           1.025    24.976    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I2_O)        0.332    25.308 f  <hidden>
                         net (fo=8, routed)           0.842    26.150    <hidden>
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.152    26.302 f  <hidden>
                         net (fo=1, routed)           0.571    26.873    <hidden>
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.348    27.221 f  <hidden>
                         net (fo=4, routed)           0.832    28.053    <hidden>
    SLICE_X36Y38         LUT6 (Prop_lut6_I1_O)        0.124    28.177 r  <hidden>
                         net (fo=32, routed)          1.342    29.518    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.370     3.273 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.636     3.910    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.001 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.428     5.429    <hidden>
    SLICE_X33Y25         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.903%)  route 0.121ns (46.097%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.244    <hidden>
    SLICE_X33Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  <hidden>
                         net (fo=4, routed)           0.121     1.506    <hidden>
    SLICE_X31Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.907    <hidden>
    SLICE_X31Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.593%)  route 0.127ns (47.407%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    1.240ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.555     1.240    <hidden>
    SLICE_X32Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.381 r  <hidden>
                         net (fo=4, routed)           0.127     1.508    <hidden>
    SLICE_X30Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.822     2.902    <hidden>
    SLICE_X30Y30         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.336%)  route 0.123ns (46.665%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.244    <hidden>
    SLICE_X33Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.385 r  <hidden>
                         net (fo=4, routed)           0.123     1.509    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.826     2.906    <hidden>
    SLICE_X31Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.008%)  route 0.139ns (51.992%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.244    <hidden>
    SLICE_X33Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.128     1.372 r  <hidden>
                         net (fo=4, routed)           0.139     1.511    <hidden>
    SLICE_X30Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.827     2.907    <hidden>
    SLICE_X30Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.102%)  route 0.135ns (48.898%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.551     1.236    <hidden>
    SLICE_X32Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.377 r  <hidden>
                         net (fo=4, routed)           0.135     1.512    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.816     2.896    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.478%)  route 0.138ns (49.522%))
  Logic Levels:           0  
  Clock Path Skew:        1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.551     1.236    <hidden>
    SLICE_X32Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.377 r  <hidden>
                         net (fo=4, routed)           0.138     1.516    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.816     2.896    <hidden>
    SLICE_X32Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.189%)  route 0.095ns (33.811%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.244    <hidden>
    SLICE_X29Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.385 f  <hidden>
                         net (fo=9, routed)           0.095     1.480    <hidden>
    SLICE_X28Y35         LUT4 (Prop_lut4_I2_O)        0.045     1.525 r  <hidden>
                         net (fo=1, routed)           0.000     1.525    <hidden>
    SLICE_X28Y35         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.828     2.908    <hidden>
    SLICE_X28Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.895%)  route 0.173ns (55.105%))
  Logic Levels:           0  
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    1.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.561     1.246    <hidden>
    SLICE_X37Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.387 r  <hidden>
                         net (fo=8, routed)           0.173     1.560    <hidden>
    SLICE_X41Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.831     2.911    <hidden>
    SLICE_X41Y38         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.830%)  route 0.136ns (42.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.914ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.564     1.249    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     1.390 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[1]/Q
                         net (fo=3, routed)           0.136     1.526    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg_n_0_[1]
    SLICE_X44Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.571 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_i_1/O
                         net (fo=1, routed)           0.000     1.571    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_i_1_n_0
    SLICE_X44Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.834     2.914    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.747%)  route 0.202ns (61.253%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.030     0.660    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.686 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.559     1.244    <hidden>
    SLICE_X33Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.128     1.372 r  <hidden>
                         net (fo=7, routed)           0.202     1.575    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.833     1.564    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.182     1.746 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.305     2.052    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.081 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.826     2.906    <hidden>
    SLICE_X35Y35         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.981ns  (logic 0.629ns (12.629%)  route 4.352ns (87.371%))
  Logic Levels:           3  (LUT1=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.800     4.023    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X30Y51         LUT5 (Prop_lut5_I1_O)        0.150     4.173 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_2/O
                         net (fo=1, routed)           0.452     4.626    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg5_out
    SLICE_X30Y51         LUT3 (Prop_lut3_I1_O)        0.355     4.981 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     4.981    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 0.522ns (10.972%)  route 4.236ns (89.028%))
  Logic Levels:           4  (LUT1=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.744     2.966    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.090 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.727     3.818    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.942 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.666     4.608    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.150     4.758 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000     4.758    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.571ns  (logic 0.372ns (8.138%)  route 4.199ns (91.862%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.744     2.966    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.090 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2/O
                         net (fo=1, routed)           0.727     3.818    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_2_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.942 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.629     4.571    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X36Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.138ns  (logic 0.248ns (5.993%)  route 3.890ns (94.007%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.791     4.014    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/O
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.124     4.138 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000     4.138    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.853ns  (logic 0.248ns (6.436%)  route 3.605ns (93.564%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.506     3.729    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/O
    SLICE_X31Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.853 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     3.853    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X31Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.761ns  (logic 0.124ns (3.297%)  route 3.637ns (96.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.538     3.761    soc_stepper_i/mdm_1/U0/Dbg_TDI_0
    SLICE_X33Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[7]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.618ns  (logic 0.248ns (6.855%)  route 3.370ns (93.145%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.271     3.494    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124     3.618 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Test_Access_Port.ir[4]_i_2/O
                         net (fo=1, routed)           0.000     3.618    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]_0[0]
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.436     2.892    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir_reg[4]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/D
                            (rising edge-triggered cell SRL16E clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 0.124ns (3.730%)  route 3.200ns (96.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          2.102     3.324    soc_stepper_i/mdm_1/U0/Dbg_TDI_0
    SLICE_X30Y49         SRL16E                                       r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.446     2.913    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y49         SRL16E                                       r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[29]_srl3___Use_JTAG_BSCAN.bscanid_reg_r_15/CLK

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.131ns  (logic 0.248ns (7.922%)  route 2.883ns (92.078%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.099     1.099    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.124     1.223 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          1.784     3.007    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.lut1_o
    SLICE_X40Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.131 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     3.131    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]_0
    SLICE_X40Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dtmcs_reg[31]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.099ns  (logic 0.124ns (4.001%)  route 2.975ns (95.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=9, routed)           1.862     1.862    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     1.986 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.099    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.045ns (6.995%)  route 0.598ns (93.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.598     0.598    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y48         LUT4 (Prop_lut4_I2_O)        0.045     0.643 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.643    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X28Y48         FDCE                                         r  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X28Y48         FDCE                                         r  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.048ns (7.152%)  route 0.623ns (92.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.623     0.623    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I1_O)        0.048     0.671 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.671    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.045ns (6.032%)  route 0.701ns (93.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.441     0.441    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.486 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.260     0.746    <hidden>
    SLICE_X40Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.832     1.625    <hidden>
    SLICE_X40Y40         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.045ns (5.068%)  route 0.843ns (94.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           0.441     0.441    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X29Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.486 r  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=11, routed)          0.402     0.888    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/O
    SLICE_X45Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.834     1.627    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmi_reg[41]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.043ns (4.646%)  route 0.882ns (95.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=2, routed)           0.758     0.758    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X28Y48         LUT4 (Prop_lut4_I2_O)        0.043     0.801 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.124     0.925    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.045ns (4.773%)  route 0.898ns (95.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.623     0.623    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.668 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     0.943    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.045ns (4.773%)  route 0.898ns (95.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.623     0.623    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.668 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     0.943    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.045ns (4.773%)  route 0.898ns (95.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.623     0.623    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.668 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     0.943    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.045ns (4.773%)  route 0.898ns (95.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.623     0.623    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.668 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     0.943    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.045ns (4.773%)  route 0.898ns (95.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=5, routed)           0.623     0.623    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.668 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     0.943    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_stepper_clk_wiz_0
  To Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.552ns  (logic 0.456ns (29.384%)  route 1.096ns (70.616%))
  Logic Levels:           0  
  Clock Path Skew:        4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.550    -0.962    <hidden>
    SLICE_X49Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  <hidden>
                         net (fo=2, routed)           1.096     0.590    <hidden>
    SLICE_X47Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442     3.123    <hidden>
    SLICE_X47Y34         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.548ns  (logic 0.478ns (30.883%)  route 1.070ns (69.117%))
  Logic Levels:           0  
  Clock Path Skew:        4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.549    -0.963    <hidden>
    SLICE_X42Y27         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.478    -0.485 r  <hidden>
                         net (fo=1, routed)           1.070     0.585    <hidden>
    SLICE_X39Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.121    <hidden>
    SLICE_X39Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.521ns  (logic 0.478ns (31.426%)  route 1.043ns (68.574%))
  Logic Levels:           0  
  Clock Path Skew:        4.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.545    -0.967    <hidden>
    SLICE_X38Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.489 r  <hidden>
                         net (fo=1, routed)           1.043     0.554    <hidden>
    SLICE_X38Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.121    <hidden>
    SLICE_X38Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.496ns  (logic 0.478ns (31.953%)  route 1.018ns (68.047%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.546    -0.966    <hidden>
    SLICE_X42Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.478    -0.488 r  <hidden>
                         net (fo=1, routed)           1.018     0.530    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.121    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.449ns  (logic 0.478ns (32.982%)  route 0.971ns (67.018%))
  Logic Levels:           0  
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.552    -0.960    <hidden>
    SLICE_X38Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  <hidden>
                         net (fo=1, routed)           0.971     0.490    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.121    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.456ns (31.807%)  route 0.978ns (68.193%))
  Logic Levels:           0  
  Clock Path Skew:        4.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.563    -0.949    <hidden>
    SLICE_X36Y39         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.493 r  <hidden>
                         net (fo=4, routed)           0.978     0.485    <hidden>
    SLICE_X41Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.445     3.126    <hidden>
    SLICE_X41Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.440ns  (logic 0.518ns (35.981%)  route 0.922ns (64.019%))
  Logic Levels:           0  
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.555    -0.957    <hidden>
    SLICE_X42Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  <hidden>
                         net (fo=1, routed)           0.922     0.483    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.442     3.123    <hidden>
    SLICE_X41Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.518ns (36.778%)  route 0.890ns (63.222%))
  Logic Levels:           0  
  Clock Path Skew:        4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.545    -0.967    <hidden>
    SLICE_X38Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  <hidden>
                         net (fo=1, routed)           0.890     0.442    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.428     3.109    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.398ns  (logic 0.518ns (37.064%)  route 0.880ns (62.936%))
  Logic Levels:           0  
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.554    -0.958    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  <hidden>
                         net (fo=1, routed)           0.880     0.440    <hidden>
    SLICE_X42Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.443     3.124    <hidden>
    SLICE_X42Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.374ns  (logic 0.518ns (37.698%)  route 0.856ns (62.302%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.546    -0.966    <hidden>
    SLICE_X42Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  <hidden>
                         net (fo=1, routed)           0.856     0.409    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.440     3.121    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.385ns (45.233%)  route 0.466ns (54.767%))
  Logic Levels:           0  
  Clock Path Skew:        5.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.385    -1.180 r  <hidden>
                         net (fo=1, routed)           0.466    -0.714    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.558     3.483    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.863ns  (logic 0.418ns (48.457%)  route 0.445ns (51.543%))
  Logic Levels:           0  
  Clock Path Skew:        5.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.436    -1.559    <hidden>
    SLICE_X42Y29         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.418    -1.141 r  <hidden>
                         net (fo=1, routed)           0.445    -0.696    <hidden>
    SLICE_X39Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.560     3.485    <hidden>
    SLICE_X39Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.385ns (44.150%)  route 0.487ns (55.850%))
  Logic Levels:           0  
  Clock Path Skew:        5.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    -1.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.428    -1.567    <hidden>
    SLICE_X38Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.385    -1.182 r  <hidden>
                         net (fo=1, routed)           0.487    -0.695    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.545     3.470    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.418ns (47.952%)  route 0.454ns (52.048%))
  Logic Levels:           0  
  Clock Path Skew:        5.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.439    -1.556    <hidden>
    SLICE_X42Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.418    -1.138 r  <hidden>
                         net (fo=1, routed)           0.454    -0.684    <hidden>
    SLICE_X42Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.562     3.487    <hidden>
    SLICE_X42Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.418ns (47.068%)  route 0.470ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        5.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X38Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.418    -1.147 r  <hidden>
                         net (fo=1, routed)           0.470    -0.677    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.558     3.483    <hidden>
    SLICE_X41Y33         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.385ns (40.727%)  route 0.560ns (59.273%))
  Logic Levels:           0  
  Clock Path Skew:        5.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    -1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.430    -1.565    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.385    -1.180 r  <hidden>
                         net (fo=1, routed)           0.560    -0.620    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.545     3.470    <hidden>
    SLICE_X37Y25         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.946ns  (logic 0.418ns (44.174%)  route 0.528ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        5.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.438    -1.557    <hidden>
    SLICE_X38Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.418    -1.139 r  <hidden>
                         net (fo=1, routed)           0.528    -0.611    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.560     3.485    <hidden>
    SLICE_X38Y36         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.954ns  (logic 0.385ns (40.363%)  route 0.569ns (59.637%))
  Logic Levels:           0  
  Clock Path Skew:        5.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.435    -1.560    <hidden>
    SLICE_X38Y31         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.385    -1.175 r  <hidden>
                         net (fo=1, routed)           0.569    -0.606    <hidden>
    SLICE_X39Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.560     3.485    <hidden>
    SLICE_X39Y35         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.961ns  (logic 0.385ns (40.056%)  route 0.576ns (59.944%))
  Logic Levels:           0  
  Clock Path Skew:        5.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.438    -1.557    <hidden>
    SLICE_X38Y33         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.385    -1.172 r  <hidden>
                         net (fo=1, routed)           0.576    -0.596    <hidden>
    SLICE_X42Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.562     3.487    <hidden>
    SLICE_X42Y37         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.385ns (39.771%)  route 0.583ns (60.229%))
  Logic Levels:           0  
  Clock Path Skew:        5.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.437    -1.558    <hidden>
    SLICE_X38Y32         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.385    -1.173 r  <hidden>
                         net (fo=1, routed)           0.583    -0.590    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.140     1.829    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.925 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.564     3.489    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
  To Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.889ns  (logic 1.722ns (21.827%)  route 6.167ns (78.173%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=6, routed)           0.661     7.210    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[2]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.334 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=6, routed)           0.830     8.164    <hidden>
    SLICE_X45Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.288 r  <hidden>
                         net (fo=2, routed)           0.669     8.958    <hidden>
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.082 r  <hidden>
                         net (fo=1, routed)           0.874     9.956    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  <hidden>
                         net (fo=1, routed)           0.593    10.673    <hidden>
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.797 r  <hidden>
                         net (fo=1, routed)           0.428    11.225    <hidden>
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.349 r  <hidden>
                         net (fo=3, routed)           0.831    12.180    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.304 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.151    12.455    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.579 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.463    13.042    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.666    13.832    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X40Y47         LUT4 (Prop_lut4_I0_O)        0.150    13.982 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1/O
                         net (fo=1, routed)           0.000    13.982    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.703ns  (logic 1.572ns (20.408%)  route 6.131ns (79.592%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -3.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=6, routed)           0.661     7.210    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[2]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.334 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=6, routed)           0.830     8.164    <hidden>
    SLICE_X45Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.288 r  <hidden>
                         net (fo=2, routed)           0.669     8.958    <hidden>
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.082 r  <hidden>
                         net (fo=1, routed)           0.874     9.956    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  <hidden>
                         net (fo=1, routed)           0.593    10.673    <hidden>
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.797 r  <hidden>
                         net (fo=1, routed)           0.428    11.225    <hidden>
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.349 r  <hidden>
                         net (fo=3, routed)           0.831    12.180    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.304 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8/O
                         net (fo=1, routed)           0.151    12.455    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_8_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124    12.579 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4/O
                         net (fo=1, routed)           0.463    13.042    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_4_n_0
    SLICE_X38Y47         LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_i_1/O
                         net (fo=2, routed)           0.629    13.796    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_dtm__0
    SLICE_X36Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.446     2.903    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X36Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/TDO_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.200ns (20.207%)  route 4.738ns (79.793%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X43Y44         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.456     6.549 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/Q
                         net (fo=6, routed)           0.661     7.210    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[2]
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124     7.334 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=6, routed)           0.830     8.164    <hidden>
    SLICE_X45Y44         LUT4 (Prop_lut4_I1_O)        0.124     8.288 r  <hidden>
                         net (fo=2, routed)           0.669     8.958    <hidden>
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.082 r  <hidden>
                         net (fo=1, routed)           0.874     9.956    <hidden>
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  <hidden>
                         net (fo=1, routed)           0.593    10.673    <hidden>
    SLICE_X42Y41         LUT6 (Prop_lut6_I5_O)        0.124    10.797 r  <hidden>
                         net (fo=1, routed)           0.428    11.225    <hidden>
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.124    11.349 r  <hidden>
                         net (fo=3, routed)           0.683    12.032    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_TDO_0
    SLICE_X43Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.447     3.128    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X43Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/haltsum0_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.133ns  (logic 1.064ns (33.956%)  route 2.069ns (66.044%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.567     6.094    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X44Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     6.550 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg_reg/Q
                         net (fo=3, routed)           0.970     7.520    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/idle_reg
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.153     7.673 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3/O
                         net (fo=1, routed)           0.426     8.098    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_3_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I5_O)        0.331     8.429 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2/O
                         net (fo=2, routed)           0.674     9.103    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[1]_i_2_n_0
    SLICE_X40Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.227 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1/O
                         net (fo=1, routed)           0.000     9.227    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.158ns  (logic 0.897ns (41.568%)  route 1.261ns (58.432%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X38Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.478     6.571 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.818     7.389    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X40Y48         LUT4 (Prop_lut4_I2_O)        0.295     7.684 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.443     8.127    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124     8.251 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.251    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 0.897ns (41.781%)  route 1.250ns (58.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X38Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.478     6.571 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.818     7.389    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X40Y48         LUT4 (Prop_lut4_I2_O)        0.295     7.684 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[1]_i_2/O
                         net (fo=2, routed)           0.432     8.116    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.240 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.240    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count[0]_i_1_n_0
    SLICE_X42Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X42Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_shift_count_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.526ns  (logic 0.773ns (50.652%)  route 0.753ns (49.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X38Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.478     6.571 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.753     7.324    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.295     7.619 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1/O
                         net (fo=1, routed)           0.000     7.619    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[1]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.320ns  (logic 0.642ns (48.647%)  route 0.678ns (51.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.566     6.093    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X38Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     6.611 f  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg/Q
                         net (fo=4, routed)           0.678     7.289    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmihardreset_reg_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.413 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     7.413    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.718ns (54.742%)  route 0.594ns (45.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.567     6.094    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.419     6.513 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.594     7.107    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.299     7.406 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     7.406    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.242ns  (logic 0.580ns (46.685%)  route 0.662ns (53.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    6.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.593     1.593    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          1.566     3.255    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.459     3.714 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.716     4.431    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.527 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          1.567     6.094    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     6.550 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.662     7.212    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.124     7.336 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1/O
                         net (fo=1, routed)           0.000     7.336    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.366     1.366    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.457 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.133     1.590    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.681 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         1.448     3.129    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.060%)  route 0.184ns (52.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     2.360 r  <hidden>
                         net (fo=2, routed)           0.184     2.545    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.831     1.624    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.202%)  route 0.225ns (57.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.197    <hidden>
    SLICE_X38Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164     2.361 r  <hidden>
                         net (fo=8, routed)           0.225     2.586    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.831     1.624    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.742%)  route 0.253ns (64.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X35Y38         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDPE (Prop_fdpe_C_Q)         0.141     2.337 r  <hidden>
                         net (fo=2, routed)           0.253     2.591    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.832     1.625    <hidden>
    SLICE_X41Y41         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.220%)  route 0.259ns (64.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.197    <hidden>
    SLICE_X36Y38         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     2.338 r  <hidden>
                         net (fo=8, routed)           0.259     2.598    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.831     1.624    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.600%)  route 0.213ns (53.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.341 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_hartreset_reg/Q
                         net (fo=3, routed)           0.213     2.555    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Rst_0
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.600 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1/O
                         net (fo=1, routed)           0.000     2.600    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[31]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.834     1.627    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[31]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.087%)  route 0.273ns (65.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.561     2.197    <hidden>
    SLICE_X39Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     2.338 r  <hidden>
                         net (fo=7, routed)           0.273     2.611    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.831     1.624    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.036%)  route 0.236ns (55.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.341 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_dmactive_reg/Q
                         net (fo=4, routed)           0.236     2.578    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.045     2.623 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1/O
                         net (fo=1, routed)           0.000     2.623    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[2]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.834     1.627    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[2]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.233%)  route 0.265ns (61.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.624ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.560     2.196    <hidden>
    SLICE_X38Y37         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     2.360 r  <hidden>
                         net (fo=7, routed)           0.265     2.625    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.831     1.624    <hidden>
    SLICE_X40Y39         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.227ns (51.636%)  route 0.213ns (48.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X45Y45         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.128     2.328 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_ndmreset_reg/Q
                         net (fo=3, routed)           0.213     2.541    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst
    SLICE_X45Y46         LUT3 (Prop_lut3_I0_O)        0.099     2.640 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1/O
                         net (fo=1, routed)           0.000     2.640    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read[3]_i_1_n_0
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.834     1.627    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X45Y46         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_reg[3]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.246ns (54.853%)  route 0.202ns (45.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.604     0.604    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.630 f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.564     1.193    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_JTAG_BSCAN.tck_int
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.146     1.339 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.update_unbuf_reg/Q
                         net (fo=1, routed)           0.271     1.611    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Test_Access_Port.update_unbuf
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.637 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O
                         net (fo=99, routed)          0.564     2.200    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native_0
    SLICE_X38Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     2.348 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg/Q
                         net (fo=4, routed)           0.202     2.551    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmireset_reg_n_0
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.098     2.649 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.649    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current[0]_i_1_n_0
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.703     0.703    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/tck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.732 r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Using_FPGA.Native/O
                         net (fo=31, routed)          0.033     0.765    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Use_JTAG_BSCAN.tck_int
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.794 r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=198, routed)         0.834     1.627    soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X40Y47         FDRE                                         r  soc_stepper_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat_current_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.529ns  (logic 0.248ns (9.807%)  route 2.281ns (90.193%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.284 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.788    19.071    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X30Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.195 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok_i_1/O
                         net (fo=1, routed)           0.000    19.195    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_4
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.499ns  (logic 0.153ns (6.122%)  route 2.346ns (93.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.153    18.313 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.853    19.166    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.499ns  (logic 0.153ns (6.122%)  route 2.346ns (93.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.153    18.313 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.853    19.166    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[2]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.499ns  (logic 0.153ns (6.122%)  route 2.346ns (93.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.153    18.313 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.853    19.166    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[3]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.499ns  (logic 0.153ns (6.122%)  route 2.346ns (93.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.153    18.313 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.853    19.166    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[4]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.124ns (5.092%)  route 2.311ns (94.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.284 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.818    19.102    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y52         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.124ns (5.092%)  route 2.311ns (94.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.284 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.818    19.102    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y52         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.124ns (5.092%)  route 2.311ns (94.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.284 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.818    19.102    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y52         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.124ns (5.092%)  route 2.311ns (94.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.284 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.818    19.102    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y52         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[3]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.435ns  (logic 0.124ns (5.092%)  route 2.311ns (94.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           1.493    18.160    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.284 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.818    19.102    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y52         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y52         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.593ns  (logic 0.045ns (7.591%)  route 0.548ns (92.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.548     0.548    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I0_O)        0.045     0.593 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_sel_i_1/O
                         net (fo=1, routed)           0.000     0.593    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_14
    SLICE_X28Y48         FDCE                                         f  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X28Y48         FDCE                                         r  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
                            (rising edge-triggered cell FDCE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.045ns (6.821%)  route 0.615ns (93.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.615     0.615    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.660 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Internal_BSCANID.bscanid_done_i_1/O
                         net (fo=1, routed)           0.000     0.660    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_15
    SLICE_X28Y48         FDCE                                         r  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X28Y48         FDCE                                         r  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.045ns (5.741%)  route 0.739ns (94.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.615     0.615    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.660 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.124     0.784    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.045ns (5.384%)  route 0.791ns (94.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.545     0.545    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.590 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.246     0.836    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[5]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.045ns (5.384%)  route 0.791ns (94.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.545     0.545    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.590 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.246     0.836    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[6]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.045ns (5.384%)  route 0.791ns (94.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.545     0.545    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.590 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.246     0.836    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_ok
    SLICE_X32Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bit_cnt_reg[7]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.090ns (10.755%)  route 0.747ns (89.245%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.545     0.545    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.590 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.202     0.792    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok
    SLICE_X31Y51         LUT5 (Prop_lut5_I4_O)        0.045     0.837 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_reg_i_1/O
                         net (fo=1, routed)           0.000     0.837    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_13
    SLICE_X31Y51         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tms_reg_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.090ns (10.716%)  route 0.750ns (89.284%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.545     0.545    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.045     0.590 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bit_cnt[7]_i_1/O
                         net (fo=11, routed)          0.205     0.795    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/SR[0]
    SLICE_X30Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.840 f  soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I/Use_JTAG_BSCAN.mode_reg_i_1/O
                         net (fo=1, routed)           0.000     0.840    soc_stepper_i/mdm_1/U0/Use_E2.LUT1_I_n_0
    SLICE_X30Y51         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X30Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.mode_reg_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.045ns (5.236%)  route 0.815ns (94.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.545     0.545    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.590 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.269     0.860    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X33Y51         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.045ns (5.236%)  route 0.815ns (94.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.565ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=5, routed)           0.545     0.545    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9
    SLICE_X28Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.590 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt[7]_i_1/O
                         net (fo=8, routed)           0.269     0.860    soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt
    SLICE_X33Y51         FDRE                                         f  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y51         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_soc_stepper_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.272ns  (logic 3.974ns (42.858%)  route 5.298ns (57.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        1.548    -0.964    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X28Y23         FDSE                                         r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.456    -0.508 r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.298     4.791    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.308 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     8.308    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_soc_stepper_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.401ns  (logic 1.360ns (39.982%)  route 2.041ns (60.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    soc_stepper_i/clk_wiz/inst/clk_out1_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  soc_stepper_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=1817, routed)        0.551    -0.630    soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X28Y23         FDSE                                         r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDSE (Prop_fdse_C_Q)         0.141    -0.489 r  soc_stepper_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.041     1.552    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     2.771 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.771    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_soc_stepper_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_soc_stepper_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_soc_stepper_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    soc_stepper_i/clk_wiz/inst/clkfbout_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.311 f  soc_stepper_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    soc_stepper_i/clk_wiz/inst/clkfbout_buf_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_soc_stepper_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_soc_stepper_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    soc_stepper_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  soc_stepper_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    soc_stepper_i/clk_wiz/inst/clk_in1_soc_stepper_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    soc_stepper_i/clk_wiz/inst/clkfbout_soc_stepper_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  soc_stepper_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    soc_stepper_i/clk_wiz/inst/clkfbout_buf_soc_stepper_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  soc_stepper_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 0.124ns (3.922%)  route 3.037ns (96.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.161    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 0.124ns (3.922%)  route 3.037ns (96.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.161    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 0.124ns (3.922%)  route 3.037ns (96.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.161    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[23]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 0.124ns (3.922%)  route 3.037ns (96.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.161    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[24]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 0.124ns (3.922%)  route 3.037ns (96.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.161    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[25]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 0.124ns (3.922%)  route 3.037ns (96.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.161    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[26]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.161ns  (logic 0.124ns (3.922%)  route 3.037ns (96.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.113     3.161    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X32Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 0.124ns (3.928%)  route 3.033ns (96.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.109     3.157    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X33Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 0.124ns (3.928%)  route 3.033ns (96.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.109     3.157    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X33Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_14/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 0.124ns (3.928%)  route 3.033ns (96.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           1.924     1.924    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.124     2.048 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          1.109     3.157    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X33Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           1.375     1.375    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     1.466 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          1.436     2.902    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X33Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg_r_15/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.000ns (0.000%)  route 0.678ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.678     0.678    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X28Y48         FDCE                                         f  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X28Y48         FDCE                                         r  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_done_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
                            (removal check against rising-edge clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.000ns (0.000%)  route 0.678ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.678     0.678    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_0
    SLICE_X28Y48         FDCE                                         f  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X28Y48         FDCE                                         r  soc_stepper_i/mdm_1/U0/Internal_BSCANID.bscanid_sel_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.046ns (5.797%)  route 0.747ns (94.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.747     0.747    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.046     0.793 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_i_1/O
                         net (fo=1, routed)           0.000     0.793    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_12
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.id_flag_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.049ns (6.130%)  route 0.750ns (93.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.626     0.626    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X28Y48         LUT4 (Prop_lut4_I3_O)        0.049     0.675 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_i_1/O
                         net (fo=1, routed)           0.124     0.799    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_7
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.834     1.568    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X29Y48         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.tap_cnt_ok_reg/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.045ns (4.216%)  route 1.022ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.747     0.747    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     1.067    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[0]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.045ns (4.216%)  route 1.022ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.747     0.747    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     1.067    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.045ns (4.216%)  route 1.022ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.747     0.747    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     1.067    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[11]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.045ns (4.216%)  route 1.022ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.747     0.747    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     1.067    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDRE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[1]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.045ns (4.216%)  route 1.022ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.747     0.747    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     1.067    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                            (internal pin)
  Destination:            soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.045ns (4.216%)  route 1.022ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/RESET
                         net (fo=5, routed)           0.747     0.747    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.792 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.bscanid[26]_i_1/O
                         net (fo=21, routed)          0.275     1.067    soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I_n_11
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  soc_stepper_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK
                         net (fo=2, routed)           0.705     0.705    soc_stepper_i/mdm_1/U0/tck
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.734 r  soc_stepper_i/mdm_1/U0/tck_BUFG_inst/O
                         net (fo=51, routed)          0.830     1.565    soc_stepper_i/mdm_1/U0/tck_BUFG
    SLICE_X31Y50         FDSE                                         r  soc_stepper_i/mdm_1/U0/Use_JTAG_BSCAN.bscanid_reg[9]/C





