
---------- Begin Simulation Statistics ----------
final_tick                               144866345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686868                       # Number of bytes of host memory used
host_op_rate                                   152651                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   655.11                       # Real time elapsed on the host
host_tick_rate                              221132233                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.144866                       # Number of seconds simulated
sim_ticks                                144866345000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.494609                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596899                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599931                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600007                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                168                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             408                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              240                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602196                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     608                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.448663                       # CPI: cycles per instruction
system.cpu.discardedOps                          2661                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412207                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901154                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094566                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31892303                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.690291                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        144866345                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       112974042                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        92061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        185211                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        93147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           58                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       186414                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             59                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                144                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        91980                       # Transaction distribution
system.membus.trans_dist::CleanEvict               81                       # Transaction distribution
system.membus.trans_dist::ReadExReq             93000                       # Transaction distribution
system.membus.trans_dist::ReadExResp            93000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           144                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       278349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 278349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189566976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189566976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93150                       # Request fanout histogram
system.membus.respLayer1.occupancy         6099487500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6071934000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       184926                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             196                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            93001                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           93001                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           202                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           65                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       279134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                279682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       354304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190476288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190830592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92120                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94187520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           185388                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000529                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185291     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     96      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             185388                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3165294000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3071178999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6666000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   85                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::total                      123                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  85                       # number of overall hits
system.l2.overall_hits::.cpu.data                  38                       # number of overall hits
system.l2.overall_hits::total                     123                       # number of overall hits
system.l2.demand_misses::.cpu.inst                117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              93028                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93145                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               117                       # number of overall misses
system.l2.overall_misses::.cpu.data             93028                       # number of overall misses
system.l2.overall_misses::total                 93145                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21882675000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21904307000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21632000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21882675000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21904307000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            93066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                93268                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           93066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               93268                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.579208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998681                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.579208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998681                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 184888.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 235226.759685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 235163.529980                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 184888.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 235226.759685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 235163.529980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               91980                       # number of writebacks
system.l2.writebacks::total                     91980                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         93027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             93144                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        93027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            93144                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19292000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20021994000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20041286000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19292000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20021994000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20041286000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.579208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998670                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.579208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998670                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 164888.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 215227.772582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215164.540926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 164888.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 215227.772582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215164.540926                       # average overall mshr miss latency
system.l2.replacements                          92120                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        92946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92946                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        92946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          126                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              126                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          126                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          126                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           93000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               93000                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  21877031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21877031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         93001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             93001                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 235236.892473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 235236.892473                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        93000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          93000                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20017031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20017031000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 215236.892473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 215236.892473                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 85                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.579208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.579208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 184888.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 184888.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          117                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19292000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19292000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.579208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.579208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 164888.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 164888.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5644000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5644000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            65                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.430769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.430769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 201571.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 201571.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           27                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4963000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4963000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.415385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.415385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 183814.814815                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 183814.814815                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1019.494349                       # Cycle average of tags in use
system.l2.tags.total_refs                      186376                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     93144                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000945                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         1.148487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1018.345863                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1584160                       # Number of tag accesses
system.l2.tags.data_accesses                  1584160                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         119808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95259648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95379456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       119808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94187520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94187520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           93027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        91980                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              91980                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            827024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         657569210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             658396234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       827024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           827024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      650168402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            650168402                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      650168402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           827024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        657569210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1308564636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1471680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000293066750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        45989                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        45989                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1711466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1425660                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       93144                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      91980                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1490304                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1471680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      16.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 147156912500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7451520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            175100112500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     98742.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               117492.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         6                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1387863                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1368171                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1490304                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1471680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   93129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   93129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   93129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   93130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   93130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  93130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  93130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  93133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  93133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  93133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  93133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     11                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  45990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  45989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    920.580384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   810.144199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.685466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11500      5.58%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2013      0.98%      6.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6988      3.39%      9.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      0.00%      9.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          589      0.29%     10.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6989      3.39%     13.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13512      6.56%     20.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       164326     79.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        45989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.405314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.007180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.877038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        45988    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         45989                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        45989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.000022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.004663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32            45988    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         45989                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95379456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94185536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95379456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94187520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       658.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       650.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    658.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  144865087000                       # Total gap between requests
system.mem_ctrls.avgGap                     782530.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       119808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95259648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94185536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 827024.385822669836                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 657569209.742953062057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 650154706.395056724548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1471680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    141656000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 174958456500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3478394106000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     75670.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    117545.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2363553.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            735041580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            390683865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5320613760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839837220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11435377200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20183481120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38632060800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        80537095545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.940688                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  99472376000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4837300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40556669000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            735220080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            390778740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5320156800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3842170560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11435377200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20183995260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38631627840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        80539326480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.956088                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99471492750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4837300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40557552250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1792610                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1792610                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1792610                       # number of overall hits
system.cpu.icache.overall_hits::total         1792610                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          202                       # number of overall misses
system.cpu.icache.overall_misses::total           202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25909000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25909000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25909000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25909000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1792812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1792812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1792812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1792812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 128262.376238                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 128262.376238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 128262.376238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 128262.376238                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          144                       # number of writebacks
system.cpu.icache.writebacks::total               144                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          202                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          202                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          202                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          202                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25505000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25505000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25505000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25505000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 126262.376238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 126262.376238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 126262.376238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 126262.376238                       # average overall mshr miss latency
system.cpu.icache.replacements                    144                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1792610                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1792610                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25909000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25909000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1792812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1792812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 128262.376238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 128262.376238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          202                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25505000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25505000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 126262.376238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 126262.376238                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            57.994774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1792812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               202                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8875.306931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    57.994774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.906168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.906168                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3585826                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3585826                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48620498                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48620498                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48620546                       # number of overall hits
system.cpu.dcache.overall_hits::total        48620546                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       186060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         186060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       186064                       # number of overall misses
system.cpu.dcache.overall_misses::total        186064                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46494102000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46494102000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46494102000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46494102000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806610                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806610                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003812                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003812                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003812                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003812                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 249887.681393                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 249887.681393                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 249882.309313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 249882.309313                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        92946                       # number of writebacks
system.cpu.dcache.writebacks::total             92946                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        92996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        92996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        92996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        92996                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        93064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        93064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        93066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        93066                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22162800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22162800000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22163164000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22163164000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 238145.792143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 238145.792143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 238144.585563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 238144.585563                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93002                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710918                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7503000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7503000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710984                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 113681.818182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 113681.818182                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           63                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6708000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6708000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 106476.190476                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 106476.190476                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12909580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12909580                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       185994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       185994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  46486599000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46486599000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014203                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 249936.014065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 249936.014065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        92993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        92993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        93001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        93001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22156092000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22156092000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 238234.986721                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 238234.986721                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       364000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       364000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       182000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       182000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.980006                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48713640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             93066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            523.431113                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.980006                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999688                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97706342                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97706342                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 144866345000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
