INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU_64_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/instruction_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/registerFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Musab/OneDrive - Habib University/4th Semester/CA/Labs/Lab 11/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/risc_V_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_V_TB
