Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Aug  4 03:18:23 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file Wrapper_timing.rpt
| Design       : Wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.362        0.000                      0                 4894        0.020        0.000                      0                 4894        2.750        0.000                       0                  1839  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.362        0.000                      0                 4894        0.020        0.000                      0                 4894        2.750        0.000                       0                  1839  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.428ns (20.614%)  route 5.499ns (79.386%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.456     5.797 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=65, routed)          0.813     6.610    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.734 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_25/O
                         net (fo=14, routed)          0.492     7.226    VexRiscv/dataCache_1_/_zz_201_
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.350 f  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=18, routed)          0.784     8.134    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X23Y5          LUT3 (Prop_lut3_I2_O)        0.150     8.284 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_53/O
                         net (fo=11, routed)          1.026     9.309    VexRiscv/dataCache_1_/ways_0_datas_reg_i_53_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     9.635 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_42/O
                         net (fo=1, routed)           0.700    10.336    VexRiscv/dataCache_1_/ways_0_datas_reg_i_42_n_0
    SLICE_X21Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_21/O
                         net (fo=1, routed)           0.546    11.005    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_4
    SLICE_X21Y7          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_5/O
                         net (fo=3, routed)           1.139    12.268    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[5]
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.549    12.941    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.291    13.232    
                         clock uncertainty           -0.035    13.196    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.630    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.268    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.428ns (20.922%)  route 5.397ns (79.078%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.456     5.797 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=65, routed)          0.813     6.610    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.734 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_25/O
                         net (fo=14, routed)          0.492     7.226    VexRiscv/dataCache_1_/_zz_201_
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.350 f  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=18, routed)          0.784     8.134    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X23Y5          LUT3 (Prop_lut3_I2_O)        0.150     8.284 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_53/O
                         net (fo=11, routed)          0.694     8.978    VexRiscv/dataCache_1_/ways_0_datas_reg_i_53_n_0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_44/O
                         net (fo=1, routed)           0.844    10.149    VexRiscv/dataCache_1_/ways_0_datas_reg_i_44_n_0
    SLICE_X21Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.273 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_23/O
                         net (fo=1, routed)           0.427    10.700    VexRiscv/dataCache_1_/ways_0_datas_reg_i_23_n_0
    SLICE_X20Y7          LUT5 (Prop_lut5_I2_O)        0.124    10.824 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_7/O
                         net (fo=3, routed)           1.342    12.166    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_7[0]
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.549    12.941    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.291    13.232    
                         clock uncertainty           -0.035    13.196    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.630    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 1.428ns (21.162%)  route 5.320ns (78.838%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.456     5.797 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=65, routed)          0.813     6.610    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.734 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_25/O
                         net (fo=14, routed)          0.492     7.226    VexRiscv/dataCache_1_/_zz_201_
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.350 f  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=18, routed)          0.784     8.134    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X23Y5          LUT3 (Prop_lut3_I2_O)        0.150     8.284 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_53/O
                         net (fo=11, routed)          0.744     9.027    VexRiscv/dataCache_1_/ways_0_datas_reg_i_53_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     9.353 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_45/O
                         net (fo=1, routed)           0.595     9.948    VexRiscv/dataCache_1_/ways_0_datas_reg_i_45_n_0
    SLICE_X22Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.072 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_24/O
                         net (fo=1, routed)           0.557    10.629    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_6
    SLICE_X22Y7          LUT5 (Prop_lut5_I2_O)        0.124    10.753 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_8/O
                         net (fo=3, routed)           1.336    12.089    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[3]
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.549    12.941    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.291    13.232    
                         clock uncertainty           -0.035    13.196    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.630    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.428ns (20.926%)  route 5.396ns (79.074%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y5          FDRE (Prop_fdre_C_Q)         0.456     5.797 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=65, routed)          0.813     6.610    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg
    SLICE_X20Y6          LUT2 (Prop_lut2_I0_O)        0.124     6.734 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_25/O
                         net (fo=14, routed)          0.492     7.226    VexRiscv/dataCache_1_/_zz_201_
    SLICE_X22Y5          LUT6 (Prop_lut6_I1_O)        0.124     7.350 f  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=18, routed)          0.784     8.134    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X23Y5          LUT3 (Prop_lut3_I2_O)        0.150     8.284 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_53/O
                         net (fo=11, routed)          1.026     9.309    VexRiscv/dataCache_1_/ways_0_datas_reg_i_53_n_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     9.635 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_42/O
                         net (fo=1, routed)           0.700    10.336    VexRiscv/dataCache_1_/ways_0_datas_reg_i_42_n_0
    SLICE_X21Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.460 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_21/O
                         net (fo=1, routed)           0.546    11.005    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_4
    SLICE_X21Y7          LUT5 (Prop_lut5_I2_O)        0.124    11.129 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_5/O
                         net (fo=3, routed)           1.035    12.165    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[5]
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.540    12.932    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.391    13.323    
                         clock uncertainty           -0.035    13.288    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.722    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            timer_update_value_re_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 1.856ns (26.063%)  route 5.265ns (73.937%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 12.899 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.675     5.344    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X17Y10         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.456     5.800 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/Q
                         net (fo=2, routed)           0.859     6.659    VexRiscv/IBusCachedPlugin_cache/lineLoader_address[21]
    SLICE_X16Y10         LUT5 (Prop_lut5_I1_O)        0.124     6.783 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7/O
                         net (fo=1, routed)           0.491     7.274    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_7_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.398 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4/O
                         net (fo=4, routed)           0.807     8.205    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_4_n_0
    SLICE_X14Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.355 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2/O
                         net (fo=7, routed)           0.704     9.059    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_2_0[3]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.320     9.379 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_9/O
                         net (fo=27, routed)          0.831    10.210    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_9_n_0
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.321    10.531 f  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2/O
                         net (fo=19, routed)          1.049    11.580    VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_2_n_0
    SLICE_X10Y12         LUT4 (Prop_lut4_I2_O)        0.361    11.941 r  VexRiscv/IBusCachedPlugin_cache/timer_update_value_re_i_1/O
                         net (fo=1, routed)           0.524    12.465    csr_bankarray_csrbank2_update_value0_re
    SLICE_X10Y12         FDRE                                         r  timer_update_value_re_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.506    12.898    clk125_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  timer_update_value_re_reg/C
                         clock pessimism              0.391    13.290    
                         clock uncertainty           -0.035    13.254    
    SLICE_X10Y12         FDRE (Setup_fdre_C_D)       -0.223    13.031    timer_update_value_re_reg
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 1.430ns (20.697%)  route 5.479ns (79.303%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X23Y6          FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     5.797 r  VexRiscv/dataCache_1_/stageB_request_wr_reg/Q
                         net (fo=24, routed)          1.183     6.980    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_wr
    SLICE_X21Y6          LUT5 (Prop_lut5_I4_O)        0.152     7.132 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.593     7.725    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I5_O)        0.326     8.051 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.812     8.863    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X26Y7          LUT4 (Prop_lut4_I0_O)        0.124     8.987 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.540     9.527    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X28Y6          LUT5 (Prop_lut5_I0_O)        0.124     9.651 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.523    10.174    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X29Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.298 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.921    11.219    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X19Y5          LUT5 (Prop_lut5_I1_O)        0.124    11.343 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.907    12.250    VexRiscv/IBusCachedPlugin_cache_n_293
    SLICE_X19Y14         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.498    12.890    VexRiscv/clk125_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]/C
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X19Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.941    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[16]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 1.430ns (20.697%)  route 5.479ns (79.303%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X23Y6          FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     5.797 r  VexRiscv/dataCache_1_/stageB_request_wr_reg/Q
                         net (fo=24, routed)          1.183     6.980    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_wr
    SLICE_X21Y6          LUT5 (Prop_lut5_I4_O)        0.152     7.132 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.593     7.725    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I5_O)        0.326     8.051 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.812     8.863    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X26Y7          LUT4 (Prop_lut4_I0_O)        0.124     8.987 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.540     9.527    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X28Y6          LUT5 (Prop_lut5_I0_O)        0.124     9.651 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.523    10.174    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X29Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.298 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.921    11.219    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X19Y5          LUT5 (Prop_lut5_I1_O)        0.124    11.343 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.907    12.250    VexRiscv/IBusCachedPlugin_cache_n_293
    SLICE_X19Y14         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.498    12.890    VexRiscv/clk125_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]/C
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X19Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.941    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 1.430ns (20.697%)  route 5.479ns (79.303%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X23Y6          FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     5.797 r  VexRiscv/dataCache_1_/stageB_request_wr_reg/Q
                         net (fo=24, routed)          1.183     6.980    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_wr
    SLICE_X21Y6          LUT5 (Prop_lut5_I4_O)        0.152     7.132 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.593     7.725    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I5_O)        0.326     8.051 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.812     8.863    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X26Y7          LUT4 (Prop_lut4_I0_O)        0.124     8.987 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.540     9.527    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X28Y6          LUT5 (Prop_lut5_I0_O)        0.124     9.651 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.523    10.174    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X29Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.298 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.921    11.219    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X19Y5          LUT5 (Prop_lut5_I1_O)        0.124    11.343 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.907    12.250    VexRiscv/IBusCachedPlugin_cache_n_293
    SLICE_X19Y14         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.498    12.890    VexRiscv/clk125_IBUF_BUFG
    SLICE_X19Y14         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]/C
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X19Y14         FDRE (Setup_fdre_C_CE)      -0.205    12.941    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[31]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.626ns (24.300%)  route 5.065ns (75.700%))
  Logic Levels:           6  (LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.346ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.677     5.346    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X18Y6          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDRE (Prop_fdre_C_Q)         0.456     5.802 f  VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[2]/Q
                         net (fo=39, routed)          0.722     6.524    VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[31]_0[2]
    SLICE_X18Y6          LUT4 (Prop_lut4_I3_O)        0.152     6.676 r  VexRiscv/IBusCachedPlugin_cache/decode_to_execute_PREDICTION_HAD_BRANCHED2_i_3/O
                         net (fo=2, routed)           0.451     7.127    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_PREDICTION_HAD_BRANCHED2_i_3_n_0
    SLICE_X18Y6          LUT6 (Prop_lut6_I2_O)        0.326     7.453 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_51/O
                         net (fo=1, routed)           0.574     8.027    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_51_n_0
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.124     8.151 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_34/O
                         net (fo=4, routed)           0.726     8.876    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_1
    SLICE_X18Y5          LUT4 (Prop_lut4_I0_O)        0.118     8.994 f  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_36/O
                         net (fo=30, routed)          0.853     9.848    VexRiscv/dataCache_1_/ways_0_tags_reg_3
    SLICE_X22Y6          LUT5 (Prop_lut5_I0_O)        0.326    10.174 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_28/O
                         net (fo=1, routed)           0.581    10.755    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_2
    SLICE_X18Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.879 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_11/O
                         net (fo=2, routed)           1.159    12.037    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[0]
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.549    12.941    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.391    13.332    
                         clock uncertainty           -0.035    13.297    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    12.731    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.430ns (20.664%)  route 5.490ns (79.336%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.672     5.341    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X23Y6          FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456     5.797 r  VexRiscv/dataCache_1_/stageB_request_wr_reg/Q
                         net (fo=24, routed)          1.183     6.980    VexRiscv/dataCache_1_/dataCache_1__io_mem_cmd_payload_wr
    SLICE_X21Y6          LUT5 (Prop_lut5_I4_O)        0.152     7.132 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29/O
                         net (fo=4, routed)           0.593     7.725    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_29_n_0
    SLICE_X21Y7          LUT6 (Prop_lut6_I5_O)        0.326     8.051 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.812     8.863    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X26Y7          LUT4 (Prop_lut4_I0_O)        0.124     8.987 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         0.540     9.527    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X28Y6          LUT5 (Prop_lut5_I0_O)        0.124     9.651 r  VexRiscv/dataCache_1_/decode_to_execute_ENV_CTRL[1]_i_1/O
                         net (fo=181, routed)         0.523    10.174    VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_writeEnable0
    SLICE_X29Y4          LUT6 (Prop_lut6_I4_O)        0.124    10.298 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2/O
                         net (fo=14, routed)          0.921    11.219    VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_2_n_0
    SLICE_X19Y5          LUT5 (Prop_lut5_I1_O)        0.124    11.343 r  VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[31]_i_1/O
                         net (fo=30, routed)          0.917    12.261    VexRiscv/IBusCachedPlugin_cache_n_293
    SLICE_X20Y12         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        1.498    12.890    VexRiscv/clk125_IBUF_BUFG
    SLICE_X20Y12         FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]/C
                         clock pessimism              0.291    13.181    
                         clock uncertainty           -0.035    13.146    
    SLICE_X20Y12         FDRE (Setup_fdre_C_CE)      -0.169    12.977    VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[19]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  0.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.560     1.472    VexRiscv/clk125_IBUF_BUFG
    SLICE_X22Y10         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  VexRiscv/execute_to_memory_PC_reg[12]/Q
                         net (fo=1, routed)           0.212     1.825    VexRiscv/execute_to_memory_PC[12]
    SLICE_X21Y7          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.831     1.990    VexRiscv/clk125_IBUF_BUFG
    SLICE_X21Y7          FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[12]/C
                         clock pessimism             -0.252     1.739    
    SLICE_X21Y7          FDRE (Hold_fdre_C_D)         0.066     1.805    VexRiscv/memory_to_writeBack_PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 DATA_IN_REG_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/image/ram_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.566     1.478    clk125_IBUF_BUFG
    SLICE_X9Y11          FDRE                                         r  DATA_IN_REG_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  DATA_IN_REG_storage_reg[0]/Q
                         net (fo=2, routed)           0.056     1.675    wrapper/image/ram_reg_0_15_0_5/DIA0
    SLICE_X8Y11          RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.834     1.993    wrapper/image/ram_reg_0_15_0_5/WCLK
    SLICE_X8Y11          RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.491    
    SLICE_X8Y11          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.638    wrapper/image/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.027%)  route 0.230ns (61.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.562     1.474    VexRiscv/clk125_IBUF_BUFG
    SLICE_X21Y6          FDRE                                         r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[9]/Q
                         net (fo=2, routed)           0.230     1.845    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg[7]
    SLICE_X22Y8          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.829     1.988    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    SLICE_X22Y8          FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]/C
                         clock pessimism             -0.252     1.737    
    SLICE_X22Y8          FDRE (Hold_fdre_C_D)         0.070     1.807    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.107%)  route 0.120ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.564     1.476    VexRiscv/clk125_IBUF_BUFG
    SLICE_X7Y15          FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDSE (Prop_fdse_C_Q)         0.141     1.617 r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]/Q
                         net (fo=3, routed)           0.120     1.737    VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext[13]
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.873     2.033    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism             -0.499     1.534    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.689    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.107%)  route 0.120ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.564     1.476    VexRiscv/clk125_IBUF_BUFG
    SLICE_X7Y15          FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDSE (Prop_fdse_C_Q)         0.141     1.617 r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]/Q
                         net (fo=4, routed)           0.120     1.737    VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext[15]
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.873     2.033    VexRiscv/IBusCachedPlugin_cache/clk125_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
                         clock pessimism             -0.499     1.534    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.689    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 VexRiscv/execute_to_memory_PC_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/memory_to_writeBack_PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.561%)  route 0.245ns (63.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.557     1.469    VexRiscv/clk125_IBUF_BUFG
    SLICE_X25Y16         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  VexRiscv/execute_to_memory_PC_reg[28]/Q
                         net (fo=1, routed)           0.245     1.855    VexRiscv/execute_to_memory_PC[28]
    SLICE_X19Y16         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.826     1.985    VexRiscv/clk125_IBUF_BUFG
    SLICE_X19Y16         FDRE                                         r  VexRiscv/memory_to_writeBack_PC_reg[28]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.071     1.805    VexRiscv/memory_to_writeBack_PC_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1_/stageB_request_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.047%)  route 0.240ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.556     1.468    VexRiscv/dataCache_1_/clk125_IBUF_BUFG
    SLICE_X25Y17         FDRE                                         r  VexRiscv/dataCache_1_/stageB_request_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  VexRiscv/dataCache_1_/stageB_request_data_reg[19]/Q
                         net (fo=3, routed)           0.240     1.849    VexRiscv/dataCache_1__io_mem_cmd_payload_data[19]
    SLICE_X21Y19         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.822     1.981    VexRiscv/clk125_IBUF_BUFG
    SLICE_X21Y19         FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[19]/C
                         clock pessimism             -0.252     1.730    
    SLICE_X21Y19         FDRE (Hold_fdre_C_D)         0.066     1.796    VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rData_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_PC_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/execute_to_memory_PC_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.297%)  route 0.258ns (64.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.560     1.472    VexRiscv/clk125_IBUF_BUFG
    SLICE_X23Y10         FDRE                                         r  VexRiscv/decode_to_execute_PC_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  VexRiscv/decode_to_execute_PC_reg[13]/Q
                         net (fo=4, routed)           0.258     1.872    VexRiscv/decode_to_execute_PC[13]
    SLICE_X17Y14         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.828     1.987    VexRiscv/clk125_IBUF_BUFG
    SLICE_X17Y14         FDRE                                         r  VexRiscv/execute_to_memory_PC_reg[13]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X17Y14         FDRE (Hold_fdre_C_D)         0.070     1.806    VexRiscv/execute_to_memory_PC_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADDR_REG_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/image/ram_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.963%)  route 0.274ns (66.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.566     1.478    clk125_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  ADDR_REG_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ADDR_REG_storage_reg[1]/Q
                         net (fo=25, routed)          0.274     1.893    wrapper/image/ram_reg_0_15_0_5/ADDRD1
    SLICE_X8Y11          RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.834     1.993    wrapper/image/ram_reg_0_15_0_5/WCLK
    SLICE_X8Y11          RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.480     1.513    
    SLICE_X8Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    wrapper/image/ram_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ADDR_REG_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            wrapper/image/ram_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.963%)  route 0.274ns (66.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.566     1.478    clk125_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  ADDR_REG_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ADDR_REG_storage_reg[1]/Q
                         net (fo=25, routed)          0.274     1.893    wrapper/image/ram_reg_0_15_0_5/ADDRD1
    SLICE_X8Y11          RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1838, routed)        0.834     1.993    wrapper/image/ram_reg_0_15_0_5/WCLK
    SLICE_X8Y11          RAMD32                                       r  wrapper/image/ram_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.480     1.513    
    SLICE_X8Y11          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.822    wrapper/image/ram_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y2  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y4  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y2  VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y2  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y0  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y0  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y2  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y3  VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y4  VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y8   storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y9   storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y9   storage_1_reg_0_15_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y11  wrapper/image/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y13  wrapper/image/ram_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X8Y13  wrapper/image/ram_reg_0_15_12_15/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |     0.200 (r) | FAST    |     2.252 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |     0.523 (r) | FAST    |     1.682 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     13.110 (r) | SLOW    |      4.274 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.638 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



