-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_generic_fmin_float_s is
port (
    ap_ready : OUT STD_LOGIC;
    x : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of srcnn_generic_fmin_float_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_41800000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001100000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal data_fu_24_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fp_exp_fu_28_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fp_sig_fu_38_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln18_fu_42_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln18_1_fu_48_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ymaggreater_fu_60_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln18_fu_54_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_fu_66_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    and_ln18_fu_54_p2 <= (icmp_ln18_fu_42_p2 and icmp_ln18_1_fu_48_p2);
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        ap_const_lv32_41800000 when (and_ln18_fu_54_p2(0) = '1') else 
        res_fu_66_p3;
    data_fu_24_p1 <= x;
    icmp_ln18_1_fu_48_p2 <= "0" when (x_fp_sig_fu_38_p1 = ap_const_lv23_0) else "1";
    icmp_ln18_fu_42_p2 <= "1" when (x_fp_exp_fu_28_p4 = ap_const_lv8_FF) else "0";
    res_fu_66_p3 <= 
        x when (ymaggreater_fu_60_p2(0) = '1') else 
        ap_const_lv32_41800000;
    x_fp_exp_fu_28_p4 <= data_fu_24_p1(30 downto 23);
    x_fp_sig_fu_38_p1 <= data_fu_24_p1(23 - 1 downto 0);
    ymaggreater_fu_60_p2 <= "1" when (signed(data_fu_24_p1) < signed(ap_const_lv32_41800000)) else "0";
end behav;
