Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Sep 10 00:23:38 2022
| Host         : DESKTOP-UK50EEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.848        0.000                      0                 1383        0.021        0.000                      0                 1383        4.020        0.000                       0                   640  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.848        0.000                      0                 1318        0.021        0.000                      0                 1318        4.020        0.000                       0                   640  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.203        0.000                      0                   65        1.202        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 4.499ns (64.225%)  route 2.506ns (35.775%))
  Logic Levels:           17  (CARRY4=14 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.994 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.994    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]_i_1_n_6
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)        0.062    12.842    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 4.404ns (63.733%)  route 2.506ns (36.267%))
  Logic Levels:           17  (CARRY4=14 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.899 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.899    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]_i_1_n_5
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)        0.062    12.842    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.899    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.959ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 4.388ns (63.649%)  route 2.506ns (36.351%))
  Logic Levels:           17  (CARRY4=14 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.660 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.660    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.883 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.883    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]_i_1_n_7
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)        0.062    12.842    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  2.959    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 4.385ns (63.633%)  route 2.506ns (36.367%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.880 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.880    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1_n_6
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[25]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.062    12.842    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[25]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 4.364ns (63.522%)  route 2.506ns (36.478%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.859 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.859    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1_n_4
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[27]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.062    12.842    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[27]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 4.290ns (63.125%)  route 2.506ns (36.875%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.785 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.785    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1_n_5
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[26]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.062    12.842    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[26]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.780ns  (logic 4.274ns (63.038%)  route 2.506ns (36.962%))
  Logic Levels:           16  (CARRY4=13 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.546 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.546    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.769 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.769    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]_i_1_n_7
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.062    12.842    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[24]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 4.271ns (63.021%)  route 2.506ns (36.979%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.766 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.766    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_6
    SLICE_X31Y96         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.525    12.704    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y96         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[21]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)        0.062    12.841    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[21]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.096ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 4.250ns (62.907%)  route 2.506ns (37.093%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.745 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.745    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_4
    SLICE_X31Y96         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.525    12.704    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y96         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[23]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)        0.062    12.841    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[23]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  3.096    

Slack (MET) :             3.170ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 4.176ns (62.496%)  route 2.506ns (37.504%))
  Logic Levels:           15  (CARRY4=12 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.695     2.989    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDCE (Prop_fdce_C_Q)         0.419     3.408 f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[9]/Q
                         net (fo=2, routed)           0.809     4.217    design_1_i/top_0/inst/fsm_counter_inst/num_cnt[9]
    SLICE_X28Y93         LUT1 (Prop_lut1_I0_O)        0.296     4.513 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     4.513    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_i_4_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.045 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.045    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.159 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.159    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__2_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.273 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.273    design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__3_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.512 r  design_1_i/top_0/inst/fsm_counter_inst/is_done1_carry__4/O[2]
                         net (fo=1, routed)           1.010     6.522    design_1_i/top_0/inst/fsm_counter_inst/is_done1[23]
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.302     6.824 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.824    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_i_1_n_0
    SLICE_X30Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.200 r  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__0_n_0
    SLICE_X30Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.429 f  design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1/CO[2]
                         net (fo=34, routed)          0.687     8.116    design_1_i/top_0/inst/fsm_counter_inst/is_done0_carry__1_n_1
    SLICE_X31Y91         LUT3 (Prop_lut3_I1_O)        0.310     8.426 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/top_0/inst/fsm_counter_inst/cnt_always[0]_i_5_n_0
    SLICE_X31Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.976 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.976    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]_i_1_n_0
    SLICE_X31Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.090 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.090    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]_i_1_n_0
    SLICE_X31Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.204 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.204    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[8]_i_1_n_0
    SLICE_X31Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.318 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.318    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[12]_i_1_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.432    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[16]_i_1_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.671 r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.671    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[20]_i_1_n_5
    SLICE_X31Y96         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.525    12.704    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y96         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[22]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)        0.062    12.841    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[22]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  3.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.178     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.173     1.309    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.936%)  route 0.203ns (59.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.203     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.572     0.908    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y90         FDRE                                         r  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.038    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.582%)  route 0.204ns (55.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.204     1.363    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.176     1.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.575     0.911    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y90         FDRE                                         r  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.106     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.573     0.909    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y96         FDRE                                         r  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.114     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.433%)  route 0.233ns (64.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.233     1.256    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.433%)  route 0.233ns (64.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.233     1.256    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.642ns (15.173%)  route 3.589ns (84.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         2.250     7.172    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y98         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[28]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.642ns (15.173%)  route 3.589ns (84.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         2.250     7.172    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y98         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[29]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 0.642ns (15.173%)  route 3.589ns (84.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         2.250     7.172    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y98         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.526    12.705    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y98         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.375    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[30]
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.259%)  route 3.307ns (83.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         1.968     6.890    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X27Y97         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.522    12.701    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[21]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.371    design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.259%)  route 3.307ns (83.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         1.968     6.890    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X27Y97         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.522    12.701    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[22]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.371    design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.259%)  route 3.307ns (83.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         1.968     6.890    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X27Y97         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.522    12.701    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[23]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.371    design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.259%)  route 3.307ns (83.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         1.968     6.890    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X27Y97         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.522    12.701    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[24]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.371    design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.259%)  route 3.307ns (83.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         1.968     6.890    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X27Y97         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.522    12.701    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[25]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.371    design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.259%)  route 3.307ns (83.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         1.968     6.890    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X27Y97         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.522    12.701    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[26]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.371    design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.642ns (16.259%)  route 3.307ns (83.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.647     2.941    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.339     4.798    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.124     4.922 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         1.968     6.890    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X27Y97         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.522    12.701    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X27Y97         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[27]/C
                         clock pessimism              0.229    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X27Y97         FDCE (Recov_fdce_C_CLR)     -0.405    12.371    design_1_i/top_0/inst/fsm_counter_inst/num_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  5.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.946%)  route 0.956ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.351     2.054    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y92         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.946%)  route 0.956ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.351     2.054    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y92         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[5]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.946%)  route 0.956ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.351     2.054    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y92         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[6]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.209ns (17.946%)  route 0.956ns (82.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.351     2.054    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y92         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y92         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[7]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.736%)  route 0.969ns (82.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.365     2.068    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y91         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y91         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.736%)  route 0.969ns (82.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.365     2.068    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y91         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y91         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[1]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.736%)  route 0.969ns (82.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.365     2.068    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y91         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y91         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[2]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.215ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.209ns (17.736%)  route 0.969ns (82.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.365     2.068    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y91         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.843     1.209    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y91         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[3]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.209ns (17.029%)  route 1.018ns (82.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.414     2.117    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y93         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.844     1.210    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[10]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X31Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.209ns (17.029%)  route 1.018ns (82.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.554     0.890    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y85         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.605     1.658    design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X32Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.703 f  design_1_i/top_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=144, routed)         0.414     2.117    design_1_i/top_0/inst/fsm_counter_inst/p_0_in
    SLICE_X31Y93         FDCE                                         f  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.844     1.210    design_1_i/top_0/inst/fsm_counter_inst/s00_axi_aclk
    SLICE_X31Y93         FDCE                                         r  design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[11]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X31Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_1_i/top_0/inst/fsm_counter_inst/cnt_always_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  1.263    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.584ns  (logic 0.124ns (7.830%)  route 1.460ns (92.170%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.460     1.460    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.124     1.584 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.584    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         1.475     2.654    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.045ns (7.297%)  route 0.572ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.572     0.572    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.617 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.617    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=640, routed)         0.820     1.186    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y86         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





