

================================================================
== Vitis HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Dec  6 01:26:16 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_69_fu_87_p2          |         +|   0|  0|  13|           5|           1|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |exitcond1112_i_i_fu_81_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  29|          13|          11|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index5_i_i_i_load  |   9|          2|    5|         10|
    |loop_index5_i_i_i_fu_48                  |   9|          2|    5|         10|
    |pynqrypt_key_blk_n                       |   9|          2|    1|          2|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  54|         12|   14|         28|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |loop_index5_i_i_i_fu_48  |  5|   0|    5|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|start_full_n                 |   in|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|start_out                    |  out|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|start_write                  |  out|    1|  ap_ctrl_hs|   Loop_1_proc|  return value|
|pynqrypt_key_din             |  out|    8|     ap_fifo|  pynqrypt_key|       pointer|
|pynqrypt_key_num_data_valid  |   in|    5|     ap_fifo|  pynqrypt_key|       pointer|
|pynqrypt_key_fifo_cap        |   in|    5|     ap_fifo|  pynqrypt_key|       pointer|
|pynqrypt_key_full_n          |   in|    1|     ap_fifo|  pynqrypt_key|       pointer|
|pynqrypt_key_write           |  out|    1|     ap_fifo|  pynqrypt_key|       pointer|
|key_address0                 |  out|    4|   ap_memory|           key|         array|
|key_ce0                      |  out|    1|   ap_memory|           key|         array|
|key_q0                       |   in|    8|   ap_memory|           key|         array|
+-----------------------------+-----+-----+------------+--------------+--------------+

