
*** Running vivado
    with args -log Top_Level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Top_Level.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 381.516 ; gain = 57.949
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/utils_1/imports/synth_1/Top_Level.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/utils_1/imports/synth_1/Top_Level.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Top_Level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4640
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 825.660 ; gain = 409.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:31]
INFO: [Synth 8-6157] synthesizing module 'supervisor' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:7]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:62]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:63]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:64]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:65]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:66]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:67]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:68]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:69]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:70]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:71]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:72]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:73]
WARNING: [Synth 8-6896] procedural assign is inside initial block, initial block items will be ignored [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:75]
INFO: [Synth 8-6157] synthesizing module 'pancham' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/imports/EEE4120F-Project/pancham-0.5/design/pancham.v:35]
INFO: [Synth 8-6157] synthesizing module 'pancham_round' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/imports/EEE4120F-Project/pancham-0.5/design/pancham_round.v:39]
INFO: [Synth 8-6155] done synthesizing module 'pancham_round' (0#1) [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/imports/EEE4120F-Project/pancham-0.5/design/pancham_round.v:39]
INFO: [Synth 8-6155] done synthesizing module 'pancham' (0#1) [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/imports/EEE4120F-Project/pancham-0.5/design/pancham.v:35]
WARNING: [Synth 8-6090] variable 'count' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:86]
WARNING: [Synth 8-6090] variable 'reset' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:89]
INFO: [Synth 8-6155] done synthesizing module 'supervisor' (0#1) [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/supervisor.v:7]
WARNING: [Synth 8-7071] port 'hashes_completed' of module 'supervisor' is unconnected for instance 's1' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:31]
WARNING: [Synth 8-7023] instance 's1' of module 'supervisor' has 6 connections declared, but only 5 given [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:31]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:32]
WARNING: [Synth 8-7071] port 'hashes_completed' of module 'supervisor' is unconnected for instance 's2' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:32]
WARNING: [Synth 8-7023] instance 's2' of module 'supervisor' has 6 connections declared, but only 5 given [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:32]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:33]
WARNING: [Synth 8-7071] port 'hashes_completed' of module 'supervisor' is unconnected for instance 's3' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:33]
WARNING: [Synth 8-7023] instance 's3' of module 'supervisor' has 6 connections declared, but only 5 given [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:34]
WARNING: [Synth 8-7071] port 'hashes_completed' of module 'supervisor' is unconnected for instance 's4' [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:34]
WARNING: [Synth 8-7023] instance 's4' of module 'supervisor' has 6 connections declared, but only 5 given [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:34]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:54]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level' (0#1) [C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.srcs/sources_1/new/Top_Level.v:10]
WARNING: [Synth 8-7129] Port sASCI1[7] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI1[6] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI1[5] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI1[4] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI1[3] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI1[2] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI1[1] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI1[0] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[7] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[6] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[5] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[4] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[3] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[2] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[1] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI2[0] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[7] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[6] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[5] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[4] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[3] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[2] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[1] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI3[0] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[7] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[6] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[5] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[4] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[3] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[2] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[1] in module supervisor is either unconnected or has no load
WARNING: [Synth 8-7129] Port sASCI4[0] in module supervisor is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 922.316 ; gain = 505.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 922.316 ; gain = 505.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 922.316 ; gain = 505.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 922.316 ; gain = 505.871
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 56    
	   3 Input   32 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 4     
+---Registers : 
	              512 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 48    
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 36    
	   8 Input   32 Bit        Muxes := 44    
	   2 Input   32 Bit        Muxes := 16    
	   8 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 20    
	  16 Input    5 Bit        Muxes := 16    
	  16 Input    2 Bit        Muxes := 16    
	   8 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 100   
	   8 Input    1 Bit        Muxes := 16    
	  16 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1128.473 ; gain = 712.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1229.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 152d852
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1229.301 ; gain = 818.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/OneDrive - University of Cape Town/EEE4120F/EEE4120F-Project/Vader0.1/Vader0.1.runs/synth_1/Top_Level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_utilization_synth.rpt -pb Top_Level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 16 18:16:27 2023...
