TRACE::2022-07-06.10:34:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-06.10:34:28::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:28::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-07-06.10:34:28::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform"
		}]
}
TRACE::2022-07-06.10:34:28::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-07-06.10:34:28::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.10:34:28::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.10:34:28::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.10:34:28::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:28::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:28::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:28::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:28::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:28::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:28::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:28::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:28::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:28::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:28::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:29::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:29::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:29::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:29::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:29::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-07-06.10:34:29::SCWPlatform::Generating the sources  .
TRACE::2022-07-06.10:34:29::SCWBDomain::Generating boot domain sources.
TRACE::2022-07-06.10:34:29::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-07-06.10:34:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:29::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:29::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-06.10:34:29::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:29::SCWMssOS::mss does not exists at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:29::SCWMssOS::Creating sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:29::SCWMssOS::Adding the swdes entry, created swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:29::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:29::SCWMssOS::Writing mss at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:29::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-06.10:34:29::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-06.10:34:29::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-06.10:34:29::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-06.10:34:38::SCWPlatform::Generating sources Done.
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-06.10:34:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.10:34:38::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.10:34:38::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:38::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:38::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:38::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.10:34:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.10:34:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:38::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:38::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:38::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:38::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::mss does not exists at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Creating sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Adding the swdes entry, created swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::updating the scw layer changes to swdes at   D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Writing mss at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:38::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.10:34:38::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-07-06.10:34:38::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-07-06.10:34:38::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.10:34:38::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-07-06.10:34:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:39::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:39::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.10:34:39::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:39::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-06.10:34:39::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:34:39::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-06.10:34:39::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-06.10:34:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-06.10:34:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-06.10:34:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.10:34:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-06.10:34:39::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-06.10:34:39::SCWSystem::Not a boot domain 
LOG::2022-07-06.10:34:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-06.10:34:39::SCWDomain::Generating domain artifcats
TRACE::2022-07-06.10:34:39::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-06.10:34:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-06.10:34:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-06.10:34:40::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.10:34:40::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-06.10:34:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-06.10:34:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-06.10:34:40::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-06.10:34:40::SCWMssOS::Copying to export directory.
TRACE::2022-07-06.10:34:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-06.10:34:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-07-06.10:34:40::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-07-06.10:34:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-06.10:34:40::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-06.10:34:40::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:34:40::SCWPlatform::Started preparing the platform 
TRACE::2022-07-06.10:34:40::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:34:40::SCWSystem::dir created 
TRACE::2022-07-06.10:34:40::SCWSystem::Writing the bif 
TRACE::2022-07-06.10:34:40::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-06.10:34:40::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-06.10:34:40::SCWPlatform::Completed generating the platform
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-06.10:34:40::SCWPlatform::updated the xpfm file.
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.10:34:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.10:34:40::SCWPlatform::Clearing the existing platform
TRACE::2022-07-06.10:34:40::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-06.10:34:40::SCWBDomain::clearing the fsbl build
TRACE::2022-07-06.10:34:40::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:40::SCWSystem::Clearing the domains completed.
TRACE::2022-07-06.10:34:40::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWReader::Active system found as  FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:34:43::SCWReader::Handling sysconfig FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:34:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.10:34:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.10:34:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-06.10:34:43::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.10:34:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.10:34:43::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.10:34:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.10:34:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWReader::No isolation master present  
TRACE::2022-07-06.10:34:43::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.10:34:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.10:34:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:43::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.10:34:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.10:34:43::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:34:43::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:34:43::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:34:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.10:34:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:34:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:34:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:34:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:34:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:34:43::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:34:43::SCWReader::No isolation master present  
TRACE::2022-07-06.10:35:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:35:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:35:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:35:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:35:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::In reload Mss file.
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:35:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:35:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.10:35:49::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.10:35:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.10:35:49::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:35:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:35:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:35:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:35:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:35:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:35:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.10:35:49::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:35:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:35:49::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:35:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:35:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:35:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:35:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:49::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:35:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:35:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:35:51::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:51::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:35:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:35:51::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:51::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.10:35:51::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:51::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:51::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:35:51::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.10:35:51::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.10:35:51::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:36:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:36:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:36:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:36:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:36:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.10:36:32::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:36:32::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:36:32::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:32::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:32::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:32::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:32::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:32::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2022-07-06.10:36:44::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:36:44::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-06.10:36:44::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-06.10:36:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-06.10:36:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-06.10:36:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.10:36:44::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-07-06.10:36:44::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:44::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:44::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:44::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.10:36:45::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:45::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:45::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:45::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.10:36:45::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.10:36:45::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:36:45::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-06.10:36:45::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-06.10:36:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.10:36:45::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-06.10:36:45::SCWBDomain::make: Entering directory 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_pla
TRACE::2022-07-06.10:36:45::SCWBDomain::tform/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-06.10:36:45::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-06.10:36:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.10:36:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.10:36:45::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.10:36:45::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.10:36:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.10:36:45::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.10:36:45::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.10:36:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:36:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:36:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.10:36:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.10:36:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:36:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:36:46::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.10:36:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.10:36:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.10:36:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.10:36:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.10:36:47::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.10:36:47::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.10:36:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.10:36:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.10:36:47::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.10:36:47::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.10:36:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:47::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:47::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.10:36:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.10:36:48::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.10:36:48::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.10:36:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-06.10:36:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-06.10:36:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:50::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:50::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-06.10:36:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:36:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:36:50::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:50::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-06.10:36:50::SCWBDomain::make -j 34 --no-print-directory par_libs

TRACE::2022-07-06.10:36:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.10:36:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.10:36:50::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.10:36:50::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.10:36:51::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.10:36:51::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:36:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:36:51::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:36:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:36:51::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.10:36:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.10:36:51::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.10:36:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.10:36:51::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.10:36:51::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.10:36:51::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.10:36:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.10:36:51::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:51::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-06.10:36:51::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-06.10:36:51::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.10:36:51::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.10:36:51::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.10:36:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.10:36:51::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:36:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:36:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.10:36:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.10:36:51::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.10:36:51::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.10:36:51::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-06.10:36:51::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-06.10:36:51::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:36:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:36:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:36:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:36:51::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.10:36:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:36:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:36:51::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.10:36:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.10:36:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.10:36:52::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.10:36:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:36:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:36:52::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-06.10:36:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:36:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:36:52::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:54::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-06.10:36:54::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-06.10:36:54::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-06.10:36:54::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-06.10:36:54::SCWBDomain::ib/xscutimer.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.
TRACE::2022-07-06.10:36:54::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g
TRACE::2022-07-06.10:36:54::SCWBDomain::.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7
TRACE::2022-07-06.10:36:54::SCWBDomain::_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/l
TRACE::2022-07-06.10:36:54::SCWBDomain::ib/boot.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xil_me
TRACE::2022-07-06.10:36:54::SCWBDomain::m.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translati
TRACE::2022-07-06.10:36:54::SCWBDomain::on_table.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cor
TRACE::2022-07-06.10:36:54::SCWBDomain::texa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortex
TRACE::2022-07-06.10:36:54::SCWBDomain::a9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortex
TRACE::2022-07-06.10:36:54::SCWBDomain::a9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_corte
TRACE::2022-07-06.10:36:54::SCWBDomain::xa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_
TRACE::2022-07-06.10:36:54::SCWBDomain::0/lib/read.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9
TRACE::2022-07-06.10:36:54::SCWBDomain::_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2022-07-06.10:36:54::SCWBDomain::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/x
TRACE::2022-07-06.10:36:54::SCWBDomain::il_testcache.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdev
TRACE::2022-07-06.10:36:54::SCWBDomain::cfg_selftest.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/
TRACE::2022-07-06.10:36:54::SCWBDomain::xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_
TRACE::2022-07-06.10:36:54::SCWBDomain::cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_c
TRACE::2022-07-06.10:36:54::SCWBDomain::ortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_
TRACE::2022-07-06.10:36:54::SCWBDomain::0/lib/xil_clocking.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-06.10:36:54::SCWBDomain::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-06.10:36:54::SCWBDomain::7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-06.10:36:54::SCWBDomain::'Finished building libraries'

TRACE::2022-07-06.10:36:54::SCWBDomain::make: Leaving directory 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_plat
TRACE::2022-07-06.10:36:54::SCWBDomain::form/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-06.10:36:54::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-06.10:36:54::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-06.10:36:54::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.10:36:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.10:36:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-06.10:36:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-06.10:36:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-06.10:36:55::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.10:36:55::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-06.10:36:55::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-06.10:36:56::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-06.10:36:56::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.10:36:56::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.10:36:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.10:36:56::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-06.10:36:56::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-06.10:36:56::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.10:36:56::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.10:36:57::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-06.10:36:57::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.10:36:57::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.10:36:57::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.10:36:57::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-06.10:36:57::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.10:36:57::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-06.10:36:57::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-06.10:36:57::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-06.10:36:57::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                              -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_co
TRACE::2022-07-06.10:36:57::SCWBDomain::rtexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-06.10:36:58::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-06.10:36:58::SCWSystem::Not a boot domain 
LOG::2022-07-06.10:36:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-06.10:36:58::SCWDomain::Generating domain artifcats
TRACE::2022-07-06.10:36:58::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-06.10:36:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-06.10:36:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-06.10:36:58::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-06.10:36:58::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:58::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:58::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:58::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:36:58::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:36:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:36:58::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:58::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:36:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:36:58::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:36:58::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:36:58::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:36:58::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.10:36:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:36:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-06.10:36:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-06.10:36:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-07-06.10:36:58::SCWMssOS::doing bsp build ... 
TRACE::2022-07-06.10:36:58::SCWMssOS::System Command Ran  D: & cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-06.10:36:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-06.10:36:58::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-06.10:36:58::SCWMssOS::make -j 34 --no-print-directory par_libs

TRACE::2022-07-06.10:36:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.10:36:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.10:36:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.10:36:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.10:36:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.10:36:58::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.10:36:58::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.10:36:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:36:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:36:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:36:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:36:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.10:36:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.10:36:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.10:36:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.10:36:59::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.10:36:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.10:36:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.10:36:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.10:36:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.10:36:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.10:36:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-06.10:36:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-06.10:36:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.10:36:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.10:36:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.10:36:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.10:36:59::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:36:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:36:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.10:36:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.10:36:59::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.10:36:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.10:36:59::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.10:36:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-06.10:36:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-06.10:36:59::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:36:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:37:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:37:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:37:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.10:37:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.10:37:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:37:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:37:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:37:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:37:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.10:37:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.10:37:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:37:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.10:37:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.10:37:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.10:37:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.10:37:01::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-06.10:37:01::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-06.10:37:02::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-06.10:37:02::SCWMssOS::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-06.10:37:02::SCWMssOS::ib/xscutimer.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.
TRACE::2022-07-06.10:37:02::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g
TRACE::2022-07-06.10:37:02::SCWMssOS::.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7
TRACE::2022-07-06.10:37:02::SCWMssOS::_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/l
TRACE::2022-07-06.10:37:02::SCWMssOS::ib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil
TRACE::2022-07-06.10:37:02::SCWMssOS::_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0
TRACE::2022-07-06.10:37:02::SCWMssOS::/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_corte
TRACE::2022-07-06.10:37:02::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cort
TRACE::2022-07-06.10:37:02::SCWMssOS::exa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0
TRACE::2022-07-06.10:37:02::SCWMssOS::/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_c
TRACE::2022-07-06.10:37:02::SCWMssOS::ortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/
TRACE::2022-07-06.10:37:02::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_corte
TRACE::2022-07-06.10:37:02::SCWMssOS::xa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa
TRACE::2022-07-06.10:37:02::SCWMssOS::9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/li
TRACE::2022-07-06.10:37:02::SCWMssOS::b/xil_testcache.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/x
TRACE::2022-07-06.10:37:02::SCWMssOS::devcfg_selftest.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/l
TRACE::2022-07-06.10:37:02::SCWMssOS::ib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o p
TRACE::2022-07-06.10:37:02::SCWMssOS::s7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortex
TRACE::2022-07-06.10:37:02::SCWMssOS::a9_0/lib/write.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa
TRACE::2022-07-06.10:37:02::SCWMssOS::9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cor
TRACE::2022-07-06.10:37:02::SCWMssOS::texa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps
TRACE::2022-07-06.10:37:02::SCWMssOS::7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-06.10:37:02::SCWMssOS::'Finished building libraries'

TRACE::2022-07-06.10:37:02::SCWMssOS::Copying to export directory.
TRACE::2022-07-06.10:37:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-06.10:37:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-06.10:37:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-06.10:37:02::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-06.10:37:02::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:37:02::SCWPlatform::Started preparing the platform 
TRACE::2022-07-06.10:37:02::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-06.10:37:02::SCWSystem::dir created 
TRACE::2022-07-06.10:37:02::SCWSystem::Writing the bif 
TRACE::2022-07-06.10:37:02::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-06.10:37:02::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-06.10:37:02::SCWPlatform::Completed generating the platform
TRACE::2022-07-06.10:37:02::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:37:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:37:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:37:02::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:37:02::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:37:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.10:37:02::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.10:37:02::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.10:37:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:37:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:37:02::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:37:02::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:37:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:37:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:37:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:37:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.10:37:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:37:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:37:02::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:37:02::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:37:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:37:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:37:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:37:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:37:02::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VivadoProject/Lock_In_Red_pitaya/FirstDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FirstDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-06.10:37:02::SCWPlatform::updated the xpfm file.
TRACE::2022-07-06.10:37:02::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.10:37:02::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.10:37:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.10:37:02::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:37:02::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.10:37:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.10:37:02::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.10:37:02::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.10:37:02::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:31::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:31::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:31::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:31::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:31::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWReader::Active system found as  FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:30:34::SCWReader::Handling sysconfig FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:30:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.16:30:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.16:30:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-06.16:30:34::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:30:34::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:30:34::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.16:30:34::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:30:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:30:34::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:30:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.16:30:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWReader::No isolation master present  
TRACE::2022-07-06.16:30:34::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.16:30:34::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.16:30:34::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:34::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.16:30:34::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:30:34::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:30:34::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:30:34::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:30:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.16:30:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:34::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:34::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:34::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:34::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:34::SCWReader::No isolation master present  
TRACE::2022-07-06.16:30:54::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:54::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:54::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-06.16:30:54::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:56::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.16:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:56::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FirstDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper
TRACE::2022-07-06.16:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:56::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:56::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_0
TRACE::2022-07-06.16:30:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:56::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:30:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:30:56::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:30:56::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-06.16:30:56::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:30:56::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:30:56::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:30:56::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-06.16:30:56::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:56::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:56::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-06.16:30:59::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:30:59::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:30:59::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:30:59::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.16:30:59::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:30:59::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:59::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:59::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:30:59::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:30:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:59::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:59::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:30:59::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:30:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:30:59::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:30:59::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:30:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:30:59::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:30:59::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:30:59::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/SecondDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/SecondDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-06.16:31:09::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:31:09::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-06.16:31:09::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-06.16:31:09::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-06.16:31:09::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-06.16:31:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.16:31:09::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-06.16:31:09::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-06.16:31:09::SCWSystem::Not a boot domain 
LOG::2022-07-06.16:31:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-06.16:31:09::SCWDomain::Generating domain artifcats
TRACE::2022-07-06.16:31:09::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-06.16:31:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-06.16:31:09::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-06.16:31:09::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-06.16:31:09::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:09::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:09::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:09::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:31:09::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:31:09::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:09::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:31:09::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:31:09::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:31:09::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:31:09::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.16:31:09::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:31:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-06.16:31:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-06.16:31:09::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-06.16:31:09::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-06.16:31:09::SCWMssOS::Copying to export directory.
TRACE::2022-07-06.16:31:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-06.16:31:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-06.16:31:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-06.16:31:12::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-06.16:31:12::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:31:12::SCWPlatform::Started preparing the platform 
TRACE::2022-07-06.16:31:12::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:31:12::SCWSystem::dir created 
TRACE::2022-07-06.16:31:12::SCWSystem::Writing the bif 
TRACE::2022-07-06.16:31:12::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-06.16:31:12::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-06.16:31:12::SCWPlatform::Completed generating the platform
TRACE::2022-07-06.16:31:12::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:31:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:31:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:31:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:31:12::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:31:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:31:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:31:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:31:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:31:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:31:12::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:12::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:31:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:31:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:31:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:31:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:31:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:31:12::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:12::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:31:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:31:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:31:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:31:12::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/SecondDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/SecondDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-06.16:31:12::SCWPlatform::updated the xpfm file.
TRACE::2022-07-06.16:31:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:31:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:31:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:31:12::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:12::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_1
TRACE::2022-07-06.16:31:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:31:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:31:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:31:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:45::SCWPlatform::Clearing the existing platform
TRACE::2022-07-06.16:32:45::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-06.16:32:45::SCWBDomain::clearing the fsbl build
TRACE::2022-07-06.16:32:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:45::SCWSystem::Clearing the domains completed.
TRACE::2022-07-06.16:32:45::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-06.16:32:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:45::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:45::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWReader::Active system found as  FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:32:48::SCWReader::Handling sysconfig FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:32:48::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.16:32:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.16:32:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-06.16:32:48::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:32:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:32:48::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.16:32:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:32:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:32:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:32:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.16:32:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWReader::No isolation master present  
TRACE::2022-07-06.16:32:48::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.16:32:48::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.16:32:48::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:48::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.16:32:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:32:48::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:32:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:32:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:32:48::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.16:32:48::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWReader::No isolation master present  
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::In reload Mss file.
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:32:49::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:32:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:32:49::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.16:32:49::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:32:49::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:32:49::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:32:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:32:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:32:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:32:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:32:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:32:49::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:32:49::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:33:00::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:00::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:00::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:00::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:33:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:33:00::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:08::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:08::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:08::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:08::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:33:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:33:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:33:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:33:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:33:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:33:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:10::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:10::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:10::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:10::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/SecondDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/SecondDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.16:33:10::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:33:10::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:33:10::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:33:10::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:33:10::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:33:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:33:10::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:10::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:33:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:33:10::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:33:10::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:33:10::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:41:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:41:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:41:57::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-06.16:41:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:41:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:00::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:42:00::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:42:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:42:00::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_5
TRACE::2022-07-06.16:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/SecondDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_4
TRACE::2022-07-06.16:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_5
TRACE::2022-07-06.16:42:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:42:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:42:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:42:00::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-06.16:42:00::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:42:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:42:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:42:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-06.16:42:00::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-06.16:42:03::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_6
TRACE::2022-07-06.16:42:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:42:03::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:42:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.16:42:03::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:42:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_6
TRACE::2022-07-06.16:42:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_6
TRACE::2022-07-06.16:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_6
TRACE::2022-07-06.16:42:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_6
TRACE::2022-07-06.16:42:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:03::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/ThirdDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ThirdDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"49d644d2cfd0e16e119b1fbac3a90b2f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.16:42:04::SCWPlatform::Clearing the existing platform
TRACE::2022-07-06.16:42:04::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-06.16:42:04::SCWBDomain::clearing the fsbl build
TRACE::2022-07-06.16:42:04::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:04::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:04::SCWSystem::Clearing the domains completed.
TRACE::2022-07-06.16:42:04::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-06.16:42:04::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:04::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:04::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:04::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWReader::Active system found as  FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:42:07::SCWReader::Handling sysconfig FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:42:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.16:42:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.16:42:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-06.16:42:07::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:42:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:42:07::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.16:42:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:42:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:42:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:42:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.16:42:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWReader::No isolation master present  
TRACE::2022-07-06.16:42:07::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-06.16:42:07::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-06.16:42:07::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:07::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.16:42:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:42:07::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:42:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:42:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:42:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-06.16:42:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:42:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:42:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:42:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:42:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:42:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:42:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:42:07::SCWReader::No isolation master present  
LOG::2022-07-06.16:44:08::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:44:08::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-06.16:44:08::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-06.16:44:08::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-06.16:44:08::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-06.16:44:08::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.16:44:08::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-06.16:44:08::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-06.16:44:08::SCWSystem::Not a boot domain 
LOG::2022-07-06.16:44:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-06.16:44:08::SCWDomain::Generating domain artifcats
TRACE::2022-07-06.16:44:08::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-06.16:44:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-06.16:44:08::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-06.16:44:08::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-06.16:44:08::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:08::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:08::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:08::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:44:08::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:44:08::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:08::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:44:08::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:08::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:44:08::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:08::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.16:44:08::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:08::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2022-07-06.16:44:13::SCWMssOS::doing bsp build ... 
TRACE::2022-07-06.16:44:13::SCWMssOS::System Command Ran  D: & cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-06.16:44:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-06.16:44:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-06.16:44:13::SCWMssOS::make -j 34 --no-print-directory par_libs

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.16:44:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.16:44:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.16:44:13::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.16:44:13::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:44:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:44:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:44:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:44:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:44:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:44:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:44:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:44:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:44:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:44:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:44:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:44:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.16:44:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.16:44:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:44:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:44:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.16:44:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.16:44:13::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:44:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:44:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.16:44:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:44:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:44:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-06.16:44:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-06.16:44:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.16:44:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.16:44:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.16:44:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.16:44:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:44:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:44:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.16:44:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.16:44:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:44:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:44:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-06.16:44:14::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-06.16:44:14::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:44:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:44:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:44:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:44:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:44:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:44:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:44:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:44:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.16:44:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:44:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:44:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.16:44:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:44:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:44:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:44:16::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-06.16:44:16::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-06.16:44:16::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-06.16:44:16::SCWMssOS::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-06.16:44:16::SCWMssOS::ib/xscutimer.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.
TRACE::2022-07-06.16:44:16::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g
TRACE::2022-07-06.16:44:16::SCWMssOS::.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7
TRACE::2022-07-06.16:44:16::SCWMssOS::_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/l
TRACE::2022-07-06.16:44:16::SCWMssOS::ib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9
TRACE::2022-07-06.16:44:16::SCWMssOS::_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_
TRACE::2022-07-06.16:44:16::SCWMssOS::0/lib/xgpio_g.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_
TRACE::2022-07-06.16:44:16::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7
TRACE::2022-07-06.16:44:16::SCWMssOS::_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.
TRACE::2022-07-06.16:44:16::SCWMssOS::o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_
TRACE::2022-07-06.16:44:16::SCWMssOS::cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptim
TRACE::2022-07-06.16:44:16::SCWMssOS::er.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw
TRACE::2022-07-06.16:44:16::SCWMssOS::.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache
TRACE::2022-07-06.16:44:16::SCWMssOS::.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_mmu.
TRACE::2022-07-06.16:44:16::SCWMssOS::o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o 
TRACE::2022-07-06.16:44:16::SCWMssOS::ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o 
TRACE::2022-07-06.16:44:16::SCWMssOS::ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o 
TRACE::2022-07-06.16:44:16::SCWMssOS::ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cort
TRACE::2022-07-06.16:44:16::SCWMssOS::exa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/
TRACE::2022-07-06.16:44:16::SCWMssOS::_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/write.o p
TRACE::2022-07-06.16:44:16::SCWMssOS::s7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert
TRACE::2022-07-06.16:44:16::SCWMssOS::.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-06.16:44:16::SCWMssOS::_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/f
TRACE::2022-07-06.16:44:16::SCWMssOS::cntl.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-06.16:44:16::SCWMssOS::'Finished building libraries'

TRACE::2022-07-06.16:44:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-06.16:44:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-06.16:44:17::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-06.16:44:17::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-06.16:44:17::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:44:17::SCWPlatform::Started preparing the platform 
TRACE::2022-07-06.16:44:17::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:44:17::SCWSystem::dir created 
TRACE::2022-07-06.16:44:17::SCWSystem::Writing the bif 
TRACE::2022-07-06.16:44:17::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-06.16:44:17::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-06.16:44:17::SCWPlatform::Completed generating the platform
TRACE::2022-07-06.16:44:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:44:17::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:44:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:44:17::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.16:44:17::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:44:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:44:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:44:17::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:17::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:44:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:44:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:44:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:44:17::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:17::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:44:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:44:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/ThirdDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ThirdDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"55bab202c71d8a2d2fb9ae7b26d9316f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-06.16:44:17::SCWPlatform::updated the xpfm file.
TRACE::2022-07-06.16:44:17::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:44:17::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:44:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:44:17::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:17::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:44:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:44:17::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:44:17::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:44:17::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:48:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:14::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:14::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:14::SCWMssOS::In reload Mss file.
TRACE::2022-07-06.16:48:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:14::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:14::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:48:14::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:14::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:14::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:14::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:48:14::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:48:15::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:15::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:15::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:15::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:15::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:15::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:15::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:15::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:15::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:15::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:15::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:15::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:15::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:48:15::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:48:15::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:15::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:15::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:15::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:15::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:15::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:16::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:16::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:48:16::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:16::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:16::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:16::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:48:16::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:48:16::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:19::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:19::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:19::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:19::SCWMssOS::Adding Library:  lwip211:1.6
TRACE::2022-07-06.16:48:19::SCWMssOS::Added Library:  lwip211
TRACE::2022-07-06.16:48:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:19::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:19::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:19::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:48:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:48:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:48:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:48:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:48:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/ThirdDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ThirdDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"085f0ccc2926c19a9503dfb40f9fe535",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"55bab202c71d8a2d2fb9ae7b26d9316f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.16:48:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:48:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:48:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::In reload Mss file.
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:48:21::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:48:21::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:48:21::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:48:21::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:48:21::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:21::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:21::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:21::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:48:21::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:21::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:22::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:22::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:22::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:22::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:22::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:22::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:22::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:22::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:22::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:48:22::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:22::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:22::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:22::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:48:22::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:48:22::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:22::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-06.16:48:22::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2022-07-06.16:48:27::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2022-07-06.16:48:27::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:27::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:27::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:27::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:48:27::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:48:27::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:27::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:48:27::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:27::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:48:27::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:27::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:27::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:27::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:48:27::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:48:27::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:48:35::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-07-06.16:48:35::SCWBDomain::Makefile is Updated.
TRACE::2022-07-06.16:48:35::SCWBDomain::doing clean.
TRACE::2022-07-06.16:48:35::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl & make clean
TRACE::2022-07-06.16:48:36::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2022-07-06.16:48:36::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-07-06.16:49:19::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:19::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:19::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:19::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:49:19::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:49:19::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:19::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:49:19::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:19::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-07-06.16:49:19::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-07-06.16:49:19::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-07-06.16:49:19::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-06.16:49:19::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:19::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:19::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:19::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:49:19::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:49:19::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:49:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:49:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:49:26::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:49:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:49:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:49:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:49:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:49:26::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:26::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:49:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:49:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:49:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:49:26::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:26::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:49:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:49:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/ThirdDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ThirdDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"55bab202c71d8a2d2fb9ae7b26d9316f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.16:49:26::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:49:26::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:49:26::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:49:26::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:49:26::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:49:26::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:26::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:49:26::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:49:26::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:26::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
LOG::2022-07-06.16:49:43::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:49:43::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-06.16:49:43::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-06.16:49:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-06.16:49:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-06.16:49:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.16:49:43::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2022-07-06.16:49:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:49:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:49:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:49:43::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:43::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:49:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:49:43::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:43::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-06.16:49:43::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:43::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:43::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:43::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-06.16:49:43::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.16:49:43::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:49:43::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-06.16:49:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-06.16:49:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.16:49:43::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-06.16:49:43::SCWBDomain::make: Entering directory 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_pla
TRACE::2022-07-06.16:49:43::SCWBDomain::tform/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-06.16:49:43::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-06.16:49:43::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.16:49:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.16:49:43::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.16:49:43::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.16:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.16:49:44::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.16:49:44::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.16:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:49:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:49:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.16:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:49:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:49:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.16:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:49:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:49:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.16:49:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:49:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:49:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.16:49:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:49:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:49:45::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-06.16:49:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:49:45::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:49:45::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.16:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:49:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:49:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.16:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.16:49:46::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.16:49:46::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:46::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.16:49:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:49:46::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:49:46::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:47::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.16:49:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.16:49:47::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.16:49:47::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.16:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:49:49::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:49:49::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.16:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:49:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:49:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-06.16:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:49:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:49:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:49::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-06.16:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:49:49::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:49:49::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-06.16:49:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:49:49::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:49:49::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:49:50::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2022-07-06.16:50:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-06.16:50:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:50:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:50:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:04::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-06.16:50:04::SCWBDomain::make -j 34 --no-print-directory par_libs

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.16:50:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.16:50:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.16:50:05::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.16:50:05::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:50:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:50:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:50:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:50:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:50:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:50:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:50:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:50:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:50:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:50:05::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:50:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:50:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:50:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:50:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.16:50:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.16:50:05::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:50:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:50:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.16:50:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.16:50:05::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:50:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:50:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:50:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:50:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:50:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:50:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.16:50:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.16:50:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-06.16:50:05::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-06.16:50:05::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.16:50:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.16:50:05::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.16:50:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.16:50:05::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:50:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:50:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.16:50:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.16:50:05::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:50:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:50:05::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-06.16:50:05::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-06.16:50:05::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:50:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:50:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.16:50:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.16:50:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:50:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:50:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.16:50:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.16:50:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.16:50:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.16:50:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.16:50:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.16:50:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.16:50:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:50:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:50:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-06.16:50:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.16:50:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.16:50:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.16:50:07::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-06.16:50:07::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-06.16:50:07::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-06.16:50:07::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-06.16:50:07::SCWBDomain::ib/xscutimer.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.
TRACE::2022-07-06.16:50:07::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g
TRACE::2022-07-06.16:50:07::SCWBDomain::.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7
TRACE::2022-07-06.16:50:07::SCWBDomain::_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/l
TRACE::2022-07-06.16:50:07::SCWBDomain::ib/boot.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartp
TRACE::2022-07-06.16:50:07::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g
TRACE::2022-07-06.16:50:07::SCWBDomain::.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/l
TRACE::2022-07-06.16:50:07::SCWBDomain::ib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2022-07-06.16:50:07::SCWBDomain::ortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_corte
TRACE::2022-07-06.16:50:07::SCWBDomain::xa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_co
TRACE::2022-07-06.16:50:07::SCWBDomain::rtexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer
TRACE::2022-07-06.16:50:07::SCWBDomain::.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o
TRACE::2022-07-06.16:50:07::SCWBDomain:: ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache.o
TRACE::2022-07-06.16:50:07::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-07-06.16:50:07::SCWBDomain::ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps
TRACE::2022-07-06.16:50:07::SCWBDomain::7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7
TRACE::2022-07-06.16:50:07::SCWBDomain::_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7
TRACE::2022-07-06.16:50:07::SCWBDomain::_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2022-07-06.16:50:07::SCWBDomain::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xde
TRACE::2022-07-06.16:50:07::SCWBDomain::vcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-07-06.16:50:07::SCWBDomain::o.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking
TRACE::2022-07-06.16:50:07::SCWBDomain::.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-06.16:50:07::SCWBDomain::_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/f
TRACE::2022-07-06.16:50:07::SCWBDomain::cntl.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-06.16:50:08::SCWBDomain::'Finished building libraries'

TRACE::2022-07-06.16:50:08::SCWBDomain::make: Leaving directory 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_plat
TRACE::2022-07-06.16:50:08::SCWBDomain::form/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-06.16:50:08::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-06.16:50:08::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-06.16:50:08::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.16:50:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.16:50:08::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-06.16:50:08::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.16:50:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-06.16:50:09::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-06.16:50:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-06.16:50:09::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.16:50:09::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.16:50:09::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.16:50:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-06.16:50:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-06.16:50:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-06.16:50:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-06.16:50:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.16:50:10::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.16:50:10::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-06.16:50:10::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.16:50:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-06.16:50:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-06.16:50:11::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-06.16:50:11::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-06.16:50:11::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-06.16:50:11::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-06.16:50:11::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-06.16:50:11::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group                
TRACE::2022-07-06.16:50:11::SCWBDomain::               -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-06.16:50:12::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-06.16:50:12::SCWSystem::Not a boot domain 
LOG::2022-07-06.16:50:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-06.16:50:12::SCWDomain::Generating domain artifcats
TRACE::2022-07-06.16:50:12::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-06.16:50:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-06.16:50:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-06.16:50:12::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:50:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:50:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:50:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.16:50:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-06.16:50:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-06.16:50:12::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-06.16:50:12::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-06.16:50:12::SCWMssOS::Copying to export directory.
TRACE::2022-07-06.16:50:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-06.16:50:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-06.16:50:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-06.16:50:12::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-06.16:50:12::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:50:12::SCWPlatform::Started preparing the platform 
TRACE::2022-07-06.16:50:12::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-06.16:50:12::SCWSystem::dir created 
TRACE::2022-07-06.16:50:12::SCWSystem::Writing the bif 
TRACE::2022-07-06.16:50:12::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-06.16:50:12::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-06.16:50:12::SCWPlatform::Completed generating the platform
TRACE::2022-07-06.16:50:12::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:50:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:50:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:50:12::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.16:50:12::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.16:50:12::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:50:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:50:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:50:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:50:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:50:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:50:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/ThirdDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ThirdDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"55bab202c71d8a2d2fb9ae7b26d9316f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-06.16:50:12::SCWPlatform::updated the xpfm file.
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.16:50:12::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.16:50:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.16:50:12::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.16:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.16:50:12::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.16:50:12::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.16:50:12::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::In reload Mss file.
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:40::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.17:07:40::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.17:07:40::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.17:07:40::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.17:07:40::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:40::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:41::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:41::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:41::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:41::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.17:07:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.17:07:41::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:46::SCWMssOS::Adding Library:  lwip211:1.6
TRACE::2022-07-06.17:07:46::SCWMssOS::Added Library:  lwip211
TRACE::2022-07-06.17:07:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.17:07:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.17:07:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.17:07:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.17:07:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.17:07:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/ThirdDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ThirdDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"55bab202c71d8a2d2fb9ae7b26d9316f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-06.17:07:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.17:07:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.17:07:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::In reload Mss file.
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.17:07:48::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.17:07:48::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.17:07:48::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.17:07:48::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:48::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:48::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:48::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:48::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:48::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:49::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:49::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:49::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:49::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:07:49::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:07:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:07:49::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:49::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:07:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:07:49::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:49::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:07:49::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:49::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:49::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:49::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.17:07:49::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.17:07:49::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:07:49::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.17:07:49::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2022-07-06.17:07:51::SCWMssOS::Removing file D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2022-07-06.17:08:03::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-06.17:08:03::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-06.17:08:03::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-06.17:08:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-06.17:08:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-06.17:08:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-06.17:08:03::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-06.17:08:03::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-06.17:08:03::SCWSystem::Not a boot domain 
LOG::2022-07-06.17:08:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-06.17:08:03::SCWDomain::Generating domain artifcats
TRACE::2022-07-06.17:08:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-06.17:08:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-06.17:08:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-06.17:08:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-06.17:08:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:08:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:08:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:08:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:08:03::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:03::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:03::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:03::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-06.17:08:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-06.17:08:03::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:03::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-06.17:08:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-06.17:08:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-06.17:08:03::SCWDomain::Building the domain :  standalone_domain
TRACE::2022-07-06.17:08:03::SCWMssOS::doing bsp build ... 
TRACE::2022-07-06.17:08:03::SCWMssOS::System Command Ran  D: & cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2022-07-06.17:08:03::SCWMssOS::make --no-print-directory seq_libs

TRACE::2022-07-06.17:08:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.17:08:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.17:08:03::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.17:08:03::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.17:08:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.17:08:03::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.17:08:03::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:03::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.17:08:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.17:08:03::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.17:08:03::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.17:08:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:04::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:04::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.17:08:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.17:08:04::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.17:08:04::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.17:08:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.17:08:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.17:08:04::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:04::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.17:08:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.17:08:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.17:08:04::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:05::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-06.17:08:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.17:08:05::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.17:08:05::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.17:08:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.17:08:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.17:08:06::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.17:08:06::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.17:08:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:06::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:06::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:06::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.17:08:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.17:08:06::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.17:08:06::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.17:08:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.17:08:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.17:08:09::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:09::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.17:08:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:09::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:09::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-06.17:08:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.17:08:09::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.17:08:09::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:09::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2022-07-06.17:08:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2022-07-06.17:08:24::SCWMssOS::make -j 34 --no-print-directory par_libs

TRACE::2022-07-06.17:08:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.17:08:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-06.17:08:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-06.17:08:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-06.17:08:25::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-06.17:08:25::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.17:08:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.17:08:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.17:08:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.17:08:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.17:08:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.17:08:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.17:08:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.17:08:25::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.17:08:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.17:08:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-06.17:08:25::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-06.17:08:25::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.17:08:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.17:08:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.17:08:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.17:08:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-06.17:08:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-06.17:08:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-06.17:08:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-06.17:08:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-06.17:08:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-06.17:08:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-06.17:08:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.17:08:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.17:08:26::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.17:08:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.17:08:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-06.17:08:26::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-06.17:08:26::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.17:08:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.17:08:26::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-06.17:08:26::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-06.17:08:26::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.17:08:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.17:08:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-06.17:08:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-06.17:08:26::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.17:08:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.17:08:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-06.17:08:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-06.17:08:26::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-06.17:08:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-06.17:08:26::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-06.17:08:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-06.17:08:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-06.17:08:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-06.17:08:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2022-07-06.17:08:28::SCWMssOS::make --no-print-directory archive

TRACE::2022-07-06.17:08:28::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-06.17:08:28::SCWMssOS::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-06.17:08:28::SCWMssOS::ib/xscutimer.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.
TRACE::2022-07-06.17:08:28::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g
TRACE::2022-07-06.17:08:28::SCWMssOS::.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7
TRACE::2022-07-06.17:08:28::SCWMssOS::_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/l
TRACE::2022-07-06.17:08:28::SCWMssOS::ib/xil_assert.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/x
TRACE::2022-07-06.17:08:28::SCWMssOS::il_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/tran
TRACE::2022-07-06.17:08:28::SCWMssOS::slation_table.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/l
TRACE::2022-07-06.17:08:28::SCWMssOS::ib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2022-07-06.17:08:28::SCWMssOS::ortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_corte
TRACE::2022-07-06.17:08:28::SCWMssOS::xa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_co
TRACE::2022-07-06.17:08:28::SCWMssOS::rtexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer
TRACE::2022-07-06.17:08:28::SCWMssOS::.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o
TRACE::2022-07-06.17:08:28::SCWMssOS:: ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache.o
TRACE::2022-07-06.17:08:28::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-07-06.17:08:28::SCWMssOS::ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps
TRACE::2022-07-06.17:08:28::SCWMssOS::7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7
TRACE::2022-07-06.17:08:28::SCWMssOS::_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7
TRACE::2022-07-06.17:08:28::SCWMssOS::_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2022-07-06.17:08:28::SCWMssOS::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xde
TRACE::2022-07-06.17:08:28::SCWMssOS::vcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-07-06.17:08:28::SCWMssOS::o.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking
TRACE::2022-07-06.17:08:28::SCWMssOS::.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-06.17:08:28::SCWMssOS::_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/f
TRACE::2022-07-06.17:08:28::SCWMssOS::cntl.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-06.17:08:28::SCWMssOS::'Finished building libraries'

TRACE::2022-07-06.17:08:28::SCWMssOS::Copying to export directory.
TRACE::2022-07-06.17:08:29::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-06.17:08:29::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-06.17:08:29::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-06.17:08:29::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-06.17:08:29::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-06.17:08:29::SCWPlatform::Started preparing the platform 
TRACE::2022-07-06.17:08:29::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-06.17:08:29::SCWSystem::dir created 
TRACE::2022-07-06.17:08:29::SCWSystem::Writing the bif 
TRACE::2022-07-06.17:08:29::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-06.17:08:29::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-06.17:08:29::SCWPlatform::Completed generating the platform
TRACE::2022-07-06.17:08:29::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.17:08:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.17:08:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.17:08:29::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.17:08:29::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-06.17:08:29::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-06.17:08:29::SCWMssOS::Commit changes completed.
TRACE::2022-07-06.17:08:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:08:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:08:29::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:29::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:08:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.17:08:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:08:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-06.17:08:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:08:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:08:29::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:29::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:08:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:08:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:29::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/ThirdDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/ThirdDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d6e55fb9a30ba0d48906d794569f4601",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-06.17:08:29::SCWPlatform::updated the xpfm file.
TRACE::2022-07-06.17:08:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-06.17:08:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-06.17:08:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-06.17:08:29::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:29::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_7
TRACE::2022-07-06.17:08:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-06.17:08:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-06.17:08:29::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-06.17:08:29::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:43::SCWPlatform::Clearing the existing platform
TRACE::2022-07-07.11:16:43::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-07.11:16:43::SCWBDomain::clearing the fsbl build
TRACE::2022-07-07.11:16:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:43::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:43::SCWSystem::Clearing the domains completed.
TRACE::2022-07-07.11:16:43::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-07.11:16:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:43::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:43::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWReader::Active system found as  FirstDraftBD_wrapper_platform
TRACE::2022-07-07.11:16:46::SCWReader::Handling sysconfig FirstDraftBD_wrapper_platform
TRACE::2022-07-07.11:16:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-07.11:16:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-07.11:16:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-07.11:16:46::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-07.11:16:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-07.11:16:46::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.11:16:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.11:16:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.11:16:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-07.11:16:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWReader::No isolation master present  
TRACE::2022-07-07.11:16:46::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-07.11:16:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-07.11:16:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-07.11:16:46::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-07.11:16:46::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.11:16:46::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.11:16:46::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.11:16:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-07.11:16:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:46::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:46::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:46::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:46::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:46::SCWReader::No isolation master present  
TRACE::2022-07-07.11:16:54::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:54::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:54::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-07.11:16:54::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:57::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:57::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:57::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_15
TRACE::2022-07-07.11:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/ThirdDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_14
TRACE::2022-07-07.11:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:57::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:16:57::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_15
TRACE::2022-07-07.11:16:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:16:57::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.11:16:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.11:16:57::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.11:16:57::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-07.11:16:57::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.11:16:57::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.11:16:57::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.11:16:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-07.11:16:57::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:57::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:16:57::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:16:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-07.11:16:59::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_16
TRACE::2022-07-07.11:16:59::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-07.11:16:59::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:16:59::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.11:16:59::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:59::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-07.11:16:59::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:16:59::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.11:16:59::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:59::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:59::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:16:59::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:17:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:17:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:17:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_16
TRACE::2022-07-07.11:17:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_16
TRACE::2022-07-07.11:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:17:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:17:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:17:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.11:17:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:17:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:17:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:17:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.11:17:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.11:17:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.11:17:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_16
TRACE::2022-07-07.11:17:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_16
TRACE::2022-07-07.11:17:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.11:17:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:17:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.11:17:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.11:17:00::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FourthDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FourthDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d6e55fb9a30ba0d48906d794569f4601",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-07.16:25:51::SCWPlatform::Clearing the existing platform
TRACE::2022-07-07.16:25:51::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-07.16:25:51::SCWBDomain::clearing the fsbl build
TRACE::2022-07-07.16:25:51::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:51::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:51::SCWSystem::Clearing the domains completed.
TRACE::2022-07-07.16:25:51::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-07.16:25:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:51::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:51::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWReader::Active system found as  FirstDraftBD_wrapper_platform
TRACE::2022-07-07.16:25:53::SCWReader::Handling sysconfig FirstDraftBD_wrapper_platform
TRACE::2022-07-07.16:25:53::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-07.16:25:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-07.16:25:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-07.16:25:53::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-07.16:25:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-07.16:25:53::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.16:25:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.16:25:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:25:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-07.16:25:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWReader::No isolation master present  
TRACE::2022-07-07.16:25:53::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-07.16:25:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-07.16:25:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-07.16:25:53::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-07.16:25:53::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.16:25:53::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.16:25:53::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:25:53::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-07.16:25:53::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:25:53::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:25:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:25:53::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:25:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:25:53::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:25:53::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:25:53::SCWReader::No isolation master present  
TRACE::2022-07-07.16:26:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:01::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-07.16:26:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:07::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_18
TRACE::2022-07-07.16:26:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FourthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_17
TRACE::2022-07-07.16:26:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/tempdsa/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::update - Opened existing hwdb FirstDraftBD_wrapper_18
TRACE::2022-07-07.16:26:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.16:26:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.16:26:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:26:07::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2022-07-07.16:26:07::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.16:26:07::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.16:26:07::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:26:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2022-07-07.16:26:07::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-07.16:26:14::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:14::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-07.16:26:14::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:26:14::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-07.16:26:14::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:26:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:14::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:14::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:14::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:14::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FifthDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FifthDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d6e55fb9a30ba0d48906d794569f4601",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-07-07.16:26:14::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-07.16:26:14::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-07.16:26:14::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-07.16:26:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-07.16:26:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-07.16:26:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-07.16:26:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-07-07.16:26:14::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-07.16:26:14::SCWSystem::Not a boot domain 
LOG::2022-07-07.16:26:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-07.16:26:14::SCWDomain::Generating domain artifcats
TRACE::2022-07-07.16:26:14::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-07.16:26:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-07.16:26:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-07.16:26:14::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-07.16:26:14::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:14::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:14::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:14::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:14::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:14::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-07.16:26:14::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-07.16:26:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-07.16:26:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-07.16:26:14::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-07.16:26:14::SCWMssOS::Copying to export directory.
TRACE::2022-07-07.16:26:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-07.16:26:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-07.16:26:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-07.16:26:16::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-07.16:26:16::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-07.16:26:16::SCWPlatform::Started preparing the platform 
TRACE::2022-07-07.16:26:16::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-07.16:26:16::SCWSystem::dir created 
TRACE::2022-07-07.16:26:16::SCWSystem::Writing the bif 
TRACE::2022-07-07.16:26:16::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-07.16:26:16::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-07.16:26:16::SCWPlatform::Completed generating the platform
TRACE::2022-07-07.16:26:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.16:26:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.16:26:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:26:16::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-07.16:26:16::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-07.16:26:16::SCWMssOS::Commit changes completed.
TRACE::2022-07-07.16:26:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:16::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:16::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-07.16:26:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:16::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:16::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:16::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FifthDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FifthDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d6e55fb9a30ba0d48906d794569f4601",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-07.16:26:16::SCWPlatform::updated the xpfm file.
TRACE::2022-07-07.16:26:16::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-07.16:26:16::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-07.16:26:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-07.16:26:16::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:16::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_19
TRACE::2022-07-07.16:26:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-07.16:26:16::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-07.16:26:16::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-07.16:26:16::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:03:54::SCWPlatform::Clearing the existing platform
TRACE::2022-07-08.13:03:54::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-08.13:03:54::SCWBDomain::clearing the fsbl build
TRACE::2022-07-08.13:03:54::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:03:54::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:03:54::SCWSystem::Clearing the domains completed.
TRACE::2022-07-08.13:03:54::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-08.13:03:54::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:03:54::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:03:54::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:03:54::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:03:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:03:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened new HwDB with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWReader::Active system found as  FirstDraftBD_wrapper_platform
TRACE::2022-07-08.13:04:00::SCWReader::Handling sysconfig FirstDraftBD_wrapper_platform
TRACE::2022-07-08.13:04:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-08.13:04:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-08.13:04:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-08.13:04:00::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:04:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:04:00::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:04:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:04:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:04:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-08.13:04:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWReader::No isolation master present  
TRACE::2022-07-08.13:04:00::SCWDomain::checking for install qemu data   : 
TRACE::2022-07-08.13:04:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2022-07-08.13:04:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-08.13:04:00::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:04:00::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:04:00::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:04:00::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:04:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-07-08.13:04:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWReader::No isolation master present  
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:00::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:00::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:00::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:00::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:00::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::In reload Mss file.
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-08.13:04:01::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:04:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:04:01::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:04:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:04:01::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::In reload Mss file.
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-08.13:04:01::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-08.13:04:01::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:04:01::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:04:01::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:04:01::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:01::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:01::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:01::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:01::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:01::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-08.13:04:03::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:03::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:03::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:03::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-08.13:04:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:04:03::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:04:52::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:04:52::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:04:52::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:04:52::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:04:52::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::In reload Mss file.
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:05:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:05:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-08.13:05:36::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2022-07-08.13:05:36::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:05:36::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:05:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:05:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:05:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:05:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:05:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:05:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:05:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:05:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:05:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:05:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:05:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:05:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:05:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:05:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:05:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:05:36::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:05:36::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:05:36::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:05:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:05:36::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:05:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:05:36::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2022-07-08.13:05:36::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:05:36::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:06:29::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:29::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:29::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:29::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:29::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:29::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:29::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:29::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-08.13:06:29::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:29::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:29::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:29::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:06:29::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:06:29::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:40::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:40::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:40::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:40::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:40::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::In reload Mss file.
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-08.13:06:41::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:06:41::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:06:41::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:06:41::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:06:41::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:06:41::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:06:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:06:41::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:06:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:06:41::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:06:41::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:06:41::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:05::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:05::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:05::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:05::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:05::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:05::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:05::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:05::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-07-08.13:07:05::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:05::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:05::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:05::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:07:05::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:07:05::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:13::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:13::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:13::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:13::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:13::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:13::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:13::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:13::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:13::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:13::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:13::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:13::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:13::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:20::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:20::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:20::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:20::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:20::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:07:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:07:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:07:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-08.13:07:45::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FifthDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FifthDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1f1a3bf222a148ace3883b25b7c81570",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d6e55fb9a30ba0d48906d794569f4601",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-08.13:07:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:07:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:07:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::In reload Mss file.
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-08.13:07:45::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:07:45::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:07:45::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:07:45::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:07:45::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:07:45::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:45::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:45::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:45::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-08.13:07:45::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:07:45::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:07:45::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:45::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-08.13:07:45::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2022-07-08.13:07:54::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2022-07-08.13:07:54::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:54::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:54::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:54::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:07:54::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:07:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:07:54::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:54::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:07:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:07:54::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:54::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2022-07-08.13:07:54::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:54::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:54::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:07:54::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:07:54::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:07:54::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:08:02::SCWBDomain::removing the temporary location in _platform.
TRACE::2022-07-08.13:08:02::SCWBDomain::Makefile is Updated.
TRACE::2022-07-08.13:08:02::SCWBDomain::doing clean.
TRACE::2022-07-08.13:08:02::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl & make clean
TRACE::2022-07-08.13:08:02::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2022-07-08.13:08:02::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2022-07-08.13:08:07::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:07::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:07::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:07::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:08:07::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:08:07::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:07::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:08:07::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:07::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:08:07::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:08:23::SCWMssOS::Running validate of swdbs.
KEYINFO::2022-07-08.13:08:23::SCWMssOS::Could not open the swdb for system
KEYINFO::2022-07-08.13:08:23::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2022-07-08.13:08:23::SCWMssOS::Cleared the swdb table entry
TRACE::2022-07-08.13:08:23::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-07-08.13:08:23::SCWMssOS::Writing the mss file completed D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:08:23::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:08:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:08:23::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:08:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:08:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:08:23::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:23::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:08:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:08:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:08:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:08:23::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:23::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:08:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:08:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FifthDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FifthDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c01108a057e52f108209a783829e1d43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d6e55fb9a30ba0d48906d794569f4601",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-07-08.13:08:23::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:08:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:08:23::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:08:23::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:08:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:08:23::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:23::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:08:23::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:08:23::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:08:23::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2022-07-08.13:08:39::SCWPlatform::Started generating the artifacts platform FirstDraftBD_wrapper_platform
TRACE::2022-07-08.13:08:39::SCWPlatform::Sanity checking of platform is completed
LOG::2022-07-08.13:08:39::SCWPlatform::Started generating the artifacts for system configuration FirstDraftBD_wrapper_platform
LOG::2022-07-08.13:08:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-07-08.13:08:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-07-08.13:08:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-08.13:08:39::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2022-07-08.13:08:39::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:39::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:39::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:39::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:08:39::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:08:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:08:39::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:39::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:08:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:08:39::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:08:39::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:08:39::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:08:39::SCWBDomain::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-07-08.13:08:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-08.13:08:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-07-08.13:08:39::SCWBDomain::System Command Ran  D:&  cd  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2022-07-08.13:08:39::SCWBDomain::make: Entering directory 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_pla
TRACE::2022-07-08.13:08:39::SCWBDomain::tform/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-08.13:08:39::SCWBDomain::make --no-print-directory seq_libs

TRACE::2022-07-08.13:08:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-08.13:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-08.13:08:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-08.13:08:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-08.13:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-08.13:08:39::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-08.13:08:39::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-08.13:08:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-08.13:08:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-08.13:08:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-08.13:08:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-08.13:08:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-08.13:08:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-08.13:08:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-08.13:08:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-08.13:08:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-08.13:08:40::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-08.13:08:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-08.13:08:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-08.13:08:40::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-08.13:08:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-08.13:08:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-08.13:08:40::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-08.13:08:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:41::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-08.13:08:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-08.13:08:42::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-08.13:08:42::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-08.13:08:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:42::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:42::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:42::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-08.13:08:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-08.13:08:42::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-08.13:08:42::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-08.13:08:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-08.13:08:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-08.13:08:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-08.13:08:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-08.13:08:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-08.13:08:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-08.13:08:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-08.13:08:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-08.13:08:44::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:44::SCWBDomain::"Compiling lwip src and adapter files"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-08.13:08:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-08.13:08:57::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2022-07-08.13:08:57::SCWBDomain::make -j 34 --no-print-directory par_libs

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2022-07-08.13:08:57::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2022-07-08.13:08:57::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-07-08.13:08:57::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-07-08.13:08:57::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-08.13:08:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-08.13:08:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-08.13:08:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-08.13:08:57::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-08.13:08:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-08.13:08:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-08.13:08:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-08.13:08:57::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-08.13:08:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-08.13:08:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-07-08.13:08:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-07-08.13:08:57::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-08.13:08:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-08.13:08:57::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-08.13:08:57::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-08.13:08:57::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2022-07-08.13:08:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-07-08.13:08:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-07-08.13:08:57::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-07-08.13:08:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-07-08.13:08:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-07-08.13:08:58::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-07-08.13:08:58::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-08.13:08:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-08.13:08:58::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-08.13:08:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-08.13:08:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2022-07-08.13:08:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2022-07-08.13:08:58::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-08.13:08:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-08.13:08:58::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_8/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2022-07-08.13:08:58::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2022-07-08.13:08:58::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-08.13:08:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-08.13:08:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2022-07-08.13:08:58::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2022-07-08.13:08:58::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-08.13:08:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-08.13:08:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-07-08.13:08:58::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-07-08.13:08:58::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2022-07-08.13:08:58::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2022-07-08.13:08:58::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-08.13:08:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-08.13:08:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:08:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2022-07-08.13:08:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2022-07-08.13:08:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2022-07-08.13:08:58::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2022-07-08.13:09:00::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2022-07-08.13:09:00::SCWBDomain::make --no-print-directory archive

TRACE::2022-07-08.13:09:00::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_corte
TRACE::2022-07-08.13:09:00::SCWBDomain::xa9_0/lib/kill.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/l
TRACE::2022-07-08.13:09:00::SCWBDomain::ib/xscutimer.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.
TRACE::2022-07-08.13:09:00::SCWBDomain::o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdmaps_g
TRACE::2022-07-08.13:09:00::SCWBDomain::.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.o ps7
TRACE::2022-07-08.13:09:00::SCWBDomain::_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/l
TRACE::2022-07-08.13:09:00::SCWBDomain::ib/boot.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xuartp
TRACE::2022-07-08.13:09:00::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xgpio_g
TRACE::2022-07-08.13:09:00::SCWBDomain::.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/l
TRACE::2022-07-08.13:09:00::SCWBDomain::ib/xscutimer_selftest.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2022-07-08.13:09:00::SCWBDomain::ortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_corte
TRACE::2022-07-08.13:09:00::SCWBDomain::xa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xadcps.o ps7_co
TRACE::2022-07-08.13:09:00::SCWBDomain::rtexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer
TRACE::2022-07-08.13:09:00::SCWBDomain::.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o
TRACE::2022-07-08.13:09:00::SCWBDomain:: ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache.o
TRACE::2022-07-08.13:09:00::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xil_mmu.o 
TRACE::2022-07-08.13:09:00::SCWBDomain::ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xdevcfg_g.o ps
TRACE::2022-07-08.13:09:00::SCWBDomain::7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7
TRACE::2022-07-08.13:09:00::SCWBDomain::_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7
TRACE::2022-07-08.13:09:00::SCWBDomain::_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps
TRACE::2022-07-08.13:09:00::SCWBDomain::7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xde
TRACE::2022-07-08.13:09:00::SCWBDomain::vcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xgpi
TRACE::2022-07-08.13:09:00::SCWBDomain::o.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking
TRACE::2022-07-08.13:09:00::SCWBDomain::.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps
TRACE::2022-07-08.13:09:00::SCWBDomain::_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/f
TRACE::2022-07-08.13:09:00::SCWBDomain::cntl.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2022-07-08.13:09:00::SCWBDomain::'Finished building libraries'

TRACE::2022-07-08.13:09:00::SCWBDomain::make: Leaving directory 'D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_plat
TRACE::2022-07-08.13:09:00::SCWBDomain::form/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-07-08.13:09:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2022-07-08.13:09:00::SCWBDomain::exa9_0/include -I.

TRACE::2022-07-08.13:09:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-08.13:09:00::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-08.13:09:00::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2022-07-08.13:09:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-08.13:09:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-08.13:09:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-08.13:09:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2022-07-08.13:09:01::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-08.13:09:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-08.13:09:01::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-08.13:09:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-08.13:09:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-08.13:09:01::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2022-07-08.13:09:01::SCWBDomain::rtexa9_0/include -I.

TRACE::2022-07-08.13:09:02::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-08.13:09:02::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-08.13:09:02::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2022-07-08.13:09:02::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-08.13:09:02::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2022-07-08.13:09:02::SCWBDomain::cortexa9_0/include -I.

TRACE::2022-07-08.13:09:02::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2022-07-08.13:09:02::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-07-08.13:09:02::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2022-07-08.13:09:02::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2022-07-08.13:09:02::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2022-07-08.13:09:02::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group                
TRACE::2022-07-08.13:09:02::SCWBDomain::               -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-07-08.13:09:03::SCWSystem::Checking the domain standalone_domain
LOG::2022-07-08.13:09:03::SCWSystem::Not a boot domain 
LOG::2022-07-08.13:09:03::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-07-08.13:09:03::SCWDomain::Generating domain artifcats
TRACE::2022-07-08.13:09:03::SCWMssOS::Generating standalone artifcats
TRACE::2022-07-08.13:09:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/qemu/
TRACE::2022-07-08.13:09:03::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/export/FirstDraftBD_wrapper_platform/sw/FirstDraftBD_wrapper_platform/standalone_domain/qemu/
TRACE::2022-07-08.13:09:03::SCWMssOS:: Copying the user libraries. 
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:09:03::SCWMssOS::No sw design opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::mss exists loading the mss file  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::Opened the sw design from mss  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::Adding the swdes entry D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-07-08.13:09:03::SCWMssOS::updating the scw layer about changes
TRACE::2022-07-08.13:09:03::SCWMssOS::Opened the sw design.  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::Completed writing the mss file at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-07-08.13:09:03::SCWMssOS::Mss edits present, copying mssfile into export location D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-07-08.13:09:03::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-07-08.13:09:03::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-07-08.13:09:03::SCWMssOS::skipping the bsp build ... 
TRACE::2022-07-08.13:09:03::SCWMssOS::Copying to export directory.
TRACE::2022-07-08.13:09:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-07-08.13:09:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-07-08.13:09:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-07-08.13:09:03::SCWSystem::Completed Processing the sysconfig FirstDraftBD_wrapper_platform
LOG::2022-07-08.13:09:03::SCWPlatform::Completed generating the artifacts for system configuration FirstDraftBD_wrapper_platform
TRACE::2022-07-08.13:09:03::SCWPlatform::Started preparing the platform 
TRACE::2022-07-08.13:09:03::SCWSystem::Writing the bif file for system config FirstDraftBD_wrapper_platform
TRACE::2022-07-08.13:09:03::SCWSystem::dir created 
TRACE::2022-07-08.13:09:03::SCWSystem::Writing the bif 
TRACE::2022-07-08.13:09:03::SCWPlatform::Started writing the spfm file 
TRACE::2022-07-08.13:09:03::SCWPlatform::Started writing the xpfm file 
TRACE::2022-07-08.13:09:03::SCWPlatform::Completed generating the platform
TRACE::2022-07-08.13:09:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:09:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:09:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:09:03::SCWMssOS::Saving the mss changes D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-07-08.13:09:03::SCWMssOS::Completed writemss as part of save.
TRACE::2022-07-08.13:09:03::SCWMssOS::Commit changes completed.
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:09:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:09:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWWriter::formatted JSON is {
	"platformName":	"FirstDraftBD_wrapper_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FirstDraftBD_wrapper_platform",
	"platHandOff":	"D:/repos/red_pitaya_opo_locking/Lock_In_Red_pitaya/FifthDraftBD_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/FifthDraftBD_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FirstDraftBD_wrapper_platform",
	"systems":	[{
			"systemName":	"FirstDraftBD_wrapper_platform",
			"systemDesc":	"FirstDraftBD_wrapper_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FirstDraftBD_wrapper_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c01108a057e52f108209a783829e1d43",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6", "lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"none",
							"stdout":	"none",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"d6e55fb9a30ba0d48906d794569f4601",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-07-08.13:09:03::SCWPlatform::updated the xpfm file.
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to open the hw design at D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform::DSA directory D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.13:09:03::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.13:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.13:09:03::SCWPlatform::Trying to set the existing hwdb with name FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Opened existing hwdb FirstDraftBD_wrapper_22
TRACE::2022-07-08.13:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-07-08.13:09:03::SCWMssOS::Checking the sw design at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.13:09:03::SCWMssOS::DEBUG:  swdes dump  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-07-08.13:09:03::SCWMssOS::Sw design exists and opened at  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.14:04:23::SCWPlatform::Clearing the existing platform
TRACE::2022-07-08.14:04:23::SCWSystem::Clearing the existing sysconfig
TRACE::2022-07-08.14:04:23::SCWBDomain::clearing the fsbl build
TRACE::2022-07-08.14:04:23::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-07-08.14:04:23::SCWMssOS::Removing the swdes entry for  D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-07-08.14:04:23::SCWSystem::Clearing the domains completed.
TRACE::2022-07-08.14:04:23::SCWPlatform::Clearing the opened hw db.
TRACE::2022-07-08.14:04:23::SCWPlatform::DSA given D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.14:04:23::SCWPlatform::DSA absoulate path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.14:04:23::SCWPlatform:: Platform location is D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw
TRACE::2022-07-08.14:04:23::SCWPlatform:: Platform Path D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
TRACE::2022-07-08.14:04:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2022-07-08.14:04:23::SCWPlatform::Removing the HwDB with name D:/repos/red_pitaya_opo_locking/updated_RePLIA_vivado_project/VitisWorkspace/FirstDraftBD_wrapper_platform/hw/FifthDraftBD_wrapper.xsa
