// Seed: 2165434103
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    output logic id_5
);
  logic id_6;
  assign id_6 = id_4;
  assign id_3 = 1 ? 1'b0 : 1;
endmodule
