 
****************************************
check_design summary:
Version:     J-2014.09-SP2
Date:        Mon Feb 27 14:41:36 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    200
    Unconnected ports (LINT-28)                                    10
    Shorted outputs (LINT-31)                                      98
    Constant outputs (LINT-52)                                     92

Cells                                                               5
    Nets connected to multiple pins on same cell (LINT-33)          5
--------------------------------------------------------------------------------

Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_Arbiter_input_DATA_WIDTH32', port 'Req_LL' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_NN' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_EE' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_WW' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_SS' is not connected to any nets. (LINT-28)
Warning: In design 'MUX_5x1_FIFO_input_DATA_WIDTH32', port 'Grant_LL' is not connected to any nets. (LINT-28)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_N' is connected directly to output port 'Req_W'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_N' is connected directly to output port 'Req_W'. (LINT-31)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_N' is connected directly to output port 'Req_W'. (LINT-31)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_N' is connected directly to output port 'Req_W'. (LINT-31)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_N' is connected directly to output port 'Req_W'. (LINT-31)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_N' is connected directly to output port 'Req_W'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_E_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to output port 'MUX_5x1_module_input_select_N_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_L_out[2]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_S_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to output port 'MUX_5x1_module_input_select_W_out[1]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_N_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_N_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_E_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_E_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_W_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_W_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_S_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_S_out[0]'. (LINT-31)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_L_out[2]' is connected directly to output port 'MUX_2x1_module_output_select_L_out[0]'. (LINT-31)
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_2x1_LBDR_output_N'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_output_sel_in[1]', 'Req_NN'', 'Req_NW', 'Req_RN', 'Req_RW'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_2x1_LBDR_output_E'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_output_sel_in[1]', 'Req_NN'', 'Req_NW', 'Req_RN', 'Req_RW'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_2x1_LBDR_output_W'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_output_sel_in[1]', 'Req_NN'', 'Req_NW', 'Req_RN', 'Req_RW'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_2x1_LBDR_output_S'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_output_sel_in[1]', 'Req_NN'', 'Req_NW', 'Req_RN', 'Req_RW'.
Warning: In design 'router_DATA_WIDTH32_current_address0_Rxy_rst60_Cx_rst10_NoC_size4', the same net is connected to more than one pin on submodule 'MUX_2x1_LBDR_output_L'. (LINT-33)
   Net '*Logic0*' is connected to pins 'MUX_LBDR_output_sel_in[1]', 'Req_NN'', 'Req_NW', 'Req_RN', 'Req_RW'.
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_0', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_0', output port 'MUX_2x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_1', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_2', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_3', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_4', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_N' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LBDR_cur_addr_rst0_Rxy_rst60_Cx_rst10_NoC_size4_5', output port 'Req_W' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_1', output port 'MUX_2x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_2', output port 'MUX_2x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_N_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_E_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_W_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_S_out[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[2]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_5x1_module_input_select_L_out[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_N_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_E_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_W_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_S_out[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Fault_Control_v1_3', output port 'MUX_2x1_module_output_select_L_out[1]' is connected directly to 'logic 0'. (LINT-52)
1
