module Baud_Rate_Generator(
    input clk, // System clock input
    output reg tick // Baud rate tick output
);

parameter BAUD_RATE = 9600;
parameter CLOCK_FREQUENCY = 50000000; // Assuming a 50MHz clock

reg [11:0] baud_counter; // Counter to generate baud rate

always @(posedge clk)
begin
    if (baud_counter == (CLOCK_FREQUENCY / BAUD_RATE) - 1) begin
        baud_counter <= 0;
        tick <= 1;
    end
    else begin
        baud_counter <= baud_counter + 1;
        tick <= 0;
    end
end

endmodule

