// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=65901,HLS_SYN_TPT=65793,HLS_SYN_MEM=128,HLS_SYN_DSP=0,HLS_SYN_FF=23392,HLS_SYN_LUT=34637,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;

 reg    ap_rst_n_inv;
wire   [63:0] A_in;
wire   [63:0] A_out;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_0_AWREADY;
wire    gmem0_0_WREADY;
wire    gmem0_0_ARREADY;
wire    gmem0_0_RVALID;
wire   [31:0] gmem0_0_RDATA;
wire    gmem0_0_RLAST;
wire   [0:0] gmem0_0_RID;
wire   [8:0] gmem0_0_RFIFONUM;
wire   [0:0] gmem0_0_RUSER;
wire   [1:0] gmem0_0_RRESP;
wire    gmem0_0_BVALID;
wire    gmem1_0_AWREADY;
wire    gmem1_0_WREADY;
wire    gmem1_0_ARREADY;
wire    gmem1_0_RVALID;
wire   [31:0] gmem1_0_RDATA;
wire   [8:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
wire   [1:0] gmem1_0_BRESP;
wire   [0:0] gmem1_0_BID;
wire   [0:0] gmem1_0_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [63:0] entry_proc_U0_A_out_c_din;
wire    entry_proc_U0_A_out_c_write;
wire    read_input_U0_ap_start;
wire    read_input_U0_ap_done;
wire    read_input_U0_ap_continue;
wire    read_input_U0_ap_idle;
wire    read_input_U0_ap_ready;
wire    read_input_U0_m_axi_gmem0_0_AWVALID;
wire   [63:0] read_input_U0_m_axi_gmem0_0_AWADDR;
wire   [0:0] read_input_U0_m_axi_gmem0_0_AWID;
wire   [31:0] read_input_U0_m_axi_gmem0_0_AWLEN;
wire   [2:0] read_input_U0_m_axi_gmem0_0_AWSIZE;
wire   [1:0] read_input_U0_m_axi_gmem0_0_AWBURST;
wire   [1:0] read_input_U0_m_axi_gmem0_0_AWLOCK;
wire   [3:0] read_input_U0_m_axi_gmem0_0_AWCACHE;
wire   [2:0] read_input_U0_m_axi_gmem0_0_AWPROT;
wire   [3:0] read_input_U0_m_axi_gmem0_0_AWQOS;
wire   [3:0] read_input_U0_m_axi_gmem0_0_AWREGION;
wire   [0:0] read_input_U0_m_axi_gmem0_0_AWUSER;
wire    read_input_U0_m_axi_gmem0_0_WVALID;
wire   [31:0] read_input_U0_m_axi_gmem0_0_WDATA;
wire   [3:0] read_input_U0_m_axi_gmem0_0_WSTRB;
wire    read_input_U0_m_axi_gmem0_0_WLAST;
wire   [0:0] read_input_U0_m_axi_gmem0_0_WID;
wire   [0:0] read_input_U0_m_axi_gmem0_0_WUSER;
wire    read_input_U0_m_axi_gmem0_0_ARVALID;
wire   [63:0] read_input_U0_m_axi_gmem0_0_ARADDR;
wire   [0:0] read_input_U0_m_axi_gmem0_0_ARID;
wire   [31:0] read_input_U0_m_axi_gmem0_0_ARLEN;
wire   [2:0] read_input_U0_m_axi_gmem0_0_ARSIZE;
wire   [1:0] read_input_U0_m_axi_gmem0_0_ARBURST;
wire   [1:0] read_input_U0_m_axi_gmem0_0_ARLOCK;
wire   [3:0] read_input_U0_m_axi_gmem0_0_ARCACHE;
wire   [2:0] read_input_U0_m_axi_gmem0_0_ARPROT;
wire   [3:0] read_input_U0_m_axi_gmem0_0_ARQOS;
wire   [3:0] read_input_U0_m_axi_gmem0_0_ARREGION;
wire   [0:0] read_input_U0_m_axi_gmem0_0_ARUSER;
wire    read_input_U0_m_axi_gmem0_0_RREADY;
wire    read_input_U0_m_axi_gmem0_0_BREADY;
wire   [23:0] read_input_U0_inter_strm_0_din;
wire    read_input_U0_inter_strm_0_write;
wire    read_input_U0_start_out;
wire    read_input_U0_start_write;
wire    stencil_stage_1_U0_ap_start;
wire    stencil_stage_1_U0_ap_done;
wire    stencil_stage_1_U0_ap_continue;
wire    stencil_stage_1_U0_ap_idle;
wire    stencil_stage_1_U0_ap_ready;
wire    stencil_stage_1_U0_inter_strm_0_read;
wire   [23:0] stencil_stage_1_U0_inter_strm_1_din;
wire    stencil_stage_1_U0_inter_strm_1_write;
wire   [31:0] stencil_stage_1_U0_inter_strm_1_num_data_valid;
wire   [31:0] stencil_stage_1_U0_inter_strm_1_fifo_cap;
wire    stencil_stage_1_U0_start_out;
wire    stencil_stage_1_U0_start_write;
wire    stencil_stage_2_U0_ap_start;
wire    stencil_stage_2_U0_ap_done;
wire    stencil_stage_2_U0_ap_continue;
wire    stencil_stage_2_U0_ap_idle;
wire    stencil_stage_2_U0_ap_ready;
wire    stencil_stage_2_U0_inter_strm_1_read;
wire   [23:0] stencil_stage_2_U0_inter_strm_2_din;
wire    stencil_stage_2_U0_inter_strm_2_write;
wire   [31:0] stencil_stage_2_U0_inter_strm_2_num_data_valid;
wire   [31:0] stencil_stage_2_U0_inter_strm_2_fifo_cap;
wire    stencil_stage_2_U0_start_out;
wire    stencil_stage_2_U0_start_write;
wire    stencil_stage_3_U0_ap_start;
wire    stencil_stage_3_U0_ap_done;
wire    stencil_stage_3_U0_ap_continue;
wire    stencil_stage_3_U0_ap_idle;
wire    stencil_stage_3_U0_ap_ready;
wire    stencil_stage_3_U0_inter_strm_2_read;
wire   [23:0] stencil_stage_3_U0_inter_strm_3_din;
wire    stencil_stage_3_U0_inter_strm_3_write;
wire   [31:0] stencil_stage_3_U0_inter_strm_3_num_data_valid;
wire   [31:0] stencil_stage_3_U0_inter_strm_3_fifo_cap;
wire    stencil_stage_3_U0_start_out;
wire    stencil_stage_3_U0_start_write;
wire    stencil_stage_4_U0_ap_start;
wire    stencil_stage_4_U0_ap_done;
wire    stencil_stage_4_U0_ap_continue;
wire    stencil_stage_4_U0_ap_idle;
wire    stencil_stage_4_U0_ap_ready;
wire    stencil_stage_4_U0_inter_strm_3_read;
wire   [23:0] stencil_stage_4_U0_inter_strm_4_din;
wire    stencil_stage_4_U0_inter_strm_4_write;
wire   [31:0] stencil_stage_4_U0_inter_strm_4_num_data_valid;
wire   [31:0] stencil_stage_4_U0_inter_strm_4_fifo_cap;
wire    stencil_stage_4_U0_start_out;
wire    stencil_stage_4_U0_start_write;
wire    stencil_stage_5_U0_ap_start;
wire    stencil_stage_5_U0_ap_done;
wire    stencil_stage_5_U0_ap_continue;
wire    stencil_stage_5_U0_ap_idle;
wire    stencil_stage_5_U0_ap_ready;
wire    stencil_stage_5_U0_inter_strm_4_read;
wire   [23:0] stencil_stage_5_U0_inter_strm_5_din;
wire    stencil_stage_5_U0_inter_strm_5_write;
wire   [31:0] stencil_stage_5_U0_inter_strm_5_num_data_valid;
wire   [31:0] stencil_stage_5_U0_inter_strm_5_fifo_cap;
wire    stencil_stage_5_U0_start_out;
wire    stencil_stage_5_U0_start_write;
wire    stencil_stage_6_U0_ap_start;
wire    stencil_stage_6_U0_ap_done;
wire    stencil_stage_6_U0_ap_continue;
wire    stencil_stage_6_U0_ap_idle;
wire    stencil_stage_6_U0_ap_ready;
wire    stencil_stage_6_U0_inter_strm_5_read;
wire   [23:0] stencil_stage_6_U0_inter_strm_6_din;
wire    stencil_stage_6_U0_inter_strm_6_write;
wire   [31:0] stencil_stage_6_U0_inter_strm_6_num_data_valid;
wire   [31:0] stencil_stage_6_U0_inter_strm_6_fifo_cap;
wire    stencil_stage_6_U0_start_out;
wire    stencil_stage_6_U0_start_write;
wire    stencil_stage_7_U0_ap_start;
wire    stencil_stage_7_U0_ap_done;
wire    stencil_stage_7_U0_ap_continue;
wire    stencil_stage_7_U0_ap_idle;
wire    stencil_stage_7_U0_ap_ready;
wire    stencil_stage_7_U0_inter_strm_6_read;
wire   [23:0] stencil_stage_7_U0_inter_strm_7_din;
wire    stencil_stage_7_U0_inter_strm_7_write;
wire   [31:0] stencil_stage_7_U0_inter_strm_7_num_data_valid;
wire   [31:0] stencil_stage_7_U0_inter_strm_7_fifo_cap;
wire    stencil_stage_7_U0_start_out;
wire    stencil_stage_7_U0_start_write;
wire    stencil_stage_8_U0_ap_start;
wire    stencil_stage_8_U0_ap_done;
wire    stencil_stage_8_U0_ap_continue;
wire    stencil_stage_8_U0_ap_idle;
wire    stencil_stage_8_U0_ap_ready;
wire    stencil_stage_8_U0_inter_strm_7_read;
wire   [23:0] stencil_stage_8_U0_inter_strm_8_din;
wire    stencil_stage_8_U0_inter_strm_8_write;
wire   [31:0] stencil_stage_8_U0_inter_strm_8_num_data_valid;
wire   [31:0] stencil_stage_8_U0_inter_strm_8_fifo_cap;
wire    stencil_stage_8_U0_start_out;
wire    stencil_stage_8_U0_start_write;
wire    stencil_stage_9_U0_ap_start;
wire    stencil_stage_9_U0_ap_done;
wire    stencil_stage_9_U0_ap_continue;
wire    stencil_stage_9_U0_ap_idle;
wire    stencil_stage_9_U0_ap_ready;
wire    stencil_stage_9_U0_inter_strm_8_read;
wire   [23:0] stencil_stage_9_U0_inter_strm_9_din;
wire    stencil_stage_9_U0_inter_strm_9_write;
wire   [31:0] stencil_stage_9_U0_inter_strm_9_num_data_valid;
wire   [31:0] stencil_stage_9_U0_inter_strm_9_fifo_cap;
wire    stencil_stage_9_U0_start_out;
wire    stencil_stage_9_U0_start_write;
wire    stencil_stage_10_U0_ap_start;
wire    stencil_stage_10_U0_ap_done;
wire    stencil_stage_10_U0_ap_continue;
wire    stencil_stage_10_U0_ap_idle;
wire    stencil_stage_10_U0_ap_ready;
wire    stencil_stage_10_U0_inter_strm_9_read;
wire   [23:0] stencil_stage_10_U0_inter_strm_10_din;
wire    stencil_stage_10_U0_inter_strm_10_write;
wire   [31:0] stencil_stage_10_U0_inter_strm_10_num_data_valid;
wire   [31:0] stencil_stage_10_U0_inter_strm_10_fifo_cap;
wire    stencil_stage_10_U0_start_out;
wire    stencil_stage_10_U0_start_write;
wire    stencil_stage_11_U0_ap_start;
wire    stencil_stage_11_U0_ap_done;
wire    stencil_stage_11_U0_ap_continue;
wire    stencil_stage_11_U0_ap_idle;
wire    stencil_stage_11_U0_ap_ready;
wire    stencil_stage_11_U0_inter_strm_10_read;
wire   [23:0] stencil_stage_11_U0_inter_strm_11_din;
wire    stencil_stage_11_U0_inter_strm_11_write;
wire   [31:0] stencil_stage_11_U0_inter_strm_11_num_data_valid;
wire   [31:0] stencil_stage_11_U0_inter_strm_11_fifo_cap;
wire    stencil_stage_11_U0_start_out;
wire    stencil_stage_11_U0_start_write;
wire    stencil_stage_12_U0_ap_start;
wire    stencil_stage_12_U0_ap_done;
wire    stencil_stage_12_U0_ap_continue;
wire    stencil_stage_12_U0_ap_idle;
wire    stencil_stage_12_U0_ap_ready;
wire    stencil_stage_12_U0_inter_strm_11_read;
wire   [23:0] stencil_stage_12_U0_inter_strm_12_din;
wire    stencil_stage_12_U0_inter_strm_12_write;
wire   [31:0] stencil_stage_12_U0_inter_strm_12_num_data_valid;
wire   [31:0] stencil_stage_12_U0_inter_strm_12_fifo_cap;
wire    stencil_stage_12_U0_start_out;
wire    stencil_stage_12_U0_start_write;
wire    stencil_stage_13_U0_ap_start;
wire    stencil_stage_13_U0_ap_done;
wire    stencil_stage_13_U0_ap_continue;
wire    stencil_stage_13_U0_ap_idle;
wire    stencil_stage_13_U0_ap_ready;
wire    stencil_stage_13_U0_inter_strm_12_read;
wire   [23:0] stencil_stage_13_U0_inter_strm_13_din;
wire    stencil_stage_13_U0_inter_strm_13_write;
wire   [31:0] stencil_stage_13_U0_inter_strm_13_num_data_valid;
wire   [31:0] stencil_stage_13_U0_inter_strm_13_fifo_cap;
wire    stencil_stage_13_U0_start_out;
wire    stencil_stage_13_U0_start_write;
wire    stencil_stage_14_U0_ap_start;
wire    stencil_stage_14_U0_ap_done;
wire    stencil_stage_14_U0_ap_continue;
wire    stencil_stage_14_U0_ap_idle;
wire    stencil_stage_14_U0_ap_ready;
wire    stencil_stage_14_U0_inter_strm_13_read;
wire   [23:0] stencil_stage_14_U0_inter_strm_14_din;
wire    stencil_stage_14_U0_inter_strm_14_write;
wire   [31:0] stencil_stage_14_U0_inter_strm_14_num_data_valid;
wire   [31:0] stencil_stage_14_U0_inter_strm_14_fifo_cap;
wire    stencil_stage_14_U0_start_out;
wire    stencil_stage_14_U0_start_write;
wire    stencil_stage_15_U0_ap_start;
wire    stencil_stage_15_U0_ap_done;
wire    stencil_stage_15_U0_ap_continue;
wire    stencil_stage_15_U0_ap_idle;
wire    stencil_stage_15_U0_ap_ready;
wire    stencil_stage_15_U0_inter_strm_14_read;
wire   [23:0] stencil_stage_15_U0_inter_strm_15_din;
wire    stencil_stage_15_U0_inter_strm_15_write;
wire   [31:0] stencil_stage_15_U0_inter_strm_15_num_data_valid;
wire   [31:0] stencil_stage_15_U0_inter_strm_15_fifo_cap;
wire    stencil_stage_15_U0_start_out;
wire    stencil_stage_15_U0_start_write;
wire    stencil_stage_16_U0_ap_start;
wire    stencil_stage_16_U0_ap_done;
wire    stencil_stage_16_U0_ap_continue;
wire    stencil_stage_16_U0_ap_idle;
wire    stencil_stage_16_U0_ap_ready;
wire    stencil_stage_16_U0_inter_strm_15_read;
wire   [23:0] stencil_stage_16_U0_inter_strm_16_din;
wire    stencil_stage_16_U0_inter_strm_16_write;
wire   [31:0] stencil_stage_16_U0_inter_strm_16_num_data_valid;
wire   [31:0] stencil_stage_16_U0_inter_strm_16_fifo_cap;
wire    stencil_stage_16_U0_start_out;
wire    stencil_stage_16_U0_start_write;
wire    stencil_stage_17_U0_ap_start;
wire    stencil_stage_17_U0_ap_done;
wire    stencil_stage_17_U0_ap_continue;
wire    stencil_stage_17_U0_ap_idle;
wire    stencil_stage_17_U0_ap_ready;
wire    stencil_stage_17_U0_inter_strm_16_read;
wire   [23:0] stencil_stage_17_U0_inter_strm_17_din;
wire    stencil_stage_17_U0_inter_strm_17_write;
wire   [31:0] stencil_stage_17_U0_inter_strm_17_num_data_valid;
wire   [31:0] stencil_stage_17_U0_inter_strm_17_fifo_cap;
wire    stencil_stage_17_U0_start_out;
wire    stencil_stage_17_U0_start_write;
wire    stencil_stage_18_U0_ap_start;
wire    stencil_stage_18_U0_ap_done;
wire    stencil_stage_18_U0_ap_continue;
wire    stencil_stage_18_U0_ap_idle;
wire    stencil_stage_18_U0_ap_ready;
wire    stencil_stage_18_U0_inter_strm_17_read;
wire   [23:0] stencil_stage_18_U0_inter_strm_18_din;
wire    stencil_stage_18_U0_inter_strm_18_write;
wire   [31:0] stencil_stage_18_U0_inter_strm_18_num_data_valid;
wire   [31:0] stencil_stage_18_U0_inter_strm_18_fifo_cap;
wire    stencil_stage_18_U0_start_out;
wire    stencil_stage_18_U0_start_write;
wire    stencil_stage_19_U0_ap_start;
wire    stencil_stage_19_U0_ap_done;
wire    stencil_stage_19_U0_ap_continue;
wire    stencil_stage_19_U0_ap_idle;
wire    stencil_stage_19_U0_ap_ready;
wire    stencil_stage_19_U0_inter_strm_18_read;
wire   [23:0] stencil_stage_19_U0_inter_strm_19_din;
wire    stencil_stage_19_U0_inter_strm_19_write;
wire   [31:0] stencil_stage_19_U0_inter_strm_19_num_data_valid;
wire   [31:0] stencil_stage_19_U0_inter_strm_19_fifo_cap;
wire    stencil_stage_19_U0_start_out;
wire    stencil_stage_19_U0_start_write;
wire    stencil_stage_20_U0_ap_start;
wire    stencil_stage_20_U0_ap_done;
wire    stencil_stage_20_U0_ap_continue;
wire    stencil_stage_20_U0_ap_idle;
wire    stencil_stage_20_U0_ap_ready;
wire    stencil_stage_20_U0_inter_strm_19_read;
wire   [23:0] stencil_stage_20_U0_inter_strm_20_din;
wire    stencil_stage_20_U0_inter_strm_20_write;
wire   [31:0] stencil_stage_20_U0_inter_strm_20_num_data_valid;
wire   [31:0] stencil_stage_20_U0_inter_strm_20_fifo_cap;
wire    stencil_stage_20_U0_start_out;
wire    stencil_stage_20_U0_start_write;
wire    stencil_stage_21_U0_ap_start;
wire    stencil_stage_21_U0_ap_done;
wire    stencil_stage_21_U0_ap_continue;
wire    stencil_stage_21_U0_ap_idle;
wire    stencil_stage_21_U0_ap_ready;
wire    stencil_stage_21_U0_inter_strm_20_read;
wire   [23:0] stencil_stage_21_U0_inter_strm_21_din;
wire    stencil_stage_21_U0_inter_strm_21_write;
wire   [31:0] stencil_stage_21_U0_inter_strm_21_num_data_valid;
wire   [31:0] stencil_stage_21_U0_inter_strm_21_fifo_cap;
wire    stencil_stage_21_U0_start_out;
wire    stencil_stage_21_U0_start_write;
wire    stencil_stage_22_U0_ap_start;
wire    stencil_stage_22_U0_ap_done;
wire    stencil_stage_22_U0_ap_continue;
wire    stencil_stage_22_U0_ap_idle;
wire    stencil_stage_22_U0_ap_ready;
wire    stencil_stage_22_U0_inter_strm_21_read;
wire   [23:0] stencil_stage_22_U0_inter_strm_22_din;
wire    stencil_stage_22_U0_inter_strm_22_write;
wire   [31:0] stencil_stage_22_U0_inter_strm_22_num_data_valid;
wire   [31:0] stencil_stage_22_U0_inter_strm_22_fifo_cap;
wire    stencil_stage_22_U0_start_out;
wire    stencil_stage_22_U0_start_write;
wire    stencil_stage_23_U0_ap_start;
wire    stencil_stage_23_U0_ap_done;
wire    stencil_stage_23_U0_ap_continue;
wire    stencil_stage_23_U0_ap_idle;
wire    stencil_stage_23_U0_ap_ready;
wire    stencil_stage_23_U0_inter_strm_22_read;
wire   [23:0] stencil_stage_23_U0_inter_strm_23_din;
wire    stencil_stage_23_U0_inter_strm_23_write;
wire   [31:0] stencil_stage_23_U0_inter_strm_23_num_data_valid;
wire   [31:0] stencil_stage_23_U0_inter_strm_23_fifo_cap;
wire    stencil_stage_23_U0_start_out;
wire    stencil_stage_23_U0_start_write;
wire    stencil_stage_24_U0_ap_start;
wire    stencil_stage_24_U0_ap_done;
wire    stencil_stage_24_U0_ap_continue;
wire    stencil_stage_24_U0_ap_idle;
wire    stencil_stage_24_U0_ap_ready;
wire    stencil_stage_24_U0_inter_strm_23_read;
wire   [23:0] stencil_stage_24_U0_inter_strm_24_din;
wire    stencil_stage_24_U0_inter_strm_24_write;
wire   [31:0] stencil_stage_24_U0_inter_strm_24_num_data_valid;
wire   [31:0] stencil_stage_24_U0_inter_strm_24_fifo_cap;
wire    stencil_stage_24_U0_start_out;
wire    stencil_stage_24_U0_start_write;
wire    stencil_stage_25_U0_ap_start;
wire    stencil_stage_25_U0_ap_done;
wire    stencil_stage_25_U0_ap_continue;
wire    stencil_stage_25_U0_ap_idle;
wire    stencil_stage_25_U0_ap_ready;
wire    stencil_stage_25_U0_inter_strm_24_read;
wire   [23:0] stencil_stage_25_U0_inter_strm_25_din;
wire    stencil_stage_25_U0_inter_strm_25_write;
wire   [31:0] stencil_stage_25_U0_inter_strm_25_num_data_valid;
wire   [31:0] stencil_stage_25_U0_inter_strm_25_fifo_cap;
wire    stencil_stage_25_U0_start_out;
wire    stencil_stage_25_U0_start_write;
wire    stencil_stage_26_U0_ap_start;
wire    stencil_stage_26_U0_ap_done;
wire    stencil_stage_26_U0_ap_continue;
wire    stencil_stage_26_U0_ap_idle;
wire    stencil_stage_26_U0_ap_ready;
wire    stencil_stage_26_U0_inter_strm_25_read;
wire   [23:0] stencil_stage_26_U0_inter_strm_26_din;
wire    stencil_stage_26_U0_inter_strm_26_write;
wire   [31:0] stencil_stage_26_U0_inter_strm_26_num_data_valid;
wire   [31:0] stencil_stage_26_U0_inter_strm_26_fifo_cap;
wire    stencil_stage_26_U0_start_out;
wire    stencil_stage_26_U0_start_write;
wire    stencil_stage_27_U0_ap_start;
wire    stencil_stage_27_U0_ap_done;
wire    stencil_stage_27_U0_ap_continue;
wire    stencil_stage_27_U0_ap_idle;
wire    stencil_stage_27_U0_ap_ready;
wire    stencil_stage_27_U0_inter_strm_26_read;
wire   [23:0] stencil_stage_27_U0_inter_strm_27_din;
wire    stencil_stage_27_U0_inter_strm_27_write;
wire   [31:0] stencil_stage_27_U0_inter_strm_27_num_data_valid;
wire   [31:0] stencil_stage_27_U0_inter_strm_27_fifo_cap;
wire    stencil_stage_27_U0_start_out;
wire    stencil_stage_27_U0_start_write;
wire    stencil_stage_28_U0_ap_start;
wire    stencil_stage_28_U0_ap_done;
wire    stencil_stage_28_U0_ap_continue;
wire    stencil_stage_28_U0_ap_idle;
wire    stencil_stage_28_U0_ap_ready;
wire    stencil_stage_28_U0_inter_strm_27_read;
wire   [23:0] stencil_stage_28_U0_inter_strm_28_din;
wire    stencil_stage_28_U0_inter_strm_28_write;
wire   [31:0] stencil_stage_28_U0_inter_strm_28_num_data_valid;
wire   [31:0] stencil_stage_28_U0_inter_strm_28_fifo_cap;
wire    stencil_stage_28_U0_start_out;
wire    stencil_stage_28_U0_start_write;
wire    stencil_stage_29_U0_ap_start;
wire    stencil_stage_29_U0_ap_done;
wire    stencil_stage_29_U0_ap_continue;
wire    stencil_stage_29_U0_ap_idle;
wire    stencil_stage_29_U0_ap_ready;
wire    stencil_stage_29_U0_inter_strm_28_read;
wire   [23:0] stencil_stage_29_U0_inter_strm_29_din;
wire    stencil_stage_29_U0_inter_strm_29_write;
wire   [31:0] stencil_stage_29_U0_inter_strm_29_num_data_valid;
wire   [31:0] stencil_stage_29_U0_inter_strm_29_fifo_cap;
wire    stencil_stage_29_U0_start_out;
wire    stencil_stage_29_U0_start_write;
wire    stencil_stage_U0_ap_start;
wire    stencil_stage_U0_ap_done;
wire    stencil_stage_U0_ap_continue;
wire    stencil_stage_U0_ap_idle;
wire    stencil_stage_U0_ap_ready;
wire    stencil_stage_U0_inter_strm_29_read;
wire   [23:0] stencil_stage_U0_inter_strm_30_din;
wire    stencil_stage_U0_inter_strm_30_write;
wire   [31:0] stencil_stage_U0_inter_strm_30_num_data_valid;
wire   [31:0] stencil_stage_U0_inter_strm_30_fifo_cap;
wire    write_output_U0_ap_start;
wire    write_output_U0_ap_done;
wire    write_output_U0_ap_continue;
wire    write_output_U0_ap_idle;
wire    write_output_U0_ap_ready;
wire    write_output_U0_out_r_read;
wire    write_output_U0_m_axi_gmem1_0_AWVALID;
wire   [63:0] write_output_U0_m_axi_gmem1_0_AWADDR;
wire   [0:0] write_output_U0_m_axi_gmem1_0_AWID;
wire   [31:0] write_output_U0_m_axi_gmem1_0_AWLEN;
wire   [2:0] write_output_U0_m_axi_gmem1_0_AWSIZE;
wire   [1:0] write_output_U0_m_axi_gmem1_0_AWBURST;
wire   [1:0] write_output_U0_m_axi_gmem1_0_AWLOCK;
wire   [3:0] write_output_U0_m_axi_gmem1_0_AWCACHE;
wire   [2:0] write_output_U0_m_axi_gmem1_0_AWPROT;
wire   [3:0] write_output_U0_m_axi_gmem1_0_AWQOS;
wire   [3:0] write_output_U0_m_axi_gmem1_0_AWREGION;
wire   [0:0] write_output_U0_m_axi_gmem1_0_AWUSER;
wire    write_output_U0_m_axi_gmem1_0_WVALID;
wire   [31:0] write_output_U0_m_axi_gmem1_0_WDATA;
wire   [3:0] write_output_U0_m_axi_gmem1_0_WSTRB;
wire    write_output_U0_m_axi_gmem1_0_WLAST;
wire   [0:0] write_output_U0_m_axi_gmem1_0_WID;
wire   [0:0] write_output_U0_m_axi_gmem1_0_WUSER;
wire    write_output_U0_m_axi_gmem1_0_ARVALID;
wire   [63:0] write_output_U0_m_axi_gmem1_0_ARADDR;
wire   [0:0] write_output_U0_m_axi_gmem1_0_ARID;
wire   [31:0] write_output_U0_m_axi_gmem1_0_ARLEN;
wire   [2:0] write_output_U0_m_axi_gmem1_0_ARSIZE;
wire   [1:0] write_output_U0_m_axi_gmem1_0_ARBURST;
wire   [1:0] write_output_U0_m_axi_gmem1_0_ARLOCK;
wire   [3:0] write_output_U0_m_axi_gmem1_0_ARCACHE;
wire   [2:0] write_output_U0_m_axi_gmem1_0_ARPROT;
wire   [3:0] write_output_U0_m_axi_gmem1_0_ARQOS;
wire   [3:0] write_output_U0_m_axi_gmem1_0_ARREGION;
wire   [0:0] write_output_U0_m_axi_gmem1_0_ARUSER;
wire    write_output_U0_m_axi_gmem1_0_RREADY;
wire    write_output_U0_m_axi_gmem1_0_BREADY;
wire    write_output_U0_inter_strm_30_read;
wire    A_out_c_full_n;
wire   [63:0] A_out_c_dout;
wire    A_out_c_empty_n;
wire   [6:0] A_out_c_num_data_valid;
wire   [6:0] A_out_c_fifo_cap;
wire    inter_strm_full_n;
wire   [23:0] inter_strm_dout;
wire    inter_strm_empty_n;
wire   [9:0] inter_strm_num_data_valid;
wire   [9:0] inter_strm_fifo_cap;
wire    inter_strm_1_full_n;
wire   [23:0] inter_strm_1_dout;
wire    inter_strm_1_empty_n;
wire   [9:0] inter_strm_1_num_data_valid;
wire   [9:0] inter_strm_1_fifo_cap;
wire    inter_strm_2_full_n;
wire   [23:0] inter_strm_2_dout;
wire    inter_strm_2_empty_n;
wire   [9:0] inter_strm_2_num_data_valid;
wire   [9:0] inter_strm_2_fifo_cap;
wire    inter_strm_3_full_n;
wire   [23:0] inter_strm_3_dout;
wire    inter_strm_3_empty_n;
wire   [9:0] inter_strm_3_num_data_valid;
wire   [9:0] inter_strm_3_fifo_cap;
wire    inter_strm_4_full_n;
wire   [23:0] inter_strm_4_dout;
wire    inter_strm_4_empty_n;
wire   [9:0] inter_strm_4_num_data_valid;
wire   [9:0] inter_strm_4_fifo_cap;
wire    inter_strm_5_full_n;
wire   [23:0] inter_strm_5_dout;
wire    inter_strm_5_empty_n;
wire   [9:0] inter_strm_5_num_data_valid;
wire   [9:0] inter_strm_5_fifo_cap;
wire    inter_strm_6_full_n;
wire   [23:0] inter_strm_6_dout;
wire    inter_strm_6_empty_n;
wire   [9:0] inter_strm_6_num_data_valid;
wire   [9:0] inter_strm_6_fifo_cap;
wire    inter_strm_7_full_n;
wire   [23:0] inter_strm_7_dout;
wire    inter_strm_7_empty_n;
wire   [9:0] inter_strm_7_num_data_valid;
wire   [9:0] inter_strm_7_fifo_cap;
wire    inter_strm_8_full_n;
wire   [23:0] inter_strm_8_dout;
wire    inter_strm_8_empty_n;
wire   [9:0] inter_strm_8_num_data_valid;
wire   [9:0] inter_strm_8_fifo_cap;
wire    inter_strm_9_full_n;
wire   [23:0] inter_strm_9_dout;
wire    inter_strm_9_empty_n;
wire   [9:0] inter_strm_9_num_data_valid;
wire   [9:0] inter_strm_9_fifo_cap;
wire    inter_strm_10_full_n;
wire   [23:0] inter_strm_10_dout;
wire    inter_strm_10_empty_n;
wire   [9:0] inter_strm_10_num_data_valid;
wire   [9:0] inter_strm_10_fifo_cap;
wire    inter_strm_11_full_n;
wire   [23:0] inter_strm_11_dout;
wire    inter_strm_11_empty_n;
wire   [9:0] inter_strm_11_num_data_valid;
wire   [9:0] inter_strm_11_fifo_cap;
wire    inter_strm_12_full_n;
wire   [23:0] inter_strm_12_dout;
wire    inter_strm_12_empty_n;
wire   [9:0] inter_strm_12_num_data_valid;
wire   [9:0] inter_strm_12_fifo_cap;
wire    inter_strm_13_full_n;
wire   [23:0] inter_strm_13_dout;
wire    inter_strm_13_empty_n;
wire   [9:0] inter_strm_13_num_data_valid;
wire   [9:0] inter_strm_13_fifo_cap;
wire    inter_strm_14_full_n;
wire   [23:0] inter_strm_14_dout;
wire    inter_strm_14_empty_n;
wire   [9:0] inter_strm_14_num_data_valid;
wire   [9:0] inter_strm_14_fifo_cap;
wire    inter_strm_15_full_n;
wire   [23:0] inter_strm_15_dout;
wire    inter_strm_15_empty_n;
wire   [9:0] inter_strm_15_num_data_valid;
wire   [9:0] inter_strm_15_fifo_cap;
wire    inter_strm_16_full_n;
wire   [23:0] inter_strm_16_dout;
wire    inter_strm_16_empty_n;
wire   [9:0] inter_strm_16_num_data_valid;
wire   [9:0] inter_strm_16_fifo_cap;
wire    inter_strm_17_full_n;
wire   [23:0] inter_strm_17_dout;
wire    inter_strm_17_empty_n;
wire   [9:0] inter_strm_17_num_data_valid;
wire   [9:0] inter_strm_17_fifo_cap;
wire    inter_strm_18_full_n;
wire   [23:0] inter_strm_18_dout;
wire    inter_strm_18_empty_n;
wire   [9:0] inter_strm_18_num_data_valid;
wire   [9:0] inter_strm_18_fifo_cap;
wire    inter_strm_19_full_n;
wire   [23:0] inter_strm_19_dout;
wire    inter_strm_19_empty_n;
wire   [9:0] inter_strm_19_num_data_valid;
wire   [9:0] inter_strm_19_fifo_cap;
wire    inter_strm_20_full_n;
wire   [23:0] inter_strm_20_dout;
wire    inter_strm_20_empty_n;
wire   [9:0] inter_strm_20_num_data_valid;
wire   [9:0] inter_strm_20_fifo_cap;
wire    inter_strm_21_full_n;
wire   [23:0] inter_strm_21_dout;
wire    inter_strm_21_empty_n;
wire   [9:0] inter_strm_21_num_data_valid;
wire   [9:0] inter_strm_21_fifo_cap;
wire    inter_strm_22_full_n;
wire   [23:0] inter_strm_22_dout;
wire    inter_strm_22_empty_n;
wire   [9:0] inter_strm_22_num_data_valid;
wire   [9:0] inter_strm_22_fifo_cap;
wire    inter_strm_23_full_n;
wire   [23:0] inter_strm_23_dout;
wire    inter_strm_23_empty_n;
wire   [9:0] inter_strm_23_num_data_valid;
wire   [9:0] inter_strm_23_fifo_cap;
wire    inter_strm_24_full_n;
wire   [23:0] inter_strm_24_dout;
wire    inter_strm_24_empty_n;
wire   [9:0] inter_strm_24_num_data_valid;
wire   [9:0] inter_strm_24_fifo_cap;
wire    inter_strm_25_full_n;
wire   [23:0] inter_strm_25_dout;
wire    inter_strm_25_empty_n;
wire   [9:0] inter_strm_25_num_data_valid;
wire   [9:0] inter_strm_25_fifo_cap;
wire    inter_strm_26_full_n;
wire   [23:0] inter_strm_26_dout;
wire    inter_strm_26_empty_n;
wire   [9:0] inter_strm_26_num_data_valid;
wire   [9:0] inter_strm_26_fifo_cap;
wire    inter_strm_27_full_n;
wire   [23:0] inter_strm_27_dout;
wire    inter_strm_27_empty_n;
wire   [9:0] inter_strm_27_num_data_valid;
wire   [9:0] inter_strm_27_fifo_cap;
wire    inter_strm_28_full_n;
wire   [23:0] inter_strm_28_dout;
wire    inter_strm_28_empty_n;
wire   [9:0] inter_strm_28_num_data_valid;
wire   [9:0] inter_strm_28_fifo_cap;
wire    inter_strm_29_full_n;
wire   [23:0] inter_strm_29_dout;
wire    inter_strm_29_empty_n;
wire   [9:0] inter_strm_29_num_data_valid;
wire   [9:0] inter_strm_29_fifo_cap;
wire    inter_strm_30_full_n;
wire   [23:0] inter_strm_30_dout;
wire    inter_strm_30_empty_n;
wire   [9:0] inter_strm_30_num_data_valid;
wire   [9:0] inter_strm_30_fifo_cap;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_read_input_U0_ap_ready;
wire    ap_sync_read_input_U0_ap_ready;
wire   [0:0] start_for_write_output_U0_din;
wire    start_for_write_output_U0_full_n;
wire   [0:0] start_for_write_output_U0_dout;
wire    start_for_write_output_U0_empty_n;
wire   [0:0] start_for_stencil_stage_1_U0_din;
wire    start_for_stencil_stage_1_U0_full_n;
wire   [0:0] start_for_stencil_stage_1_U0_dout;
wire    start_for_stencil_stage_1_U0_empty_n;
wire   [0:0] start_for_stencil_stage_2_U0_din;
wire    start_for_stencil_stage_2_U0_full_n;
wire   [0:0] start_for_stencil_stage_2_U0_dout;
wire    start_for_stencil_stage_2_U0_empty_n;
wire   [0:0] start_for_stencil_stage_3_U0_din;
wire    start_for_stencil_stage_3_U0_full_n;
wire   [0:0] start_for_stencil_stage_3_U0_dout;
wire    start_for_stencil_stage_3_U0_empty_n;
wire   [0:0] start_for_stencil_stage_4_U0_din;
wire    start_for_stencil_stage_4_U0_full_n;
wire   [0:0] start_for_stencil_stage_4_U0_dout;
wire    start_for_stencil_stage_4_U0_empty_n;
wire   [0:0] start_for_stencil_stage_5_U0_din;
wire    start_for_stencil_stage_5_U0_full_n;
wire   [0:0] start_for_stencil_stage_5_U0_dout;
wire    start_for_stencil_stage_5_U0_empty_n;
wire   [0:0] start_for_stencil_stage_6_U0_din;
wire    start_for_stencil_stage_6_U0_full_n;
wire   [0:0] start_for_stencil_stage_6_U0_dout;
wire    start_for_stencil_stage_6_U0_empty_n;
wire   [0:0] start_for_stencil_stage_7_U0_din;
wire    start_for_stencil_stage_7_U0_full_n;
wire   [0:0] start_for_stencil_stage_7_U0_dout;
wire    start_for_stencil_stage_7_U0_empty_n;
wire   [0:0] start_for_stencil_stage_8_U0_din;
wire    start_for_stencil_stage_8_U0_full_n;
wire   [0:0] start_for_stencil_stage_8_U0_dout;
wire    start_for_stencil_stage_8_U0_empty_n;
wire   [0:0] start_for_stencil_stage_9_U0_din;
wire    start_for_stencil_stage_9_U0_full_n;
wire   [0:0] start_for_stencil_stage_9_U0_dout;
wire    start_for_stencil_stage_9_U0_empty_n;
wire   [0:0] start_for_stencil_stage_10_U0_din;
wire    start_for_stencil_stage_10_U0_full_n;
wire   [0:0] start_for_stencil_stage_10_U0_dout;
wire    start_for_stencil_stage_10_U0_empty_n;
wire   [0:0] start_for_stencil_stage_11_U0_din;
wire    start_for_stencil_stage_11_U0_full_n;
wire   [0:0] start_for_stencil_stage_11_U0_dout;
wire    start_for_stencil_stage_11_U0_empty_n;
wire   [0:0] start_for_stencil_stage_12_U0_din;
wire    start_for_stencil_stage_12_U0_full_n;
wire   [0:0] start_for_stencil_stage_12_U0_dout;
wire    start_for_stencil_stage_12_U0_empty_n;
wire   [0:0] start_for_stencil_stage_13_U0_din;
wire    start_for_stencil_stage_13_U0_full_n;
wire   [0:0] start_for_stencil_stage_13_U0_dout;
wire    start_for_stencil_stage_13_U0_empty_n;
wire   [0:0] start_for_stencil_stage_14_U0_din;
wire    start_for_stencil_stage_14_U0_full_n;
wire   [0:0] start_for_stencil_stage_14_U0_dout;
wire    start_for_stencil_stage_14_U0_empty_n;
wire   [0:0] start_for_stencil_stage_15_U0_din;
wire    start_for_stencil_stage_15_U0_full_n;
wire   [0:0] start_for_stencil_stage_15_U0_dout;
wire    start_for_stencil_stage_15_U0_empty_n;
wire   [0:0] start_for_stencil_stage_16_U0_din;
wire    start_for_stencil_stage_16_U0_full_n;
wire   [0:0] start_for_stencil_stage_16_U0_dout;
wire    start_for_stencil_stage_16_U0_empty_n;
wire   [0:0] start_for_stencil_stage_17_U0_din;
wire    start_for_stencil_stage_17_U0_full_n;
wire   [0:0] start_for_stencil_stage_17_U0_dout;
wire    start_for_stencil_stage_17_U0_empty_n;
wire   [0:0] start_for_stencil_stage_18_U0_din;
wire    start_for_stencil_stage_18_U0_full_n;
wire   [0:0] start_for_stencil_stage_18_U0_dout;
wire    start_for_stencil_stage_18_U0_empty_n;
wire   [0:0] start_for_stencil_stage_19_U0_din;
wire    start_for_stencil_stage_19_U0_full_n;
wire   [0:0] start_for_stencil_stage_19_U0_dout;
wire    start_for_stencil_stage_19_U0_empty_n;
wire   [0:0] start_for_stencil_stage_20_U0_din;
wire    start_for_stencil_stage_20_U0_full_n;
wire   [0:0] start_for_stencil_stage_20_U0_dout;
wire    start_for_stencil_stage_20_U0_empty_n;
wire   [0:0] start_for_stencil_stage_21_U0_din;
wire    start_for_stencil_stage_21_U0_full_n;
wire   [0:0] start_for_stencil_stage_21_U0_dout;
wire    start_for_stencil_stage_21_U0_empty_n;
wire   [0:0] start_for_stencil_stage_22_U0_din;
wire    start_for_stencil_stage_22_U0_full_n;
wire   [0:0] start_for_stencil_stage_22_U0_dout;
wire    start_for_stencil_stage_22_U0_empty_n;
wire   [0:0] start_for_stencil_stage_23_U0_din;
wire    start_for_stencil_stage_23_U0_full_n;
wire   [0:0] start_for_stencil_stage_23_U0_dout;
wire    start_for_stencil_stage_23_U0_empty_n;
wire   [0:0] start_for_stencil_stage_24_U0_din;
wire    start_for_stencil_stage_24_U0_full_n;
wire   [0:0] start_for_stencil_stage_24_U0_dout;
wire    start_for_stencil_stage_24_U0_empty_n;
wire   [0:0] start_for_stencil_stage_25_U0_din;
wire    start_for_stencil_stage_25_U0_full_n;
wire   [0:0] start_for_stencil_stage_25_U0_dout;
wire    start_for_stencil_stage_25_U0_empty_n;
wire   [0:0] start_for_stencil_stage_26_U0_din;
wire    start_for_stencil_stage_26_U0_full_n;
wire   [0:0] start_for_stencil_stage_26_U0_dout;
wire    start_for_stencil_stage_26_U0_empty_n;
wire   [0:0] start_for_stencil_stage_27_U0_din;
wire    start_for_stencil_stage_27_U0_full_n;
wire   [0:0] start_for_stencil_stage_27_U0_dout;
wire    start_for_stencil_stage_27_U0_empty_n;
wire   [0:0] start_for_stencil_stage_28_U0_din;
wire    start_for_stencil_stage_28_U0_full_n;
wire   [0:0] start_for_stencil_stage_28_U0_dout;
wire    start_for_stencil_stage_28_U0_empty_n;
wire   [0:0] start_for_stencil_stage_29_U0_din;
wire    start_for_stencil_stage_29_U0_full_n;
wire   [0:0] start_for_stencil_stage_29_U0_dout;
wire    start_for_stencil_stage_29_U0_empty_n;
wire   [0:0] start_for_stencil_stage_U0_din;
wire    start_for_stencil_stage_U0_full_n;
wire   [0:0] start_for_stencil_stage_U0_dout;
wire    start_for_stencil_stage_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_input_U0_ap_ready = 1'b0;
end

top_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A_in(A_in),
    .A_out(A_out),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

top_kernel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(read_input_U0_m_axi_gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(read_input_U0_m_axi_gmem0_0_ARADDR),
    .I_CH0_ARLEN(read_input_U0_m_axi_gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(read_input_U0_m_axi_gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

top_kernel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_NUM_READ_OUTSTANDING( 16 ),
    .CH0_NUM_WRITE_OUTSTANDING( 16 ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(write_output_U0_m_axi_gmem1_0_AWVALID),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(write_output_U0_m_axi_gmem1_0_AWADDR),
    .I_CH0_AWLEN(write_output_U0_m_axi_gmem1_0_AWLEN),
    .I_CH0_WVALID(write_output_U0_m_axi_gmem1_0_WVALID),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(write_output_U0_m_axi_gmem1_0_WDATA),
    .I_CH0_WSTRB(write_output_U0_m_axi_gmem1_0_WSTRB),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(write_output_U0_m_axi_gmem1_0_BREADY)
);

top_kernel_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_write_output_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .A_out(A_out),
    .A_out_c_din(entry_proc_U0_A_out_c_din),
    .A_out_c_full_n(A_out_c_full_n),
    .A_out_c_write(entry_proc_U0_A_out_c_write),
    .A_out_c_num_data_valid(A_out_c_num_data_valid),
    .A_out_c_fifo_cap(A_out_c_fifo_cap)
);

top_kernel_read_input read_input_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_input_U0_ap_start),
    .start_full_n(start_for_stencil_stage_1_U0_full_n),
    .ap_done(read_input_U0_ap_done),
    .ap_continue(read_input_U0_ap_continue),
    .ap_idle(read_input_U0_ap_idle),
    .ap_ready(read_input_U0_ap_ready),
    .m_axi_gmem0_0_AWVALID(read_input_U0_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(read_input_U0_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(read_input_U0_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(read_input_U0_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(read_input_U0_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(read_input_U0_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(read_input_U0_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(read_input_U0_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(read_input_U0_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(read_input_U0_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(read_input_U0_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(read_input_U0_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(read_input_U0_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(read_input_U0_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(read_input_U0_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(read_input_U0_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(read_input_U0_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(read_input_U0_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(read_input_U0_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(read_input_U0_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(read_input_U0_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(read_input_U0_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(read_input_U0_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(read_input_U0_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(read_input_U0_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(read_input_U0_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(read_input_U0_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(read_input_U0_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(read_input_U0_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(read_input_U0_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(read_input_U0_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(gmem0_0_RLAST),
    .m_axi_gmem0_0_RID(gmem0_0_RID),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(gmem0_0_RUSER),
    .m_axi_gmem0_0_RRESP(gmem0_0_RRESP),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(read_input_U0_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .inter_strm_0_din(read_input_U0_inter_strm_0_din),
    .inter_strm_0_full_n(inter_strm_full_n),
    .inter_strm_0_write(read_input_U0_inter_strm_0_write),
    .inter_strm_0_num_data_valid(inter_strm_num_data_valid),
    .inter_strm_0_fifo_cap(inter_strm_fifo_cap),
    .start_out(read_input_U0_start_out),
    .start_write(read_input_U0_start_write),
    .in_r(A_in)
);

top_kernel_stencil_stage_1 stencil_stage_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_1_U0_ap_start),
    .start_full_n(start_for_stencil_stage_2_U0_full_n),
    .ap_done(stencil_stage_1_U0_ap_done),
    .ap_continue(stencil_stage_1_U0_ap_continue),
    .ap_idle(stencil_stage_1_U0_ap_idle),
    .ap_ready(stencil_stage_1_U0_ap_ready),
    .inter_strm_0_dout(inter_strm_dout),
    .inter_strm_0_empty_n(inter_strm_empty_n),
    .inter_strm_0_read(stencil_stage_1_U0_inter_strm_0_read),
    .inter_strm_0_num_data_valid(inter_strm_num_data_valid),
    .inter_strm_0_fifo_cap(inter_strm_fifo_cap),
    .inter_strm_1_din(stencil_stage_1_U0_inter_strm_1_din),
    .inter_strm_1_full_n(inter_strm_1_full_n),
    .inter_strm_1_write(stencil_stage_1_U0_inter_strm_1_write),
    .inter_strm_1_num_data_valid(stencil_stage_1_U0_inter_strm_1_num_data_valid),
    .inter_strm_1_fifo_cap(stencil_stage_1_U0_inter_strm_1_fifo_cap),
    .start_out(stencil_stage_1_U0_start_out),
    .start_write(stencil_stage_1_U0_start_write)
);

top_kernel_stencil_stage_2 stencil_stage_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_2_U0_ap_start),
    .start_full_n(start_for_stencil_stage_3_U0_full_n),
    .ap_done(stencil_stage_2_U0_ap_done),
    .ap_continue(stencil_stage_2_U0_ap_continue),
    .ap_idle(stencil_stage_2_U0_ap_idle),
    .ap_ready(stencil_stage_2_U0_ap_ready),
    .inter_strm_1_dout(inter_strm_1_dout),
    .inter_strm_1_empty_n(inter_strm_1_empty_n),
    .inter_strm_1_read(stencil_stage_2_U0_inter_strm_1_read),
    .inter_strm_1_num_data_valid(inter_strm_1_num_data_valid),
    .inter_strm_1_fifo_cap(inter_strm_1_fifo_cap),
    .inter_strm_2_din(stencil_stage_2_U0_inter_strm_2_din),
    .inter_strm_2_full_n(inter_strm_2_full_n),
    .inter_strm_2_write(stencil_stage_2_U0_inter_strm_2_write),
    .inter_strm_2_num_data_valid(stencil_stage_2_U0_inter_strm_2_num_data_valid),
    .inter_strm_2_fifo_cap(stencil_stage_2_U0_inter_strm_2_fifo_cap),
    .start_out(stencil_stage_2_U0_start_out),
    .start_write(stencil_stage_2_U0_start_write)
);

top_kernel_stencil_stage_3 stencil_stage_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_3_U0_ap_start),
    .start_full_n(start_for_stencil_stage_4_U0_full_n),
    .ap_done(stencil_stage_3_U0_ap_done),
    .ap_continue(stencil_stage_3_U0_ap_continue),
    .ap_idle(stencil_stage_3_U0_ap_idle),
    .ap_ready(stencil_stage_3_U0_ap_ready),
    .inter_strm_2_dout(inter_strm_2_dout),
    .inter_strm_2_empty_n(inter_strm_2_empty_n),
    .inter_strm_2_read(stencil_stage_3_U0_inter_strm_2_read),
    .inter_strm_2_num_data_valid(inter_strm_2_num_data_valid),
    .inter_strm_2_fifo_cap(inter_strm_2_fifo_cap),
    .inter_strm_3_din(stencil_stage_3_U0_inter_strm_3_din),
    .inter_strm_3_full_n(inter_strm_3_full_n),
    .inter_strm_3_write(stencil_stage_3_U0_inter_strm_3_write),
    .inter_strm_3_num_data_valid(stencil_stage_3_U0_inter_strm_3_num_data_valid),
    .inter_strm_3_fifo_cap(stencil_stage_3_U0_inter_strm_3_fifo_cap),
    .start_out(stencil_stage_3_U0_start_out),
    .start_write(stencil_stage_3_U0_start_write)
);

top_kernel_stencil_stage_4 stencil_stage_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_4_U0_ap_start),
    .start_full_n(start_for_stencil_stage_5_U0_full_n),
    .ap_done(stencil_stage_4_U0_ap_done),
    .ap_continue(stencil_stage_4_U0_ap_continue),
    .ap_idle(stencil_stage_4_U0_ap_idle),
    .ap_ready(stencil_stage_4_U0_ap_ready),
    .inter_strm_3_dout(inter_strm_3_dout),
    .inter_strm_3_empty_n(inter_strm_3_empty_n),
    .inter_strm_3_read(stencil_stage_4_U0_inter_strm_3_read),
    .inter_strm_3_num_data_valid(inter_strm_3_num_data_valid),
    .inter_strm_3_fifo_cap(inter_strm_3_fifo_cap),
    .inter_strm_4_din(stencil_stage_4_U0_inter_strm_4_din),
    .inter_strm_4_full_n(inter_strm_4_full_n),
    .inter_strm_4_write(stencil_stage_4_U0_inter_strm_4_write),
    .inter_strm_4_num_data_valid(stencil_stage_4_U0_inter_strm_4_num_data_valid),
    .inter_strm_4_fifo_cap(stencil_stage_4_U0_inter_strm_4_fifo_cap),
    .start_out(stencil_stage_4_U0_start_out),
    .start_write(stencil_stage_4_U0_start_write)
);

top_kernel_stencil_stage_5 stencil_stage_5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_5_U0_ap_start),
    .start_full_n(start_for_stencil_stage_6_U0_full_n),
    .ap_done(stencil_stage_5_U0_ap_done),
    .ap_continue(stencil_stage_5_U0_ap_continue),
    .ap_idle(stencil_stage_5_U0_ap_idle),
    .ap_ready(stencil_stage_5_U0_ap_ready),
    .inter_strm_4_dout(inter_strm_4_dout),
    .inter_strm_4_empty_n(inter_strm_4_empty_n),
    .inter_strm_4_read(stencil_stage_5_U0_inter_strm_4_read),
    .inter_strm_4_num_data_valid(inter_strm_4_num_data_valid),
    .inter_strm_4_fifo_cap(inter_strm_4_fifo_cap),
    .inter_strm_5_din(stencil_stage_5_U0_inter_strm_5_din),
    .inter_strm_5_full_n(inter_strm_5_full_n),
    .inter_strm_5_write(stencil_stage_5_U0_inter_strm_5_write),
    .inter_strm_5_num_data_valid(stencil_stage_5_U0_inter_strm_5_num_data_valid),
    .inter_strm_5_fifo_cap(stencil_stage_5_U0_inter_strm_5_fifo_cap),
    .start_out(stencil_stage_5_U0_start_out),
    .start_write(stencil_stage_5_U0_start_write)
);

top_kernel_stencil_stage_6 stencil_stage_6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_6_U0_ap_start),
    .start_full_n(start_for_stencil_stage_7_U0_full_n),
    .ap_done(stencil_stage_6_U0_ap_done),
    .ap_continue(stencil_stage_6_U0_ap_continue),
    .ap_idle(stencil_stage_6_U0_ap_idle),
    .ap_ready(stencil_stage_6_U0_ap_ready),
    .inter_strm_5_dout(inter_strm_5_dout),
    .inter_strm_5_empty_n(inter_strm_5_empty_n),
    .inter_strm_5_read(stencil_stage_6_U0_inter_strm_5_read),
    .inter_strm_5_num_data_valid(inter_strm_5_num_data_valid),
    .inter_strm_5_fifo_cap(inter_strm_5_fifo_cap),
    .inter_strm_6_din(stencil_stage_6_U0_inter_strm_6_din),
    .inter_strm_6_full_n(inter_strm_6_full_n),
    .inter_strm_6_write(stencil_stage_6_U0_inter_strm_6_write),
    .inter_strm_6_num_data_valid(stencil_stage_6_U0_inter_strm_6_num_data_valid),
    .inter_strm_6_fifo_cap(stencil_stage_6_U0_inter_strm_6_fifo_cap),
    .start_out(stencil_stage_6_U0_start_out),
    .start_write(stencil_stage_6_U0_start_write)
);

top_kernel_stencil_stage_7 stencil_stage_7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_7_U0_ap_start),
    .start_full_n(start_for_stencil_stage_8_U0_full_n),
    .ap_done(stencil_stage_7_U0_ap_done),
    .ap_continue(stencil_stage_7_U0_ap_continue),
    .ap_idle(stencil_stage_7_U0_ap_idle),
    .ap_ready(stencil_stage_7_U0_ap_ready),
    .inter_strm_6_dout(inter_strm_6_dout),
    .inter_strm_6_empty_n(inter_strm_6_empty_n),
    .inter_strm_6_read(stencil_stage_7_U0_inter_strm_6_read),
    .inter_strm_6_num_data_valid(inter_strm_6_num_data_valid),
    .inter_strm_6_fifo_cap(inter_strm_6_fifo_cap),
    .inter_strm_7_din(stencil_stage_7_U0_inter_strm_7_din),
    .inter_strm_7_full_n(inter_strm_7_full_n),
    .inter_strm_7_write(stencil_stage_7_U0_inter_strm_7_write),
    .inter_strm_7_num_data_valid(stencil_stage_7_U0_inter_strm_7_num_data_valid),
    .inter_strm_7_fifo_cap(stencil_stage_7_U0_inter_strm_7_fifo_cap),
    .start_out(stencil_stage_7_U0_start_out),
    .start_write(stencil_stage_7_U0_start_write)
);

top_kernel_stencil_stage_8 stencil_stage_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_8_U0_ap_start),
    .start_full_n(start_for_stencil_stage_9_U0_full_n),
    .ap_done(stencil_stage_8_U0_ap_done),
    .ap_continue(stencil_stage_8_U0_ap_continue),
    .ap_idle(stencil_stage_8_U0_ap_idle),
    .ap_ready(stencil_stage_8_U0_ap_ready),
    .inter_strm_7_dout(inter_strm_7_dout),
    .inter_strm_7_empty_n(inter_strm_7_empty_n),
    .inter_strm_7_read(stencil_stage_8_U0_inter_strm_7_read),
    .inter_strm_7_num_data_valid(inter_strm_7_num_data_valid),
    .inter_strm_7_fifo_cap(inter_strm_7_fifo_cap),
    .inter_strm_8_din(stencil_stage_8_U0_inter_strm_8_din),
    .inter_strm_8_full_n(inter_strm_8_full_n),
    .inter_strm_8_write(stencil_stage_8_U0_inter_strm_8_write),
    .inter_strm_8_num_data_valid(stencil_stage_8_U0_inter_strm_8_num_data_valid),
    .inter_strm_8_fifo_cap(stencil_stage_8_U0_inter_strm_8_fifo_cap),
    .start_out(stencil_stage_8_U0_start_out),
    .start_write(stencil_stage_8_U0_start_write)
);

top_kernel_stencil_stage_9 stencil_stage_9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_9_U0_ap_start),
    .start_full_n(start_for_stencil_stage_10_U0_full_n),
    .ap_done(stencil_stage_9_U0_ap_done),
    .ap_continue(stencil_stage_9_U0_ap_continue),
    .ap_idle(stencil_stage_9_U0_ap_idle),
    .ap_ready(stencil_stage_9_U0_ap_ready),
    .inter_strm_8_dout(inter_strm_8_dout),
    .inter_strm_8_empty_n(inter_strm_8_empty_n),
    .inter_strm_8_read(stencil_stage_9_U0_inter_strm_8_read),
    .inter_strm_8_num_data_valid(inter_strm_8_num_data_valid),
    .inter_strm_8_fifo_cap(inter_strm_8_fifo_cap),
    .inter_strm_9_din(stencil_stage_9_U0_inter_strm_9_din),
    .inter_strm_9_full_n(inter_strm_9_full_n),
    .inter_strm_9_write(stencil_stage_9_U0_inter_strm_9_write),
    .inter_strm_9_num_data_valid(stencil_stage_9_U0_inter_strm_9_num_data_valid),
    .inter_strm_9_fifo_cap(stencil_stage_9_U0_inter_strm_9_fifo_cap),
    .start_out(stencil_stage_9_U0_start_out),
    .start_write(stencil_stage_9_U0_start_write)
);

top_kernel_stencil_stage_10 stencil_stage_10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_10_U0_ap_start),
    .start_full_n(start_for_stencil_stage_11_U0_full_n),
    .ap_done(stencil_stage_10_U0_ap_done),
    .ap_continue(stencil_stage_10_U0_ap_continue),
    .ap_idle(stencil_stage_10_U0_ap_idle),
    .ap_ready(stencil_stage_10_U0_ap_ready),
    .inter_strm_9_dout(inter_strm_9_dout),
    .inter_strm_9_empty_n(inter_strm_9_empty_n),
    .inter_strm_9_read(stencil_stage_10_U0_inter_strm_9_read),
    .inter_strm_9_num_data_valid(inter_strm_9_num_data_valid),
    .inter_strm_9_fifo_cap(inter_strm_9_fifo_cap),
    .inter_strm_10_din(stencil_stage_10_U0_inter_strm_10_din),
    .inter_strm_10_full_n(inter_strm_10_full_n),
    .inter_strm_10_write(stencil_stage_10_U0_inter_strm_10_write),
    .inter_strm_10_num_data_valid(stencil_stage_10_U0_inter_strm_10_num_data_valid),
    .inter_strm_10_fifo_cap(stencil_stage_10_U0_inter_strm_10_fifo_cap),
    .start_out(stencil_stage_10_U0_start_out),
    .start_write(stencil_stage_10_U0_start_write)
);

top_kernel_stencil_stage_11 stencil_stage_11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_11_U0_ap_start),
    .start_full_n(start_for_stencil_stage_12_U0_full_n),
    .ap_done(stencil_stage_11_U0_ap_done),
    .ap_continue(stencil_stage_11_U0_ap_continue),
    .ap_idle(stencil_stage_11_U0_ap_idle),
    .ap_ready(stencil_stage_11_U0_ap_ready),
    .inter_strm_10_dout(inter_strm_10_dout),
    .inter_strm_10_empty_n(inter_strm_10_empty_n),
    .inter_strm_10_read(stencil_stage_11_U0_inter_strm_10_read),
    .inter_strm_10_num_data_valid(inter_strm_10_num_data_valid),
    .inter_strm_10_fifo_cap(inter_strm_10_fifo_cap),
    .inter_strm_11_din(stencil_stage_11_U0_inter_strm_11_din),
    .inter_strm_11_full_n(inter_strm_11_full_n),
    .inter_strm_11_write(stencil_stage_11_U0_inter_strm_11_write),
    .inter_strm_11_num_data_valid(stencil_stage_11_U0_inter_strm_11_num_data_valid),
    .inter_strm_11_fifo_cap(stencil_stage_11_U0_inter_strm_11_fifo_cap),
    .start_out(stencil_stage_11_U0_start_out),
    .start_write(stencil_stage_11_U0_start_write)
);

top_kernel_stencil_stage_12 stencil_stage_12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_12_U0_ap_start),
    .start_full_n(start_for_stencil_stage_13_U0_full_n),
    .ap_done(stencil_stage_12_U0_ap_done),
    .ap_continue(stencil_stage_12_U0_ap_continue),
    .ap_idle(stencil_stage_12_U0_ap_idle),
    .ap_ready(stencil_stage_12_U0_ap_ready),
    .inter_strm_11_dout(inter_strm_11_dout),
    .inter_strm_11_empty_n(inter_strm_11_empty_n),
    .inter_strm_11_read(stencil_stage_12_U0_inter_strm_11_read),
    .inter_strm_11_num_data_valid(inter_strm_11_num_data_valid),
    .inter_strm_11_fifo_cap(inter_strm_11_fifo_cap),
    .inter_strm_12_din(stencil_stage_12_U0_inter_strm_12_din),
    .inter_strm_12_full_n(inter_strm_12_full_n),
    .inter_strm_12_write(stencil_stage_12_U0_inter_strm_12_write),
    .inter_strm_12_num_data_valid(stencil_stage_12_U0_inter_strm_12_num_data_valid),
    .inter_strm_12_fifo_cap(stencil_stage_12_U0_inter_strm_12_fifo_cap),
    .start_out(stencil_stage_12_U0_start_out),
    .start_write(stencil_stage_12_U0_start_write)
);

top_kernel_stencil_stage_13 stencil_stage_13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_13_U0_ap_start),
    .start_full_n(start_for_stencil_stage_14_U0_full_n),
    .ap_done(stencil_stage_13_U0_ap_done),
    .ap_continue(stencil_stage_13_U0_ap_continue),
    .ap_idle(stencil_stage_13_U0_ap_idle),
    .ap_ready(stencil_stage_13_U0_ap_ready),
    .inter_strm_12_dout(inter_strm_12_dout),
    .inter_strm_12_empty_n(inter_strm_12_empty_n),
    .inter_strm_12_read(stencil_stage_13_U0_inter_strm_12_read),
    .inter_strm_12_num_data_valid(inter_strm_12_num_data_valid),
    .inter_strm_12_fifo_cap(inter_strm_12_fifo_cap),
    .inter_strm_13_din(stencil_stage_13_U0_inter_strm_13_din),
    .inter_strm_13_full_n(inter_strm_13_full_n),
    .inter_strm_13_write(stencil_stage_13_U0_inter_strm_13_write),
    .inter_strm_13_num_data_valid(stencil_stage_13_U0_inter_strm_13_num_data_valid),
    .inter_strm_13_fifo_cap(stencil_stage_13_U0_inter_strm_13_fifo_cap),
    .start_out(stencil_stage_13_U0_start_out),
    .start_write(stencil_stage_13_U0_start_write)
);

top_kernel_stencil_stage_14 stencil_stage_14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_14_U0_ap_start),
    .start_full_n(start_for_stencil_stage_15_U0_full_n),
    .ap_done(stencil_stage_14_U0_ap_done),
    .ap_continue(stencil_stage_14_U0_ap_continue),
    .ap_idle(stencil_stage_14_U0_ap_idle),
    .ap_ready(stencil_stage_14_U0_ap_ready),
    .inter_strm_13_dout(inter_strm_13_dout),
    .inter_strm_13_empty_n(inter_strm_13_empty_n),
    .inter_strm_13_read(stencil_stage_14_U0_inter_strm_13_read),
    .inter_strm_13_num_data_valid(inter_strm_13_num_data_valid),
    .inter_strm_13_fifo_cap(inter_strm_13_fifo_cap),
    .inter_strm_14_din(stencil_stage_14_U0_inter_strm_14_din),
    .inter_strm_14_full_n(inter_strm_14_full_n),
    .inter_strm_14_write(stencil_stage_14_U0_inter_strm_14_write),
    .inter_strm_14_num_data_valid(stencil_stage_14_U0_inter_strm_14_num_data_valid),
    .inter_strm_14_fifo_cap(stencil_stage_14_U0_inter_strm_14_fifo_cap),
    .start_out(stencil_stage_14_U0_start_out),
    .start_write(stencil_stage_14_U0_start_write)
);

top_kernel_stencil_stage_15 stencil_stage_15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_15_U0_ap_start),
    .start_full_n(start_for_stencil_stage_16_U0_full_n),
    .ap_done(stencil_stage_15_U0_ap_done),
    .ap_continue(stencil_stage_15_U0_ap_continue),
    .ap_idle(stencil_stage_15_U0_ap_idle),
    .ap_ready(stencil_stage_15_U0_ap_ready),
    .inter_strm_14_dout(inter_strm_14_dout),
    .inter_strm_14_empty_n(inter_strm_14_empty_n),
    .inter_strm_14_read(stencil_stage_15_U0_inter_strm_14_read),
    .inter_strm_14_num_data_valid(inter_strm_14_num_data_valid),
    .inter_strm_14_fifo_cap(inter_strm_14_fifo_cap),
    .inter_strm_15_din(stencil_stage_15_U0_inter_strm_15_din),
    .inter_strm_15_full_n(inter_strm_15_full_n),
    .inter_strm_15_write(stencil_stage_15_U0_inter_strm_15_write),
    .inter_strm_15_num_data_valid(stencil_stage_15_U0_inter_strm_15_num_data_valid),
    .inter_strm_15_fifo_cap(stencil_stage_15_U0_inter_strm_15_fifo_cap),
    .start_out(stencil_stage_15_U0_start_out),
    .start_write(stencil_stage_15_U0_start_write)
);

top_kernel_stencil_stage_16 stencil_stage_16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_16_U0_ap_start),
    .start_full_n(start_for_stencil_stage_17_U0_full_n),
    .ap_done(stencil_stage_16_U0_ap_done),
    .ap_continue(stencil_stage_16_U0_ap_continue),
    .ap_idle(stencil_stage_16_U0_ap_idle),
    .ap_ready(stencil_stage_16_U0_ap_ready),
    .inter_strm_15_dout(inter_strm_15_dout),
    .inter_strm_15_empty_n(inter_strm_15_empty_n),
    .inter_strm_15_read(stencil_stage_16_U0_inter_strm_15_read),
    .inter_strm_15_num_data_valid(inter_strm_15_num_data_valid),
    .inter_strm_15_fifo_cap(inter_strm_15_fifo_cap),
    .inter_strm_16_din(stencil_stage_16_U0_inter_strm_16_din),
    .inter_strm_16_full_n(inter_strm_16_full_n),
    .inter_strm_16_write(stencil_stage_16_U0_inter_strm_16_write),
    .inter_strm_16_num_data_valid(stencil_stage_16_U0_inter_strm_16_num_data_valid),
    .inter_strm_16_fifo_cap(stencil_stage_16_U0_inter_strm_16_fifo_cap),
    .start_out(stencil_stage_16_U0_start_out),
    .start_write(stencil_stage_16_U0_start_write)
);

top_kernel_stencil_stage_17 stencil_stage_17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_17_U0_ap_start),
    .start_full_n(start_for_stencil_stage_18_U0_full_n),
    .ap_done(stencil_stage_17_U0_ap_done),
    .ap_continue(stencil_stage_17_U0_ap_continue),
    .ap_idle(stencil_stage_17_U0_ap_idle),
    .ap_ready(stencil_stage_17_U0_ap_ready),
    .inter_strm_16_dout(inter_strm_16_dout),
    .inter_strm_16_empty_n(inter_strm_16_empty_n),
    .inter_strm_16_read(stencil_stage_17_U0_inter_strm_16_read),
    .inter_strm_16_num_data_valid(inter_strm_16_num_data_valid),
    .inter_strm_16_fifo_cap(inter_strm_16_fifo_cap),
    .inter_strm_17_din(stencil_stage_17_U0_inter_strm_17_din),
    .inter_strm_17_full_n(inter_strm_17_full_n),
    .inter_strm_17_write(stencil_stage_17_U0_inter_strm_17_write),
    .inter_strm_17_num_data_valid(stencil_stage_17_U0_inter_strm_17_num_data_valid),
    .inter_strm_17_fifo_cap(stencil_stage_17_U0_inter_strm_17_fifo_cap),
    .start_out(stencil_stage_17_U0_start_out),
    .start_write(stencil_stage_17_U0_start_write)
);

top_kernel_stencil_stage_18 stencil_stage_18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_18_U0_ap_start),
    .start_full_n(start_for_stencil_stage_19_U0_full_n),
    .ap_done(stencil_stage_18_U0_ap_done),
    .ap_continue(stencil_stage_18_U0_ap_continue),
    .ap_idle(stencil_stage_18_U0_ap_idle),
    .ap_ready(stencil_stage_18_U0_ap_ready),
    .inter_strm_17_dout(inter_strm_17_dout),
    .inter_strm_17_empty_n(inter_strm_17_empty_n),
    .inter_strm_17_read(stencil_stage_18_U0_inter_strm_17_read),
    .inter_strm_17_num_data_valid(inter_strm_17_num_data_valid),
    .inter_strm_17_fifo_cap(inter_strm_17_fifo_cap),
    .inter_strm_18_din(stencil_stage_18_U0_inter_strm_18_din),
    .inter_strm_18_full_n(inter_strm_18_full_n),
    .inter_strm_18_write(stencil_stage_18_U0_inter_strm_18_write),
    .inter_strm_18_num_data_valid(stencil_stage_18_U0_inter_strm_18_num_data_valid),
    .inter_strm_18_fifo_cap(stencil_stage_18_U0_inter_strm_18_fifo_cap),
    .start_out(stencil_stage_18_U0_start_out),
    .start_write(stencil_stage_18_U0_start_write)
);

top_kernel_stencil_stage_19 stencil_stage_19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_19_U0_ap_start),
    .start_full_n(start_for_stencil_stage_20_U0_full_n),
    .ap_done(stencil_stage_19_U0_ap_done),
    .ap_continue(stencil_stage_19_U0_ap_continue),
    .ap_idle(stencil_stage_19_U0_ap_idle),
    .ap_ready(stencil_stage_19_U0_ap_ready),
    .inter_strm_18_dout(inter_strm_18_dout),
    .inter_strm_18_empty_n(inter_strm_18_empty_n),
    .inter_strm_18_read(stencil_stage_19_U0_inter_strm_18_read),
    .inter_strm_18_num_data_valid(inter_strm_18_num_data_valid),
    .inter_strm_18_fifo_cap(inter_strm_18_fifo_cap),
    .inter_strm_19_din(stencil_stage_19_U0_inter_strm_19_din),
    .inter_strm_19_full_n(inter_strm_19_full_n),
    .inter_strm_19_write(stencil_stage_19_U0_inter_strm_19_write),
    .inter_strm_19_num_data_valid(stencil_stage_19_U0_inter_strm_19_num_data_valid),
    .inter_strm_19_fifo_cap(stencil_stage_19_U0_inter_strm_19_fifo_cap),
    .start_out(stencil_stage_19_U0_start_out),
    .start_write(stencil_stage_19_U0_start_write)
);

top_kernel_stencil_stage_20 stencil_stage_20_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_20_U0_ap_start),
    .start_full_n(start_for_stencil_stage_21_U0_full_n),
    .ap_done(stencil_stage_20_U0_ap_done),
    .ap_continue(stencil_stage_20_U0_ap_continue),
    .ap_idle(stencil_stage_20_U0_ap_idle),
    .ap_ready(stencil_stage_20_U0_ap_ready),
    .inter_strm_19_dout(inter_strm_19_dout),
    .inter_strm_19_empty_n(inter_strm_19_empty_n),
    .inter_strm_19_read(stencil_stage_20_U0_inter_strm_19_read),
    .inter_strm_19_num_data_valid(inter_strm_19_num_data_valid),
    .inter_strm_19_fifo_cap(inter_strm_19_fifo_cap),
    .inter_strm_20_din(stencil_stage_20_U0_inter_strm_20_din),
    .inter_strm_20_full_n(inter_strm_20_full_n),
    .inter_strm_20_write(stencil_stage_20_U0_inter_strm_20_write),
    .inter_strm_20_num_data_valid(stencil_stage_20_U0_inter_strm_20_num_data_valid),
    .inter_strm_20_fifo_cap(stencil_stage_20_U0_inter_strm_20_fifo_cap),
    .start_out(stencil_stage_20_U0_start_out),
    .start_write(stencil_stage_20_U0_start_write)
);

top_kernel_stencil_stage_21 stencil_stage_21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_21_U0_ap_start),
    .start_full_n(start_for_stencil_stage_22_U0_full_n),
    .ap_done(stencil_stage_21_U0_ap_done),
    .ap_continue(stencil_stage_21_U0_ap_continue),
    .ap_idle(stencil_stage_21_U0_ap_idle),
    .ap_ready(stencil_stage_21_U0_ap_ready),
    .inter_strm_20_dout(inter_strm_20_dout),
    .inter_strm_20_empty_n(inter_strm_20_empty_n),
    .inter_strm_20_read(stencil_stage_21_U0_inter_strm_20_read),
    .inter_strm_20_num_data_valid(inter_strm_20_num_data_valid),
    .inter_strm_20_fifo_cap(inter_strm_20_fifo_cap),
    .inter_strm_21_din(stencil_stage_21_U0_inter_strm_21_din),
    .inter_strm_21_full_n(inter_strm_21_full_n),
    .inter_strm_21_write(stencil_stage_21_U0_inter_strm_21_write),
    .inter_strm_21_num_data_valid(stencil_stage_21_U0_inter_strm_21_num_data_valid),
    .inter_strm_21_fifo_cap(stencil_stage_21_U0_inter_strm_21_fifo_cap),
    .start_out(stencil_stage_21_U0_start_out),
    .start_write(stencil_stage_21_U0_start_write)
);

top_kernel_stencil_stage_22 stencil_stage_22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_22_U0_ap_start),
    .start_full_n(start_for_stencil_stage_23_U0_full_n),
    .ap_done(stencil_stage_22_U0_ap_done),
    .ap_continue(stencil_stage_22_U0_ap_continue),
    .ap_idle(stencil_stage_22_U0_ap_idle),
    .ap_ready(stencil_stage_22_U0_ap_ready),
    .inter_strm_21_dout(inter_strm_21_dout),
    .inter_strm_21_empty_n(inter_strm_21_empty_n),
    .inter_strm_21_read(stencil_stage_22_U0_inter_strm_21_read),
    .inter_strm_21_num_data_valid(inter_strm_21_num_data_valid),
    .inter_strm_21_fifo_cap(inter_strm_21_fifo_cap),
    .inter_strm_22_din(stencil_stage_22_U0_inter_strm_22_din),
    .inter_strm_22_full_n(inter_strm_22_full_n),
    .inter_strm_22_write(stencil_stage_22_U0_inter_strm_22_write),
    .inter_strm_22_num_data_valid(stencil_stage_22_U0_inter_strm_22_num_data_valid),
    .inter_strm_22_fifo_cap(stencil_stage_22_U0_inter_strm_22_fifo_cap),
    .start_out(stencil_stage_22_U0_start_out),
    .start_write(stencil_stage_22_U0_start_write)
);

top_kernel_stencil_stage_23 stencil_stage_23_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_23_U0_ap_start),
    .start_full_n(start_for_stencil_stage_24_U0_full_n),
    .ap_done(stencil_stage_23_U0_ap_done),
    .ap_continue(stencil_stage_23_U0_ap_continue),
    .ap_idle(stencil_stage_23_U0_ap_idle),
    .ap_ready(stencil_stage_23_U0_ap_ready),
    .inter_strm_22_dout(inter_strm_22_dout),
    .inter_strm_22_empty_n(inter_strm_22_empty_n),
    .inter_strm_22_read(stencil_stage_23_U0_inter_strm_22_read),
    .inter_strm_22_num_data_valid(inter_strm_22_num_data_valid),
    .inter_strm_22_fifo_cap(inter_strm_22_fifo_cap),
    .inter_strm_23_din(stencil_stage_23_U0_inter_strm_23_din),
    .inter_strm_23_full_n(inter_strm_23_full_n),
    .inter_strm_23_write(stencil_stage_23_U0_inter_strm_23_write),
    .inter_strm_23_num_data_valid(stencil_stage_23_U0_inter_strm_23_num_data_valid),
    .inter_strm_23_fifo_cap(stencil_stage_23_U0_inter_strm_23_fifo_cap),
    .start_out(stencil_stage_23_U0_start_out),
    .start_write(stencil_stage_23_U0_start_write)
);

top_kernel_stencil_stage_24 stencil_stage_24_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_24_U0_ap_start),
    .start_full_n(start_for_stencil_stage_25_U0_full_n),
    .ap_done(stencil_stage_24_U0_ap_done),
    .ap_continue(stencil_stage_24_U0_ap_continue),
    .ap_idle(stencil_stage_24_U0_ap_idle),
    .ap_ready(stencil_stage_24_U0_ap_ready),
    .inter_strm_23_dout(inter_strm_23_dout),
    .inter_strm_23_empty_n(inter_strm_23_empty_n),
    .inter_strm_23_read(stencil_stage_24_U0_inter_strm_23_read),
    .inter_strm_23_num_data_valid(inter_strm_23_num_data_valid),
    .inter_strm_23_fifo_cap(inter_strm_23_fifo_cap),
    .inter_strm_24_din(stencil_stage_24_U0_inter_strm_24_din),
    .inter_strm_24_full_n(inter_strm_24_full_n),
    .inter_strm_24_write(stencil_stage_24_U0_inter_strm_24_write),
    .inter_strm_24_num_data_valid(stencil_stage_24_U0_inter_strm_24_num_data_valid),
    .inter_strm_24_fifo_cap(stencil_stage_24_U0_inter_strm_24_fifo_cap),
    .start_out(stencil_stage_24_U0_start_out),
    .start_write(stencil_stage_24_U0_start_write)
);

top_kernel_stencil_stage_25 stencil_stage_25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_25_U0_ap_start),
    .start_full_n(start_for_stencil_stage_26_U0_full_n),
    .ap_done(stencil_stage_25_U0_ap_done),
    .ap_continue(stencil_stage_25_U0_ap_continue),
    .ap_idle(stencil_stage_25_U0_ap_idle),
    .ap_ready(stencil_stage_25_U0_ap_ready),
    .inter_strm_24_dout(inter_strm_24_dout),
    .inter_strm_24_empty_n(inter_strm_24_empty_n),
    .inter_strm_24_read(stencil_stage_25_U0_inter_strm_24_read),
    .inter_strm_24_num_data_valid(inter_strm_24_num_data_valid),
    .inter_strm_24_fifo_cap(inter_strm_24_fifo_cap),
    .inter_strm_25_din(stencil_stage_25_U0_inter_strm_25_din),
    .inter_strm_25_full_n(inter_strm_25_full_n),
    .inter_strm_25_write(stencil_stage_25_U0_inter_strm_25_write),
    .inter_strm_25_num_data_valid(stencil_stage_25_U0_inter_strm_25_num_data_valid),
    .inter_strm_25_fifo_cap(stencil_stage_25_U0_inter_strm_25_fifo_cap),
    .start_out(stencil_stage_25_U0_start_out),
    .start_write(stencil_stage_25_U0_start_write)
);

top_kernel_stencil_stage_26 stencil_stage_26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_26_U0_ap_start),
    .start_full_n(start_for_stencil_stage_27_U0_full_n),
    .ap_done(stencil_stage_26_U0_ap_done),
    .ap_continue(stencil_stage_26_U0_ap_continue),
    .ap_idle(stencil_stage_26_U0_ap_idle),
    .ap_ready(stencil_stage_26_U0_ap_ready),
    .inter_strm_25_dout(inter_strm_25_dout),
    .inter_strm_25_empty_n(inter_strm_25_empty_n),
    .inter_strm_25_read(stencil_stage_26_U0_inter_strm_25_read),
    .inter_strm_25_num_data_valid(inter_strm_25_num_data_valid),
    .inter_strm_25_fifo_cap(inter_strm_25_fifo_cap),
    .inter_strm_26_din(stencil_stage_26_U0_inter_strm_26_din),
    .inter_strm_26_full_n(inter_strm_26_full_n),
    .inter_strm_26_write(stencil_stage_26_U0_inter_strm_26_write),
    .inter_strm_26_num_data_valid(stencil_stage_26_U0_inter_strm_26_num_data_valid),
    .inter_strm_26_fifo_cap(stencil_stage_26_U0_inter_strm_26_fifo_cap),
    .start_out(stencil_stage_26_U0_start_out),
    .start_write(stencil_stage_26_U0_start_write)
);

top_kernel_stencil_stage_27 stencil_stage_27_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_27_U0_ap_start),
    .start_full_n(start_for_stencil_stage_28_U0_full_n),
    .ap_done(stencil_stage_27_U0_ap_done),
    .ap_continue(stencil_stage_27_U0_ap_continue),
    .ap_idle(stencil_stage_27_U0_ap_idle),
    .ap_ready(stencil_stage_27_U0_ap_ready),
    .inter_strm_26_dout(inter_strm_26_dout),
    .inter_strm_26_empty_n(inter_strm_26_empty_n),
    .inter_strm_26_read(stencil_stage_27_U0_inter_strm_26_read),
    .inter_strm_26_num_data_valid(inter_strm_26_num_data_valid),
    .inter_strm_26_fifo_cap(inter_strm_26_fifo_cap),
    .inter_strm_27_din(stencil_stage_27_U0_inter_strm_27_din),
    .inter_strm_27_full_n(inter_strm_27_full_n),
    .inter_strm_27_write(stencil_stage_27_U0_inter_strm_27_write),
    .inter_strm_27_num_data_valid(stencil_stage_27_U0_inter_strm_27_num_data_valid),
    .inter_strm_27_fifo_cap(stencil_stage_27_U0_inter_strm_27_fifo_cap),
    .start_out(stencil_stage_27_U0_start_out),
    .start_write(stencil_stage_27_U0_start_write)
);

top_kernel_stencil_stage_28 stencil_stage_28_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_28_U0_ap_start),
    .start_full_n(start_for_stencil_stage_29_U0_full_n),
    .ap_done(stencil_stage_28_U0_ap_done),
    .ap_continue(stencil_stage_28_U0_ap_continue),
    .ap_idle(stencil_stage_28_U0_ap_idle),
    .ap_ready(stencil_stage_28_U0_ap_ready),
    .inter_strm_27_dout(inter_strm_27_dout),
    .inter_strm_27_empty_n(inter_strm_27_empty_n),
    .inter_strm_27_read(stencil_stage_28_U0_inter_strm_27_read),
    .inter_strm_27_num_data_valid(inter_strm_27_num_data_valid),
    .inter_strm_27_fifo_cap(inter_strm_27_fifo_cap),
    .inter_strm_28_din(stencil_stage_28_U0_inter_strm_28_din),
    .inter_strm_28_full_n(inter_strm_28_full_n),
    .inter_strm_28_write(stencil_stage_28_U0_inter_strm_28_write),
    .inter_strm_28_num_data_valid(stencil_stage_28_U0_inter_strm_28_num_data_valid),
    .inter_strm_28_fifo_cap(stencil_stage_28_U0_inter_strm_28_fifo_cap),
    .start_out(stencil_stage_28_U0_start_out),
    .start_write(stencil_stage_28_U0_start_write)
);

top_kernel_stencil_stage_29 stencil_stage_29_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_29_U0_ap_start),
    .start_full_n(start_for_stencil_stage_U0_full_n),
    .ap_done(stencil_stage_29_U0_ap_done),
    .ap_continue(stencil_stage_29_U0_ap_continue),
    .ap_idle(stencil_stage_29_U0_ap_idle),
    .ap_ready(stencil_stage_29_U0_ap_ready),
    .inter_strm_28_dout(inter_strm_28_dout),
    .inter_strm_28_empty_n(inter_strm_28_empty_n),
    .inter_strm_28_read(stencil_stage_29_U0_inter_strm_28_read),
    .inter_strm_28_num_data_valid(inter_strm_28_num_data_valid),
    .inter_strm_28_fifo_cap(inter_strm_28_fifo_cap),
    .inter_strm_29_din(stencil_stage_29_U0_inter_strm_29_din),
    .inter_strm_29_full_n(inter_strm_29_full_n),
    .inter_strm_29_write(stencil_stage_29_U0_inter_strm_29_write),
    .inter_strm_29_num_data_valid(stencil_stage_29_U0_inter_strm_29_num_data_valid),
    .inter_strm_29_fifo_cap(stencil_stage_29_U0_inter_strm_29_fifo_cap),
    .start_out(stencil_stage_29_U0_start_out),
    .start_write(stencil_stage_29_U0_start_write)
);

top_kernel_stencil_stage stencil_stage_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(stencil_stage_U0_ap_start),
    .ap_done(stencil_stage_U0_ap_done),
    .ap_continue(stencil_stage_U0_ap_continue),
    .ap_idle(stencil_stage_U0_ap_idle),
    .ap_ready(stencil_stage_U0_ap_ready),
    .inter_strm_29_dout(inter_strm_29_dout),
    .inter_strm_29_empty_n(inter_strm_29_empty_n),
    .inter_strm_29_read(stencil_stage_U0_inter_strm_29_read),
    .inter_strm_29_num_data_valid(inter_strm_29_num_data_valid),
    .inter_strm_29_fifo_cap(inter_strm_29_fifo_cap),
    .inter_strm_30_din(stencil_stage_U0_inter_strm_30_din),
    .inter_strm_30_full_n(inter_strm_30_full_n),
    .inter_strm_30_write(stencil_stage_U0_inter_strm_30_write),
    .inter_strm_30_num_data_valid(stencil_stage_U0_inter_strm_30_num_data_valid),
    .inter_strm_30_fifo_cap(stencil_stage_U0_inter_strm_30_fifo_cap)
);

top_kernel_write_output write_output_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(write_output_U0_ap_start),
    .ap_done(write_output_U0_ap_done),
    .ap_continue(write_output_U0_ap_continue),
    .ap_idle(write_output_U0_ap_idle),
    .ap_ready(write_output_U0_ap_ready),
    .out_r_dout(A_out_c_dout),
    .out_r_empty_n(A_out_c_empty_n),
    .out_r_read(write_output_U0_out_r_read),
    .out_r_num_data_valid(A_out_c_num_data_valid),
    .out_r_fifo_cap(A_out_c_fifo_cap),
    .m_axi_gmem1_0_AWVALID(write_output_U0_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(gmem1_0_AWREADY),
    .m_axi_gmem1_0_AWADDR(write_output_U0_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(write_output_U0_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(write_output_U0_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(write_output_U0_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(write_output_U0_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(write_output_U0_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(write_output_U0_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(write_output_U0_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(write_output_U0_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(write_output_U0_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(write_output_U0_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(write_output_U0_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(gmem1_0_WREADY),
    .m_axi_gmem1_0_WDATA(write_output_U0_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(write_output_U0_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(write_output_U0_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(write_output_U0_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(write_output_U0_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(write_output_U0_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(1'b0),
    .m_axi_gmem1_0_ARADDR(write_output_U0_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(write_output_U0_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(write_output_U0_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(write_output_U0_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(write_output_U0_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(write_output_U0_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(write_output_U0_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(write_output_U0_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(write_output_U0_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(write_output_U0_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(write_output_U0_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(1'b0),
    .m_axi_gmem1_0_RREADY(write_output_U0_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(32'd0),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(9'd0),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(gmem1_0_BVALID),
    .m_axi_gmem1_0_BREADY(write_output_U0_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(gmem1_0_BRESP),
    .m_axi_gmem1_0_BID(gmem1_0_BID),
    .m_axi_gmem1_0_BUSER(gmem1_0_BUSER),
    .inter_strm_30_dout(inter_strm_30_dout),
    .inter_strm_30_empty_n(inter_strm_30_empty_n),
    .inter_strm_30_read(write_output_U0_inter_strm_30_read),
    .inter_strm_30_num_data_valid(inter_strm_30_num_data_valid),
    .inter_strm_30_fifo_cap(inter_strm_30_fifo_cap)
);

top_kernel_fifo_w64_d33_A A_out_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_A_out_c_din),
    .if_full_n(A_out_c_full_n),
    .if_write(entry_proc_U0_A_out_c_write),
    .if_dout(A_out_c_dout),
    .if_empty_n(A_out_c_empty_n),
    .if_read(write_output_U0_out_r_read),
    .if_num_data_valid(A_out_c_num_data_valid),
    .if_fifo_cap(A_out_c_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_input_U0_inter_strm_0_din),
    .if_full_n(inter_strm_full_n),
    .if_write(read_input_U0_inter_strm_0_write),
    .if_dout(inter_strm_dout),
    .if_empty_n(inter_strm_empty_n),
    .if_read(stencil_stage_1_U0_inter_strm_0_read),
    .if_num_data_valid(inter_strm_num_data_valid),
    .if_fifo_cap(inter_strm_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_1_U0_inter_strm_1_din),
    .if_full_n(inter_strm_1_full_n),
    .if_write(stencil_stage_1_U0_inter_strm_1_write),
    .if_dout(inter_strm_1_dout),
    .if_empty_n(inter_strm_1_empty_n),
    .if_read(stencil_stage_2_U0_inter_strm_1_read),
    .if_num_data_valid(inter_strm_1_num_data_valid),
    .if_fifo_cap(inter_strm_1_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_2_U0_inter_strm_2_din),
    .if_full_n(inter_strm_2_full_n),
    .if_write(stencil_stage_2_U0_inter_strm_2_write),
    .if_dout(inter_strm_2_dout),
    .if_empty_n(inter_strm_2_empty_n),
    .if_read(stencil_stage_3_U0_inter_strm_2_read),
    .if_num_data_valid(inter_strm_2_num_data_valid),
    .if_fifo_cap(inter_strm_2_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_3_U0_inter_strm_3_din),
    .if_full_n(inter_strm_3_full_n),
    .if_write(stencil_stage_3_U0_inter_strm_3_write),
    .if_dout(inter_strm_3_dout),
    .if_empty_n(inter_strm_3_empty_n),
    .if_read(stencil_stage_4_U0_inter_strm_3_read),
    .if_num_data_valid(inter_strm_3_num_data_valid),
    .if_fifo_cap(inter_strm_3_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_4_U0_inter_strm_4_din),
    .if_full_n(inter_strm_4_full_n),
    .if_write(stencil_stage_4_U0_inter_strm_4_write),
    .if_dout(inter_strm_4_dout),
    .if_empty_n(inter_strm_4_empty_n),
    .if_read(stencil_stage_5_U0_inter_strm_4_read),
    .if_num_data_valid(inter_strm_4_num_data_valid),
    .if_fifo_cap(inter_strm_4_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_5_U0_inter_strm_5_din),
    .if_full_n(inter_strm_5_full_n),
    .if_write(stencil_stage_5_U0_inter_strm_5_write),
    .if_dout(inter_strm_5_dout),
    .if_empty_n(inter_strm_5_empty_n),
    .if_read(stencil_stage_6_U0_inter_strm_5_read),
    .if_num_data_valid(inter_strm_5_num_data_valid),
    .if_fifo_cap(inter_strm_5_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_6_U0_inter_strm_6_din),
    .if_full_n(inter_strm_6_full_n),
    .if_write(stencil_stage_6_U0_inter_strm_6_write),
    .if_dout(inter_strm_6_dout),
    .if_empty_n(inter_strm_6_empty_n),
    .if_read(stencil_stage_7_U0_inter_strm_6_read),
    .if_num_data_valid(inter_strm_6_num_data_valid),
    .if_fifo_cap(inter_strm_6_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_7_U0_inter_strm_7_din),
    .if_full_n(inter_strm_7_full_n),
    .if_write(stencil_stage_7_U0_inter_strm_7_write),
    .if_dout(inter_strm_7_dout),
    .if_empty_n(inter_strm_7_empty_n),
    .if_read(stencil_stage_8_U0_inter_strm_7_read),
    .if_num_data_valid(inter_strm_7_num_data_valid),
    .if_fifo_cap(inter_strm_7_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_8_U0_inter_strm_8_din),
    .if_full_n(inter_strm_8_full_n),
    .if_write(stencil_stage_8_U0_inter_strm_8_write),
    .if_dout(inter_strm_8_dout),
    .if_empty_n(inter_strm_8_empty_n),
    .if_read(stencil_stage_9_U0_inter_strm_8_read),
    .if_num_data_valid(inter_strm_8_num_data_valid),
    .if_fifo_cap(inter_strm_8_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_9_U0_inter_strm_9_din),
    .if_full_n(inter_strm_9_full_n),
    .if_write(stencil_stage_9_U0_inter_strm_9_write),
    .if_dout(inter_strm_9_dout),
    .if_empty_n(inter_strm_9_empty_n),
    .if_read(stencil_stage_10_U0_inter_strm_9_read),
    .if_num_data_valid(inter_strm_9_num_data_valid),
    .if_fifo_cap(inter_strm_9_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_10_U0_inter_strm_10_din),
    .if_full_n(inter_strm_10_full_n),
    .if_write(stencil_stage_10_U0_inter_strm_10_write),
    .if_dout(inter_strm_10_dout),
    .if_empty_n(inter_strm_10_empty_n),
    .if_read(stencil_stage_11_U0_inter_strm_10_read),
    .if_num_data_valid(inter_strm_10_num_data_valid),
    .if_fifo_cap(inter_strm_10_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_11_U0_inter_strm_11_din),
    .if_full_n(inter_strm_11_full_n),
    .if_write(stencil_stage_11_U0_inter_strm_11_write),
    .if_dout(inter_strm_11_dout),
    .if_empty_n(inter_strm_11_empty_n),
    .if_read(stencil_stage_12_U0_inter_strm_11_read),
    .if_num_data_valid(inter_strm_11_num_data_valid),
    .if_fifo_cap(inter_strm_11_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_12_U0_inter_strm_12_din),
    .if_full_n(inter_strm_12_full_n),
    .if_write(stencil_stage_12_U0_inter_strm_12_write),
    .if_dout(inter_strm_12_dout),
    .if_empty_n(inter_strm_12_empty_n),
    .if_read(stencil_stage_13_U0_inter_strm_12_read),
    .if_num_data_valid(inter_strm_12_num_data_valid),
    .if_fifo_cap(inter_strm_12_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_13_U0_inter_strm_13_din),
    .if_full_n(inter_strm_13_full_n),
    .if_write(stencil_stage_13_U0_inter_strm_13_write),
    .if_dout(inter_strm_13_dout),
    .if_empty_n(inter_strm_13_empty_n),
    .if_read(stencil_stage_14_U0_inter_strm_13_read),
    .if_num_data_valid(inter_strm_13_num_data_valid),
    .if_fifo_cap(inter_strm_13_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_14_U0_inter_strm_14_din),
    .if_full_n(inter_strm_14_full_n),
    .if_write(stencil_stage_14_U0_inter_strm_14_write),
    .if_dout(inter_strm_14_dout),
    .if_empty_n(inter_strm_14_empty_n),
    .if_read(stencil_stage_15_U0_inter_strm_14_read),
    .if_num_data_valid(inter_strm_14_num_data_valid),
    .if_fifo_cap(inter_strm_14_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_15_U0_inter_strm_15_din),
    .if_full_n(inter_strm_15_full_n),
    .if_write(stencil_stage_15_U0_inter_strm_15_write),
    .if_dout(inter_strm_15_dout),
    .if_empty_n(inter_strm_15_empty_n),
    .if_read(stencil_stage_16_U0_inter_strm_15_read),
    .if_num_data_valid(inter_strm_15_num_data_valid),
    .if_fifo_cap(inter_strm_15_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_16_U0_inter_strm_16_din),
    .if_full_n(inter_strm_16_full_n),
    .if_write(stencil_stage_16_U0_inter_strm_16_write),
    .if_dout(inter_strm_16_dout),
    .if_empty_n(inter_strm_16_empty_n),
    .if_read(stencil_stage_17_U0_inter_strm_16_read),
    .if_num_data_valid(inter_strm_16_num_data_valid),
    .if_fifo_cap(inter_strm_16_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_17_U0_inter_strm_17_din),
    .if_full_n(inter_strm_17_full_n),
    .if_write(stencil_stage_17_U0_inter_strm_17_write),
    .if_dout(inter_strm_17_dout),
    .if_empty_n(inter_strm_17_empty_n),
    .if_read(stencil_stage_18_U0_inter_strm_17_read),
    .if_num_data_valid(inter_strm_17_num_data_valid),
    .if_fifo_cap(inter_strm_17_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_18_U0_inter_strm_18_din),
    .if_full_n(inter_strm_18_full_n),
    .if_write(stencil_stage_18_U0_inter_strm_18_write),
    .if_dout(inter_strm_18_dout),
    .if_empty_n(inter_strm_18_empty_n),
    .if_read(stencil_stage_19_U0_inter_strm_18_read),
    .if_num_data_valid(inter_strm_18_num_data_valid),
    .if_fifo_cap(inter_strm_18_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_19_U0_inter_strm_19_din),
    .if_full_n(inter_strm_19_full_n),
    .if_write(stencil_stage_19_U0_inter_strm_19_write),
    .if_dout(inter_strm_19_dout),
    .if_empty_n(inter_strm_19_empty_n),
    .if_read(stencil_stage_20_U0_inter_strm_19_read),
    .if_num_data_valid(inter_strm_19_num_data_valid),
    .if_fifo_cap(inter_strm_19_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_20_U0_inter_strm_20_din),
    .if_full_n(inter_strm_20_full_n),
    .if_write(stencil_stage_20_U0_inter_strm_20_write),
    .if_dout(inter_strm_20_dout),
    .if_empty_n(inter_strm_20_empty_n),
    .if_read(stencil_stage_21_U0_inter_strm_20_read),
    .if_num_data_valid(inter_strm_20_num_data_valid),
    .if_fifo_cap(inter_strm_20_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_21_U0_inter_strm_21_din),
    .if_full_n(inter_strm_21_full_n),
    .if_write(stencil_stage_21_U0_inter_strm_21_write),
    .if_dout(inter_strm_21_dout),
    .if_empty_n(inter_strm_21_empty_n),
    .if_read(stencil_stage_22_U0_inter_strm_21_read),
    .if_num_data_valid(inter_strm_21_num_data_valid),
    .if_fifo_cap(inter_strm_21_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_22_U0_inter_strm_22_din),
    .if_full_n(inter_strm_22_full_n),
    .if_write(stencil_stage_22_U0_inter_strm_22_write),
    .if_dout(inter_strm_22_dout),
    .if_empty_n(inter_strm_22_empty_n),
    .if_read(stencil_stage_23_U0_inter_strm_22_read),
    .if_num_data_valid(inter_strm_22_num_data_valid),
    .if_fifo_cap(inter_strm_22_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_23_U0_inter_strm_23_din),
    .if_full_n(inter_strm_23_full_n),
    .if_write(stencil_stage_23_U0_inter_strm_23_write),
    .if_dout(inter_strm_23_dout),
    .if_empty_n(inter_strm_23_empty_n),
    .if_read(stencil_stage_24_U0_inter_strm_23_read),
    .if_num_data_valid(inter_strm_23_num_data_valid),
    .if_fifo_cap(inter_strm_23_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_24_U0_inter_strm_24_din),
    .if_full_n(inter_strm_24_full_n),
    .if_write(stencil_stage_24_U0_inter_strm_24_write),
    .if_dout(inter_strm_24_dout),
    .if_empty_n(inter_strm_24_empty_n),
    .if_read(stencil_stage_25_U0_inter_strm_24_read),
    .if_num_data_valid(inter_strm_24_num_data_valid),
    .if_fifo_cap(inter_strm_24_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_25_U0_inter_strm_25_din),
    .if_full_n(inter_strm_25_full_n),
    .if_write(stencil_stage_25_U0_inter_strm_25_write),
    .if_dout(inter_strm_25_dout),
    .if_empty_n(inter_strm_25_empty_n),
    .if_read(stencil_stage_26_U0_inter_strm_25_read),
    .if_num_data_valid(inter_strm_25_num_data_valid),
    .if_fifo_cap(inter_strm_25_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_26_U0_inter_strm_26_din),
    .if_full_n(inter_strm_26_full_n),
    .if_write(stencil_stage_26_U0_inter_strm_26_write),
    .if_dout(inter_strm_26_dout),
    .if_empty_n(inter_strm_26_empty_n),
    .if_read(stencil_stage_27_U0_inter_strm_26_read),
    .if_num_data_valid(inter_strm_26_num_data_valid),
    .if_fifo_cap(inter_strm_26_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_27_U0_inter_strm_27_din),
    .if_full_n(inter_strm_27_full_n),
    .if_write(stencil_stage_27_U0_inter_strm_27_write),
    .if_dout(inter_strm_27_dout),
    .if_empty_n(inter_strm_27_empty_n),
    .if_read(stencil_stage_28_U0_inter_strm_27_read),
    .if_num_data_valid(inter_strm_27_num_data_valid),
    .if_fifo_cap(inter_strm_27_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_28_U0_inter_strm_28_din),
    .if_full_n(inter_strm_28_full_n),
    .if_write(stencil_stage_28_U0_inter_strm_28_write),
    .if_dout(inter_strm_28_dout),
    .if_empty_n(inter_strm_28_empty_n),
    .if_read(stencil_stage_29_U0_inter_strm_28_read),
    .if_num_data_valid(inter_strm_28_num_data_valid),
    .if_fifo_cap(inter_strm_28_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_29_U0_inter_strm_29_din),
    .if_full_n(inter_strm_29_full_n),
    .if_write(stencil_stage_29_U0_inter_strm_29_write),
    .if_dout(inter_strm_29_dout),
    .if_empty_n(inter_strm_29_empty_n),
    .if_read(stencil_stage_U0_inter_strm_29_read),
    .if_num_data_valid(inter_strm_29_num_data_valid),
    .if_fifo_cap(inter_strm_29_fifo_cap)
);

top_kernel_fifo_w24_d512_A inter_strm_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(stencil_stage_U0_inter_strm_30_din),
    .if_full_n(inter_strm_30_full_n),
    .if_write(stencil_stage_U0_inter_strm_30_write),
    .if_dout(inter_strm_30_dout),
    .if_empty_n(inter_strm_30_empty_n),
    .if_read(write_output_U0_inter_strm_30_read),
    .if_num_data_valid(inter_strm_30_num_data_valid),
    .if_fifo_cap(inter_strm_30_fifo_cap)
);

top_kernel_start_for_write_output_U0 start_for_write_output_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_output_U0_din),
    .if_full_n(start_for_write_output_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_write_output_U0_dout),
    .if_empty_n(start_for_write_output_U0_empty_n),
    .if_read(write_output_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_1_U0 start_for_stencil_stage_1_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_1_U0_din),
    .if_full_n(start_for_stencil_stage_1_U0_full_n),
    .if_write(read_input_U0_start_write),
    .if_dout(start_for_stencil_stage_1_U0_dout),
    .if_empty_n(start_for_stencil_stage_1_U0_empty_n),
    .if_read(stencil_stage_1_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_2_U0 start_for_stencil_stage_2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_2_U0_din),
    .if_full_n(start_for_stencil_stage_2_U0_full_n),
    .if_write(stencil_stage_1_U0_start_write),
    .if_dout(start_for_stencil_stage_2_U0_dout),
    .if_empty_n(start_for_stencil_stage_2_U0_empty_n),
    .if_read(stencil_stage_2_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_3_U0 start_for_stencil_stage_3_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_3_U0_din),
    .if_full_n(start_for_stencil_stage_3_U0_full_n),
    .if_write(stencil_stage_2_U0_start_write),
    .if_dout(start_for_stencil_stage_3_U0_dout),
    .if_empty_n(start_for_stencil_stage_3_U0_empty_n),
    .if_read(stencil_stage_3_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_4_U0 start_for_stencil_stage_4_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_4_U0_din),
    .if_full_n(start_for_stencil_stage_4_U0_full_n),
    .if_write(stencil_stage_3_U0_start_write),
    .if_dout(start_for_stencil_stage_4_U0_dout),
    .if_empty_n(start_for_stencil_stage_4_U0_empty_n),
    .if_read(stencil_stage_4_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_5_U0 start_for_stencil_stage_5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_5_U0_din),
    .if_full_n(start_for_stencil_stage_5_U0_full_n),
    .if_write(stencil_stage_4_U0_start_write),
    .if_dout(start_for_stencil_stage_5_U0_dout),
    .if_empty_n(start_for_stencil_stage_5_U0_empty_n),
    .if_read(stencil_stage_5_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_6_U0 start_for_stencil_stage_6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_6_U0_din),
    .if_full_n(start_for_stencil_stage_6_U0_full_n),
    .if_write(stencil_stage_5_U0_start_write),
    .if_dout(start_for_stencil_stage_6_U0_dout),
    .if_empty_n(start_for_stencil_stage_6_U0_empty_n),
    .if_read(stencil_stage_6_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_7_U0 start_for_stencil_stage_7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_7_U0_din),
    .if_full_n(start_for_stencil_stage_7_U0_full_n),
    .if_write(stencil_stage_6_U0_start_write),
    .if_dout(start_for_stencil_stage_7_U0_dout),
    .if_empty_n(start_for_stencil_stage_7_U0_empty_n),
    .if_read(stencil_stage_7_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_8_U0 start_for_stencil_stage_8_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_8_U0_din),
    .if_full_n(start_for_stencil_stage_8_U0_full_n),
    .if_write(stencil_stage_7_U0_start_write),
    .if_dout(start_for_stencil_stage_8_U0_dout),
    .if_empty_n(start_for_stencil_stage_8_U0_empty_n),
    .if_read(stencil_stage_8_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_9_U0 start_for_stencil_stage_9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_9_U0_din),
    .if_full_n(start_for_stencil_stage_9_U0_full_n),
    .if_write(stencil_stage_8_U0_start_write),
    .if_dout(start_for_stencil_stage_9_U0_dout),
    .if_empty_n(start_for_stencil_stage_9_U0_empty_n),
    .if_read(stencil_stage_9_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_10_U0 start_for_stencil_stage_10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_10_U0_din),
    .if_full_n(start_for_stencil_stage_10_U0_full_n),
    .if_write(stencil_stage_9_U0_start_write),
    .if_dout(start_for_stencil_stage_10_U0_dout),
    .if_empty_n(start_for_stencil_stage_10_U0_empty_n),
    .if_read(stencil_stage_10_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_11_U0 start_for_stencil_stage_11_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_11_U0_din),
    .if_full_n(start_for_stencil_stage_11_U0_full_n),
    .if_write(stencil_stage_10_U0_start_write),
    .if_dout(start_for_stencil_stage_11_U0_dout),
    .if_empty_n(start_for_stencil_stage_11_U0_empty_n),
    .if_read(stencil_stage_11_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_12_U0 start_for_stencil_stage_12_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_12_U0_din),
    .if_full_n(start_for_stencil_stage_12_U0_full_n),
    .if_write(stencil_stage_11_U0_start_write),
    .if_dout(start_for_stencil_stage_12_U0_dout),
    .if_empty_n(start_for_stencil_stage_12_U0_empty_n),
    .if_read(stencil_stage_12_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_13_U0 start_for_stencil_stage_13_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_13_U0_din),
    .if_full_n(start_for_stencil_stage_13_U0_full_n),
    .if_write(stencil_stage_12_U0_start_write),
    .if_dout(start_for_stencil_stage_13_U0_dout),
    .if_empty_n(start_for_stencil_stage_13_U0_empty_n),
    .if_read(stencil_stage_13_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_14_U0 start_for_stencil_stage_14_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_14_U0_din),
    .if_full_n(start_for_stencil_stage_14_U0_full_n),
    .if_write(stencil_stage_13_U0_start_write),
    .if_dout(start_for_stencil_stage_14_U0_dout),
    .if_empty_n(start_for_stencil_stage_14_U0_empty_n),
    .if_read(stencil_stage_14_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_15_U0 start_for_stencil_stage_15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_15_U0_din),
    .if_full_n(start_for_stencil_stage_15_U0_full_n),
    .if_write(stencil_stage_14_U0_start_write),
    .if_dout(start_for_stencil_stage_15_U0_dout),
    .if_empty_n(start_for_stencil_stage_15_U0_empty_n),
    .if_read(stencil_stage_15_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_16_U0 start_for_stencil_stage_16_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_16_U0_din),
    .if_full_n(start_for_stencil_stage_16_U0_full_n),
    .if_write(stencil_stage_15_U0_start_write),
    .if_dout(start_for_stencil_stage_16_U0_dout),
    .if_empty_n(start_for_stencil_stage_16_U0_empty_n),
    .if_read(stencil_stage_16_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_17_U0 start_for_stencil_stage_17_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_17_U0_din),
    .if_full_n(start_for_stencil_stage_17_U0_full_n),
    .if_write(stencil_stage_16_U0_start_write),
    .if_dout(start_for_stencil_stage_17_U0_dout),
    .if_empty_n(start_for_stencil_stage_17_U0_empty_n),
    .if_read(stencil_stage_17_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_18_U0 start_for_stencil_stage_18_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_18_U0_din),
    .if_full_n(start_for_stencil_stage_18_U0_full_n),
    .if_write(stencil_stage_17_U0_start_write),
    .if_dout(start_for_stencil_stage_18_U0_dout),
    .if_empty_n(start_for_stencil_stage_18_U0_empty_n),
    .if_read(stencil_stage_18_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_19_U0 start_for_stencil_stage_19_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_19_U0_din),
    .if_full_n(start_for_stencil_stage_19_U0_full_n),
    .if_write(stencil_stage_18_U0_start_write),
    .if_dout(start_for_stencil_stage_19_U0_dout),
    .if_empty_n(start_for_stencil_stage_19_U0_empty_n),
    .if_read(stencil_stage_19_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_20_U0 start_for_stencil_stage_20_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_20_U0_din),
    .if_full_n(start_for_stencil_stage_20_U0_full_n),
    .if_write(stencil_stage_19_U0_start_write),
    .if_dout(start_for_stencil_stage_20_U0_dout),
    .if_empty_n(start_for_stencil_stage_20_U0_empty_n),
    .if_read(stencil_stage_20_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_21_U0 start_for_stencil_stage_21_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_21_U0_din),
    .if_full_n(start_for_stencil_stage_21_U0_full_n),
    .if_write(stencil_stage_20_U0_start_write),
    .if_dout(start_for_stencil_stage_21_U0_dout),
    .if_empty_n(start_for_stencil_stage_21_U0_empty_n),
    .if_read(stencil_stage_21_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_22_U0 start_for_stencil_stage_22_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_22_U0_din),
    .if_full_n(start_for_stencil_stage_22_U0_full_n),
    .if_write(stencil_stage_21_U0_start_write),
    .if_dout(start_for_stencil_stage_22_U0_dout),
    .if_empty_n(start_for_stencil_stage_22_U0_empty_n),
    .if_read(stencil_stage_22_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_23_U0 start_for_stencil_stage_23_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_23_U0_din),
    .if_full_n(start_for_stencil_stage_23_U0_full_n),
    .if_write(stencil_stage_22_U0_start_write),
    .if_dout(start_for_stencil_stage_23_U0_dout),
    .if_empty_n(start_for_stencil_stage_23_U0_empty_n),
    .if_read(stencil_stage_23_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_24_U0 start_for_stencil_stage_24_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_24_U0_din),
    .if_full_n(start_for_stencil_stage_24_U0_full_n),
    .if_write(stencil_stage_23_U0_start_write),
    .if_dout(start_for_stencil_stage_24_U0_dout),
    .if_empty_n(start_for_stencil_stage_24_U0_empty_n),
    .if_read(stencil_stage_24_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_25_U0 start_for_stencil_stage_25_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_25_U0_din),
    .if_full_n(start_for_stencil_stage_25_U0_full_n),
    .if_write(stencil_stage_24_U0_start_write),
    .if_dout(start_for_stencil_stage_25_U0_dout),
    .if_empty_n(start_for_stencil_stage_25_U0_empty_n),
    .if_read(stencil_stage_25_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_26_U0 start_for_stencil_stage_26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_26_U0_din),
    .if_full_n(start_for_stencil_stage_26_U0_full_n),
    .if_write(stencil_stage_25_U0_start_write),
    .if_dout(start_for_stencil_stage_26_U0_dout),
    .if_empty_n(start_for_stencil_stage_26_U0_empty_n),
    .if_read(stencil_stage_26_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_27_U0 start_for_stencil_stage_27_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_27_U0_din),
    .if_full_n(start_for_stencil_stage_27_U0_full_n),
    .if_write(stencil_stage_26_U0_start_write),
    .if_dout(start_for_stencil_stage_27_U0_dout),
    .if_empty_n(start_for_stencil_stage_27_U0_empty_n),
    .if_read(stencil_stage_27_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_28_U0 start_for_stencil_stage_28_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_28_U0_din),
    .if_full_n(start_for_stencil_stage_28_U0_full_n),
    .if_write(stencil_stage_27_U0_start_write),
    .if_dout(start_for_stencil_stage_28_U0_dout),
    .if_empty_n(start_for_stencil_stage_28_U0_empty_n),
    .if_read(stencil_stage_28_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_29_U0 start_for_stencil_stage_29_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_29_U0_din),
    .if_full_n(start_for_stencil_stage_29_U0_full_n),
    .if_write(stencil_stage_28_U0_start_write),
    .if_dout(start_for_stencil_stage_29_U0_dout),
    .if_empty_n(start_for_stencil_stage_29_U0_empty_n),
    .if_read(stencil_stage_29_U0_ap_ready)
);

top_kernel_start_for_stencil_stage_U0 start_for_stencil_stage_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_stencil_stage_U0_din),
    .if_full_n(start_for_stencil_stage_U0_full_n),
    .if_write(stencil_stage_29_U0_start_write),
    .if_dout(start_for_stencil_stage_U0_dout),
    .if_empty_n(start_for_stencil_stage_U0_empty_n),
    .if_read(stencil_stage_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_read_input_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_input_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_input_U0_ap_ready <= ap_sync_read_input_U0_ap_ready;
        end
    end
end

assign ap_done = write_output_U0_ap_done;

assign ap_idle = (write_output_U0_ap_idle & stencil_stage_U0_ap_idle & stencil_stage_9_U0_ap_idle & stencil_stage_8_U0_ap_idle & stencil_stage_7_U0_ap_idle & stencil_stage_6_U0_ap_idle & stencil_stage_5_U0_ap_idle & stencil_stage_4_U0_ap_idle & stencil_stage_3_U0_ap_idle & stencil_stage_2_U0_ap_idle & stencil_stage_29_U0_ap_idle & stencil_stage_28_U0_ap_idle & stencil_stage_27_U0_ap_idle & stencil_stage_26_U0_ap_idle & stencil_stage_25_U0_ap_idle & stencil_stage_24_U0_ap_idle & stencil_stage_23_U0_ap_idle & stencil_stage_22_U0_ap_idle & stencil_stage_21_U0_ap_idle & stencil_stage_20_U0_ap_idle & stencil_stage_1_U0_ap_idle & stencil_stage_19_U0_ap_idle & stencil_stage_18_U0_ap_idle & stencil_stage_17_U0_ap_idle & stencil_stage_16_U0_ap_idle & stencil_stage_15_U0_ap_idle & stencil_stage_14_U0_ap_idle & stencil_stage_13_U0_ap_idle & stencil_stage_12_U0_ap_idle & stencil_stage_11_U0_ap_idle & stencil_stage_10_U0_ap_idle & read_input_U0_ap_idle & entry_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_read_input_U0_ap_ready = (read_input_U0_ap_ready | ap_sync_reg_read_input_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_input_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign gmem0_0_RID = 1'd0;

assign gmem0_0_RLAST = 1'b0;

assign gmem0_0_RRESP = 2'd0;

assign gmem0_0_RUSER = 1'd0;

assign gmem1_0_BID = 1'd0;

assign gmem1_0_BRESP = 2'd0;

assign gmem1_0_BUSER = 1'd0;

assign read_input_U0_ap_continue = 1'b1;

assign read_input_U0_ap_start = ((ap_sync_reg_read_input_U0_ap_ready ^ 1'b1) & ap_start & 1'b1);

assign start_for_stencil_stage_10_U0_din = 1'b1;

assign start_for_stencil_stage_11_U0_din = 1'b1;

assign start_for_stencil_stage_12_U0_din = 1'b1;

assign start_for_stencil_stage_13_U0_din = 1'b1;

assign start_for_stencil_stage_14_U0_din = 1'b1;

assign start_for_stencil_stage_15_U0_din = 1'b1;

assign start_for_stencil_stage_16_U0_din = 1'b1;

assign start_for_stencil_stage_17_U0_din = 1'b1;

assign start_for_stencil_stage_18_U0_din = 1'b1;

assign start_for_stencil_stage_19_U0_din = 1'b1;

assign start_for_stencil_stage_1_U0_din = 1'b1;

assign start_for_stencil_stage_20_U0_din = 1'b1;

assign start_for_stencil_stage_21_U0_din = 1'b1;

assign start_for_stencil_stage_22_U0_din = 1'b1;

assign start_for_stencil_stage_23_U0_din = 1'b1;

assign start_for_stencil_stage_24_U0_din = 1'b1;

assign start_for_stencil_stage_25_U0_din = 1'b1;

assign start_for_stencil_stage_26_U0_din = 1'b1;

assign start_for_stencil_stage_27_U0_din = 1'b1;

assign start_for_stencil_stage_28_U0_din = 1'b1;

assign start_for_stencil_stage_29_U0_din = 1'b1;

assign start_for_stencil_stage_2_U0_din = 1'b1;

assign start_for_stencil_stage_3_U0_din = 1'b1;

assign start_for_stencil_stage_4_U0_din = 1'b1;

assign start_for_stencil_stage_5_U0_din = 1'b1;

assign start_for_stencil_stage_6_U0_din = 1'b1;

assign start_for_stencil_stage_7_U0_din = 1'b1;

assign start_for_stencil_stage_8_U0_din = 1'b1;

assign start_for_stencil_stage_9_U0_din = 1'b1;

assign start_for_stencil_stage_U0_din = 1'b1;

assign start_for_write_output_U0_din = 1'b1;

assign stencil_stage_10_U0_ap_continue = 1'b1;

assign stencil_stage_10_U0_ap_start = start_for_stencil_stage_10_U0_empty_n;

assign stencil_stage_10_U0_inter_strm_10_fifo_cap = inter_strm_10_fifo_cap;

assign stencil_stage_10_U0_inter_strm_10_num_data_valid = inter_strm_10_num_data_valid;

assign stencil_stage_11_U0_ap_continue = 1'b1;

assign stencil_stage_11_U0_ap_start = start_for_stencil_stage_11_U0_empty_n;

assign stencil_stage_11_U0_inter_strm_11_fifo_cap = inter_strm_11_fifo_cap;

assign stencil_stage_11_U0_inter_strm_11_num_data_valid = inter_strm_11_num_data_valid;

assign stencil_stage_12_U0_ap_continue = 1'b1;

assign stencil_stage_12_U0_ap_start = start_for_stencil_stage_12_U0_empty_n;

assign stencil_stage_12_U0_inter_strm_12_fifo_cap = inter_strm_12_fifo_cap;

assign stencil_stage_12_U0_inter_strm_12_num_data_valid = inter_strm_12_num_data_valid;

assign stencil_stage_13_U0_ap_continue = 1'b1;

assign stencil_stage_13_U0_ap_start = start_for_stencil_stage_13_U0_empty_n;

assign stencil_stage_13_U0_inter_strm_13_fifo_cap = inter_strm_13_fifo_cap;

assign stencil_stage_13_U0_inter_strm_13_num_data_valid = inter_strm_13_num_data_valid;

assign stencil_stage_14_U0_ap_continue = 1'b1;

assign stencil_stage_14_U0_ap_start = start_for_stencil_stage_14_U0_empty_n;

assign stencil_stage_14_U0_inter_strm_14_fifo_cap = inter_strm_14_fifo_cap;

assign stencil_stage_14_U0_inter_strm_14_num_data_valid = inter_strm_14_num_data_valid;

assign stencil_stage_15_U0_ap_continue = 1'b1;

assign stencil_stage_15_U0_ap_start = start_for_stencil_stage_15_U0_empty_n;

assign stencil_stage_15_U0_inter_strm_15_fifo_cap = inter_strm_15_fifo_cap;

assign stencil_stage_15_U0_inter_strm_15_num_data_valid = inter_strm_15_num_data_valid;

assign stencil_stage_16_U0_ap_continue = 1'b1;

assign stencil_stage_16_U0_ap_start = start_for_stencil_stage_16_U0_empty_n;

assign stencil_stage_16_U0_inter_strm_16_fifo_cap = inter_strm_16_fifo_cap;

assign stencil_stage_16_U0_inter_strm_16_num_data_valid = inter_strm_16_num_data_valid;

assign stencil_stage_17_U0_ap_continue = 1'b1;

assign stencil_stage_17_U0_ap_start = start_for_stencil_stage_17_U0_empty_n;

assign stencil_stage_17_U0_inter_strm_17_fifo_cap = inter_strm_17_fifo_cap;

assign stencil_stage_17_U0_inter_strm_17_num_data_valid = inter_strm_17_num_data_valid;

assign stencil_stage_18_U0_ap_continue = 1'b1;

assign stencil_stage_18_U0_ap_start = start_for_stencil_stage_18_U0_empty_n;

assign stencil_stage_18_U0_inter_strm_18_fifo_cap = inter_strm_18_fifo_cap;

assign stencil_stage_18_U0_inter_strm_18_num_data_valid = inter_strm_18_num_data_valid;

assign stencil_stage_19_U0_ap_continue = 1'b1;

assign stencil_stage_19_U0_ap_start = start_for_stencil_stage_19_U0_empty_n;

assign stencil_stage_19_U0_inter_strm_19_fifo_cap = inter_strm_19_fifo_cap;

assign stencil_stage_19_U0_inter_strm_19_num_data_valid = inter_strm_19_num_data_valid;

assign stencil_stage_1_U0_ap_continue = 1'b1;

assign stencil_stage_1_U0_ap_start = start_for_stencil_stage_1_U0_empty_n;

assign stencil_stage_1_U0_inter_strm_1_fifo_cap = inter_strm_1_fifo_cap;

assign stencil_stage_1_U0_inter_strm_1_num_data_valid = inter_strm_1_num_data_valid;

assign stencil_stage_20_U0_ap_continue = 1'b1;

assign stencil_stage_20_U0_ap_start = start_for_stencil_stage_20_U0_empty_n;

assign stencil_stage_20_U0_inter_strm_20_fifo_cap = inter_strm_20_fifo_cap;

assign stencil_stage_20_U0_inter_strm_20_num_data_valid = inter_strm_20_num_data_valid;

assign stencil_stage_21_U0_ap_continue = 1'b1;

assign stencil_stage_21_U0_ap_start = start_for_stencil_stage_21_U0_empty_n;

assign stencil_stage_21_U0_inter_strm_21_fifo_cap = inter_strm_21_fifo_cap;

assign stencil_stage_21_U0_inter_strm_21_num_data_valid = inter_strm_21_num_data_valid;

assign stencil_stage_22_U0_ap_continue = 1'b1;

assign stencil_stage_22_U0_ap_start = start_for_stencil_stage_22_U0_empty_n;

assign stencil_stage_22_U0_inter_strm_22_fifo_cap = inter_strm_22_fifo_cap;

assign stencil_stage_22_U0_inter_strm_22_num_data_valid = inter_strm_22_num_data_valid;

assign stencil_stage_23_U0_ap_continue = 1'b1;

assign stencil_stage_23_U0_ap_start = start_for_stencil_stage_23_U0_empty_n;

assign stencil_stage_23_U0_inter_strm_23_fifo_cap = inter_strm_23_fifo_cap;

assign stencil_stage_23_U0_inter_strm_23_num_data_valid = inter_strm_23_num_data_valid;

assign stencil_stage_24_U0_ap_continue = 1'b1;

assign stencil_stage_24_U0_ap_start = start_for_stencil_stage_24_U0_empty_n;

assign stencil_stage_24_U0_inter_strm_24_fifo_cap = inter_strm_24_fifo_cap;

assign stencil_stage_24_U0_inter_strm_24_num_data_valid = inter_strm_24_num_data_valid;

assign stencil_stage_25_U0_ap_continue = 1'b1;

assign stencil_stage_25_U0_ap_start = start_for_stencil_stage_25_U0_empty_n;

assign stencil_stage_25_U0_inter_strm_25_fifo_cap = inter_strm_25_fifo_cap;

assign stencil_stage_25_U0_inter_strm_25_num_data_valid = inter_strm_25_num_data_valid;

assign stencil_stage_26_U0_ap_continue = 1'b1;

assign stencil_stage_26_U0_ap_start = start_for_stencil_stage_26_U0_empty_n;

assign stencil_stage_26_U0_inter_strm_26_fifo_cap = inter_strm_26_fifo_cap;

assign stencil_stage_26_U0_inter_strm_26_num_data_valid = inter_strm_26_num_data_valid;

assign stencil_stage_27_U0_ap_continue = 1'b1;

assign stencil_stage_27_U0_ap_start = start_for_stencil_stage_27_U0_empty_n;

assign stencil_stage_27_U0_inter_strm_27_fifo_cap = inter_strm_27_fifo_cap;

assign stencil_stage_27_U0_inter_strm_27_num_data_valid = inter_strm_27_num_data_valid;

assign stencil_stage_28_U0_ap_continue = 1'b1;

assign stencil_stage_28_U0_ap_start = start_for_stencil_stage_28_U0_empty_n;

assign stencil_stage_28_U0_inter_strm_28_fifo_cap = inter_strm_28_fifo_cap;

assign stencil_stage_28_U0_inter_strm_28_num_data_valid = inter_strm_28_num_data_valid;

assign stencil_stage_29_U0_ap_continue = 1'b1;

assign stencil_stage_29_U0_ap_start = start_for_stencil_stage_29_U0_empty_n;

assign stencil_stage_29_U0_inter_strm_29_fifo_cap = inter_strm_29_fifo_cap;

assign stencil_stage_29_U0_inter_strm_29_num_data_valid = inter_strm_29_num_data_valid;

assign stencil_stage_2_U0_ap_continue = 1'b1;

assign stencil_stage_2_U0_ap_start = start_for_stencil_stage_2_U0_empty_n;

assign stencil_stage_2_U0_inter_strm_2_fifo_cap = inter_strm_2_fifo_cap;

assign stencil_stage_2_U0_inter_strm_2_num_data_valid = inter_strm_2_num_data_valid;

assign stencil_stage_3_U0_ap_continue = 1'b1;

assign stencil_stage_3_U0_ap_start = start_for_stencil_stage_3_U0_empty_n;

assign stencil_stage_3_U0_inter_strm_3_fifo_cap = inter_strm_3_fifo_cap;

assign stencil_stage_3_U0_inter_strm_3_num_data_valid = inter_strm_3_num_data_valid;

assign stencil_stage_4_U0_ap_continue = 1'b1;

assign stencil_stage_4_U0_ap_start = start_for_stencil_stage_4_U0_empty_n;

assign stencil_stage_4_U0_inter_strm_4_fifo_cap = inter_strm_4_fifo_cap;

assign stencil_stage_4_U0_inter_strm_4_num_data_valid = inter_strm_4_num_data_valid;

assign stencil_stage_5_U0_ap_continue = 1'b1;

assign stencil_stage_5_U0_ap_start = start_for_stencil_stage_5_U0_empty_n;

assign stencil_stage_5_U0_inter_strm_5_fifo_cap = inter_strm_5_fifo_cap;

assign stencil_stage_5_U0_inter_strm_5_num_data_valid = inter_strm_5_num_data_valid;

assign stencil_stage_6_U0_ap_continue = 1'b1;

assign stencil_stage_6_U0_ap_start = start_for_stencil_stage_6_U0_empty_n;

assign stencil_stage_6_U0_inter_strm_6_fifo_cap = inter_strm_6_fifo_cap;

assign stencil_stage_6_U0_inter_strm_6_num_data_valid = inter_strm_6_num_data_valid;

assign stencil_stage_7_U0_ap_continue = 1'b1;

assign stencil_stage_7_U0_ap_start = start_for_stencil_stage_7_U0_empty_n;

assign stencil_stage_7_U0_inter_strm_7_fifo_cap = inter_strm_7_fifo_cap;

assign stencil_stage_7_U0_inter_strm_7_num_data_valid = inter_strm_7_num_data_valid;

assign stencil_stage_8_U0_ap_continue = 1'b1;

assign stencil_stage_8_U0_ap_start = start_for_stencil_stage_8_U0_empty_n;

assign stencil_stage_8_U0_inter_strm_8_fifo_cap = inter_strm_8_fifo_cap;

assign stencil_stage_8_U0_inter_strm_8_num_data_valid = inter_strm_8_num_data_valid;

assign stencil_stage_9_U0_ap_continue = 1'b1;

assign stencil_stage_9_U0_ap_start = start_for_stencil_stage_9_U0_empty_n;

assign stencil_stage_9_U0_inter_strm_9_fifo_cap = inter_strm_9_fifo_cap;

assign stencil_stage_9_U0_inter_strm_9_num_data_valid = inter_strm_9_num_data_valid;

assign stencil_stage_U0_ap_continue = 1'b1;

assign stencil_stage_U0_ap_start = start_for_stencil_stage_U0_empty_n;

assign stencil_stage_U0_inter_strm_30_fifo_cap = inter_strm_30_fifo_cap;

assign stencil_stage_U0_inter_strm_30_num_data_valid = inter_strm_30_num_data_valid;

assign write_output_U0_ap_continue = 1'b1;

assign write_output_U0_ap_start = start_for_write_output_U0_empty_n;

endmodule //top_kernel
