

================================================================
== Vivado HLS Report for 'rc_receiver'
================================================================
* Date:           Mon Aug 13 18:32:33 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        rc_receiver
* Solution:       rc_receiver
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     43.48|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 43.48ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%channels_V_read = call i5 @_ssdm_op_Read.ap_none.i5(i5 %channels_V)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = load i5* @last_on_V, align 1" [rc_receiver.cpp:67]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i5 %channels_V_read to i1" [rc_receiver.cpp:63]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%acc_load = load i32* @acc, align 4" [rc_receiver.cpp:67]
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%tmp_5 = add i32 1, %acc_load" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.37ns)   --->   "%acc_loc = select i1 %tmp_1, i32 %tmp_5, i32 %acc_load" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_2 = trunc i5 %p_Val2_s to i1" [rc_receiver.cpp:67]
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_6 = xor i1 %tmp_1, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_7 = and i1 %tmp_2, %tmp_6" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%tmp_9 = icmp ugt i32 %acc_loc, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_7, %tmp_9" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.37ns)   --->   "%p_acc_loc = select i1 %or_cond, i32 0, i32 %acc_loc" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 1)" [rc_receiver.cpp:63]
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%tmp_5_1 = add i32 1, %p_acc_loc" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.37ns)   --->   "%acc_new_1 = select i1 %tmp_8, i32 %tmp_5_1, i32 %p_acc_loc" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 1)" [rc_receiver.cpp:67]
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_6_1 = xor i1 %tmp_8, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_cond_1)   --->   "%tmp_7_1 = and i1 %tmp_10, %tmp_6_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%tmp_9_1 = icmp ugt i32 %acc_new_1, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_1 = and i1 %tmp_7_1, %tmp_9_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.37ns)   --->   "%p_acc_new_1 = select i1 %or_cond_1, i32 0, i32 %acc_new_1" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 2)" [rc_receiver.cpp:63]
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%tmp_5_2 = add i32 1, %p_acc_new_1" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.37ns)   --->   "%acc_new_3 = select i1 %tmp_11, i32 %tmp_5_2, i32 %p_acc_new_1" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 2)" [rc_receiver.cpp:67]
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_6_2 = xor i1 %tmp_11, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_cond_2)   --->   "%tmp_7_2 = and i1 %tmp_12, %tmp_6_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.47ns)   --->   "%tmp_9_2 = icmp ugt i32 %acc_new_3, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_2 = and i1 %tmp_7_2, %tmp_9_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.37ns)   --->   "%p_acc_new_3 = select i1 %or_cond_2, i32 0, i32 %acc_new_3" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 3)" [rc_receiver.cpp:63]
ST_1 : Operation 41 [1/1] (2.55ns)   --->   "%tmp_5_3 = add i32 1, %p_acc_new_3" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.37ns)   --->   "%acc_new_5 = select i1 %tmp_13, i32 %tmp_5_3, i32 %p_acc_new_3" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 3)" [rc_receiver.cpp:67]
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_6_3 = xor i1 %tmp_13, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_cond_3)   --->   "%tmp_7_3 = and i1 %tmp_14, %tmp_6_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_9_3 = icmp ugt i32 %acc_new_5, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_3 = and i1 %tmp_7_3, %tmp_9_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.37ns)   --->   "%p_acc_new_5 = select i1 %or_cond_3, i32 0, i32 %acc_new_5" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %channels_V_read, i32 4)" [rc_receiver.cpp:63]
ST_1 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_5_4 = add i32 1, %p_acc_new_5" [rc_receiver.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.37ns)   --->   "%acc_new_7 = select i1 %tmp_15, i32 %tmp_5_4, i32 %p_acc_new_5" [rc_receiver.cpp:63]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 4)" [rc_receiver.cpp:67]
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_6_4 = xor i1 %tmp_15, true" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_cond_4)   --->   "%tmp_7_4 = and i1 %tmp_16, %tmp_6_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.47ns)   --->   "%tmp_9_4 = icmp ugt i32 %acc_new_7, 10" [rc_receiver.cpp:67]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.93ns) (out node of the LUT)   --->   "%or_cond_4 = and i1 %tmp_7_4, %tmp_9_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp2 = or i1 %or_cond, %tmp_1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp4 = or i1 %or_cond_1, %tmp_11" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%tmp3 = or i1 %tmp4, %tmp_8" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.93ns) (out node of the LUT)   --->   "%tmp1 = or i1 %tmp3, %tmp2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp6 = or i1 %or_cond_2, %tmp_13" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp8 = or i1 %tmp_15, %or_cond_4" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp7 = or i1 %tmp8, %or_cond_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_acc_flag_7)   --->   "%tmp5 = or i1 %tmp7, %tmp6" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_acc_flag_7 = or i1 %tmp5, %tmp1" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.37ns)   --->   "%p_acc_new_7 = select i1 %or_cond_4, i32 0, i32 %acc_new_7" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %p_acc_flag_7, label %mergeST, label %._crit_edge30.4.new" [rc_receiver.cpp:67]
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %p_acc_new_7, i32* @acc, align 4" [rc_receiver.cpp:64]
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i5 %channels_V_read, i5* @last_on_V, align 1" [rc_receiver.cpp:80]

 <State 2> : 2.74ns
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%acc_loc_s = select i1 %or_cond, i32 %acc_loc, i32 0" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_cast = zext i1 %or_cond_1 to i2" [rc_receiver.cpp:67]
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_2_write_s)   --->   "%write_val_2_1_write_s = select i1 %or_cond_1, i32 %acc_new_1, i32 %acc_loc_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_1 = select i1 %or_cond_2, i2 -2, i2 %p_cast" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_1_cast = zext i2 %p_write_to_1_1 to i3" [rc_receiver.cpp:67]
ST_2 : Operation 75 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_2_write_s = select i1 %or_cond_2, i32 %acc_new_3, i32 %write_val_2_1_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node write_val_2_4_write_s)   --->   "%write_val_2_3_write_s = select i1 %or_cond_3, i32 %acc_new_5, i32 %write_val_2_2_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_write_to_1_3)   --->   "%p_write_to_1_2 = select i1 %or_cond_4, i3 -4, i3 3" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.93ns)   --->   "%tmp = or i1 %or_cond_4, %or_cond_3" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_write_to_1_3 = select i1 %tmp, i3 %p_write_to_1_2, i3 %p_write_to_1_1_cast" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_3)   --->   "%tmp9 = or i1 %or_cond_1, %or_cond" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_should_write_1_3)   --->   "%tmp10 = or i1 %tmp, %or_cond_2" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_should_write_1_3 = or i1 %tmp10, %tmp9" [rc_receiver.cpp:67]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.37ns) (out node of the LUT)   --->   "%write_val_2_4_write_s = select i1 %or_cond_4, i32 %acc_new_7, i32 %write_val_2_3_write_s" [rc_receiver.cpp:67]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %p_should_write_1_3, label %0, label %._crit_edge31" [rc_receiver.cpp:77]

 <State 3> : 3.50ns
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %p_write_to_1_3, i1 false)" [rc_receiver.cpp:78]
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = zext i4 %tmp_3 to i64" [rc_receiver.cpp:78]
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%norm_out_addr = getelementptr i32* %norm_out, i64 %tmp_4" [rc_receiver.cpp:78]
ST_3 : Operation 88 [1/1] (3.50ns)   --->   "%norm_out_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %norm_out_addr, i32 1)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 89 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %norm_out_addr, i32 %write_val_2_4_write_s, i4 -1)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 90 [5/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 91 [4/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 92 [3/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 93 [2/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %norm_out), !map !73"
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5 %channels_V), !map !79"
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @rc_receiver_str) nounwind"
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [3 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:43]
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %norm_out, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [4 x i8]* @p_str5, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5 %channels_V, [8 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:47]
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [rc_receiver.cpp:49]
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br label %._crit_edge30.4.new"
ST_9 : Operation 102 [1/5] (3.50ns)   --->   "%norm_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %norm_out_addr)" [rc_receiver.cpp:78]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [rc_receiver.cpp:79]
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [rc_receiver.cpp:82]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ norm_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ channels_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_on_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
channels_V_read       (read          ) [ 0000000000]
p_Val2_s              (load          ) [ 0000000000]
tmp_1                 (trunc         ) [ 0000000000]
acc_load              (load          ) [ 0000000000]
tmp_5                 (add           ) [ 0000000000]
acc_loc               (select        ) [ 0110000000]
tmp_2                 (trunc         ) [ 0000000000]
tmp_6                 (xor           ) [ 0000000000]
tmp_7                 (and           ) [ 0000000000]
tmp_9                 (icmp          ) [ 0000000000]
or_cond               (and           ) [ 0110000000]
p_acc_loc             (select        ) [ 0000000000]
tmp_8                 (bitselect     ) [ 0000000000]
tmp_5_1               (add           ) [ 0000000000]
acc_new_1             (select        ) [ 0110000000]
tmp_10                (bitselect     ) [ 0000000000]
tmp_6_1               (xor           ) [ 0000000000]
tmp_7_1               (and           ) [ 0000000000]
tmp_9_1               (icmp          ) [ 0000000000]
or_cond_1             (and           ) [ 0110000000]
p_acc_new_1           (select        ) [ 0000000000]
tmp_11                (bitselect     ) [ 0000000000]
tmp_5_2               (add           ) [ 0000000000]
acc_new_3             (select        ) [ 0110000000]
tmp_12                (bitselect     ) [ 0000000000]
tmp_6_2               (xor           ) [ 0000000000]
tmp_7_2               (and           ) [ 0000000000]
tmp_9_2               (icmp          ) [ 0000000000]
or_cond_2             (and           ) [ 0110000000]
p_acc_new_3           (select        ) [ 0000000000]
tmp_13                (bitselect     ) [ 0000000000]
tmp_5_3               (add           ) [ 0000000000]
acc_new_5             (select        ) [ 0110000000]
tmp_14                (bitselect     ) [ 0000000000]
tmp_6_3               (xor           ) [ 0000000000]
tmp_7_3               (and           ) [ 0000000000]
tmp_9_3               (icmp          ) [ 0000000000]
or_cond_3             (and           ) [ 0110000000]
p_acc_new_5           (select        ) [ 0000000000]
tmp_15                (bitselect     ) [ 0000000000]
tmp_5_4               (add           ) [ 0000000000]
acc_new_7             (select        ) [ 0110000000]
tmp_16                (bitselect     ) [ 0000000000]
tmp_6_4               (xor           ) [ 0000000000]
tmp_7_4               (and           ) [ 0000000000]
tmp_9_4               (icmp          ) [ 0000000000]
or_cond_4             (and           ) [ 0110000000]
tmp2                  (or            ) [ 0000000000]
tmp4                  (or            ) [ 0000000000]
tmp3                  (or            ) [ 0000000000]
tmp1                  (or            ) [ 0000000000]
tmp6                  (or            ) [ 0000000000]
tmp8                  (or            ) [ 0000000000]
tmp7                  (or            ) [ 0000000000]
tmp5                  (or            ) [ 0000000000]
p_acc_flag_7          (or            ) [ 0111111111]
p_acc_new_7           (select        ) [ 0000000000]
StgValue_67           (br            ) [ 0000000000]
StgValue_68           (store         ) [ 0000000000]
StgValue_69           (store         ) [ 0000000000]
acc_loc_s             (select        ) [ 0000000000]
p_cast                (zext          ) [ 0000000000]
write_val_2_1_write_s (select        ) [ 0000000000]
p_write_to_1_1        (select        ) [ 0000000000]
p_write_to_1_1_cast   (zext          ) [ 0000000000]
write_val_2_2_write_s (select        ) [ 0000000000]
write_val_2_3_write_s (select        ) [ 0000000000]
p_write_to_1_2        (select        ) [ 0000000000]
tmp                   (or            ) [ 0000000000]
p_write_to_1_3        (select        ) [ 0101000000]
tmp9                  (or            ) [ 0000000000]
tmp10                 (or            ) [ 0000000000]
p_should_write_1_3    (or            ) [ 0101111111]
write_val_2_4_write_s (select        ) [ 0101100000]
StgValue_84           (br            ) [ 0000000000]
tmp_3                 (bitconcatenate) [ 0000000000]
tmp_4                 (zext          ) [ 0000000000]
norm_out_addr         (getelementptr ) [ 0100111111]
norm_out_addr_req     (writereq      ) [ 0000000000]
StgValue_89           (write         ) [ 0000000000]
StgValue_94           (specbitsmap   ) [ 0000000000]
StgValue_95           (specbitsmap   ) [ 0000000000]
StgValue_96           (spectopmodule ) [ 0000000000]
StgValue_97           (specinterface ) [ 0000000000]
StgValue_98           (specinterface ) [ 0000000000]
StgValue_99           (specinterface ) [ 0000000000]
StgValue_100          (specpipeline  ) [ 0000000000]
StgValue_101          (br            ) [ 0000000000]
norm_out_addr_resp    (writeresp     ) [ 0000000000]
StgValue_103          (br            ) [ 0000000000]
StgValue_104          (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="norm_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="channels_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="channels_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="last_on_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_on_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rc_receiver_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="channels_V_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="channels_V_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_writeresp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="norm_out_addr_req/3 norm_out_addr_resp/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="StgValue_89_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="0" index="2" bw="32" slack="2"/>
<pin id="87" dir="0" index="3" bw="1" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_89/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Val2_s_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="acc_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="acc_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_6_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_7_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="or_cond_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_acc_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_5_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="acc_new_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_10_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_6_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_7_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_9_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_cond_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_acc_new_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_11_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_5_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_2/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="acc_new_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_3/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_12_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_6_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_7_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_9_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_cond_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_acc_new_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_3/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_13_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="5" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_5_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_3/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="acc_new_5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_5/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_14_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_6_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_3/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_7_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_3/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_9_3_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_cond_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_acc_new_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_5/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_15_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_5_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_4/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="acc_new_7_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="32" slack="0"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_new_7/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_16_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_6_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_7_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_7_4/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_9_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_4/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_cond_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_4/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp4_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp6_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp8_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_acc_flag_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_acc_flag_7/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_acc_new_7_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_acc_new_7/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="StgValue_68_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="StgValue_69_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="5" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="acc_loc_s_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_loc_s/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="write_val_2_1_write_s_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="32" slack="1"/>
<pin id="480" dir="0" index="2" bw="32" slack="0"/>
<pin id="481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_1_write_s/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_write_to_1_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="2" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_to_1_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_write_to_1_1_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_write_to_1_1_cast/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="write_val_2_2_write_s_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="0" index="1" bw="32" slack="1"/>
<pin id="497" dir="0" index="2" bw="32" slack="0"/>
<pin id="498" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_2_write_s/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="write_val_2_3_write_s_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="32" slack="1"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_3_write_s/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_write_to_1_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_to_1_2/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="1"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_write_to_1_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="0" index="2" bw="2" slack="0"/>
<pin id="521" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_write_to_1_3/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp9_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="1"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp10_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="1"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp10/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="p_should_write_1_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_should_write_1_3/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="write_val_2_4_write_s_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="0" index="1" bw="32" slack="1"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="write_val_2_4_write_s/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="3" slack="1"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="norm_out_addr_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="4" slack="0"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_out_addr/3 "/>
</bind>
</comp>

<comp id="564" class="1005" name="acc_loc_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

<comp id="569" class="1005" name="or_cond_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="575" class="1005" name="acc_new_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="or_cond_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="acc_new_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="or_cond_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_2 "/>
</bind>
</comp>

<comp id="599" class="1005" name="acc_new_5_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_5 "/>
</bind>
</comp>

<comp id="604" class="1005" name="or_cond_3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="acc_new_7_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_new_7 "/>
</bind>
</comp>

<comp id="615" class="1005" name="or_cond_4_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond_4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="p_acc_flag_7_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="8"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_acc_flag_7 "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_write_to_1_3_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="1"/>
<pin id="628" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_write_to_1_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="p_should_write_1_3_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_should_write_1_3 "/>
</bind>
</comp>

<comp id="635" class="1005" name="write_val_2_4_write_s_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="write_val_2_4_write_s "/>
</bind>
</comp>

<comp id="640" class="1005" name="norm_out_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="norm_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="91"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="70" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="96" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="104" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="100" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="92" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="96" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="118" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="110" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="128" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="134" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="110" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="70" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="146" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="154" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="146" pin="3"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="92" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="154" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="176" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="168" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="190" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="168" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="70" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="208" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="216" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="208" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="92" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="216" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="238" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="230" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="252" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="16" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="230" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="70" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="10" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="270" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="278" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="286" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="270" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="92" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="278" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="300" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="292" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="314" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="292" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="70" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="24" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="332" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="340" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="332" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="92" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="340" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="12" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="362" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="354" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="14" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="376" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="140" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="96" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="202" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="216" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="154" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="394" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="264" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="278" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="340" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="388" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="326" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="418" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="412" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="388" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="16" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="354" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="6" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="70" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="4" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="16" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="482"><net_src comp="468" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="474" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="477" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="28" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="506" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="490" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="533"><net_src comp="513" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="525" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="545"><net_src comp="500" pin="3"/><net_sink comp="540" pin=2"/></net>

<net id="551"><net_src comp="32" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="34" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="0" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="567"><net_src comp="110" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="572"><net_src comp="140" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="578"><net_src comp="168" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="583"><net_src comp="202" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="590"><net_src comp="230" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="595"><net_src comp="264" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="602"><net_src comp="292" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="607"><net_src comp="326" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="613"><net_src comp="354" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="618"><net_src comp="388" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="621"><net_src comp="615" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="625"><net_src comp="442" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="517" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="634"><net_src comp="534" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="540" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="643"><net_src comp="557" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: norm_out | {3 4 5 6 7 8 9 }
	Port: last_on_V | {1 }
	Port: acc | {1 }
 - Input state : 
	Port: rc_receiver : channels_V | {1 }
	Port: rc_receiver : last_on_V | {1 }
	Port: rc_receiver : acc | {1 }
  - Chain level:
	State 1
		tmp_5 : 1
		acc_loc : 2
		tmp_2 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_9 : 3
		or_cond : 4
		p_acc_loc : 4
		tmp_5_1 : 5
		acc_new_1 : 6
		tmp_10 : 1
		tmp_6_1 : 1
		tmp_7_1 : 1
		tmp_9_1 : 7
		or_cond_1 : 8
		p_acc_new_1 : 8
		tmp_5_2 : 9
		acc_new_3 : 10
		tmp_12 : 1
		tmp_6_2 : 1
		tmp_7_2 : 1
		tmp_9_2 : 11
		or_cond_2 : 12
		p_acc_new_3 : 12
		tmp_5_3 : 13
		acc_new_5 : 14
		tmp_14 : 1
		tmp_6_3 : 1
		tmp_7_3 : 1
		tmp_9_3 : 15
		or_cond_3 : 16
		p_acc_new_5 : 16
		tmp_5_4 : 17
		acc_new_7 : 18
		tmp_16 : 1
		tmp_6_4 : 1
		tmp_7_4 : 1
		tmp_9_4 : 19
		or_cond_4 : 20
		tmp2 : 4
		tmp4 : 8
		tmp3 : 8
		tmp1 : 8
		tmp6 : 12
		tmp8 : 20
		tmp7 : 20
		tmp5 : 20
		p_acc_flag_7 : 20
		p_acc_new_7 : 20
		StgValue_67 : 20
		StgValue_68 : 21
	State 2
		write_val_2_1_write_s : 1
		p_write_to_1_1 : 1
		p_write_to_1_1_cast : 2
		write_val_2_2_write_s : 2
		write_val_2_3_write_s : 3
		p_write_to_1_3 : 3
		write_val_2_4_write_s : 4
	State 3
		tmp_4 : 1
		norm_out_addr : 2
		norm_out_addr_req : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        acc_loc_fu_110        |    0    |    32   |
|          |       p_acc_loc_fu_146       |    0    |    32   |
|          |       acc_new_1_fu_168       |    0    |    32   |
|          |      p_acc_new_1_fu_208      |    0    |    32   |
|          |       acc_new_3_fu_230       |    0    |    32   |
|          |      p_acc_new_3_fu_270      |    0    |    32   |
|          |       acc_new_5_fu_292       |    0    |    32   |
|          |      p_acc_new_5_fu_332      |    0    |    32   |
|  select  |       acc_new_7_fu_354       |    0    |    32   |
|          |      p_acc_new_7_fu_448      |    0    |    32   |
|          |       acc_loc_s_fu_468       |    0    |    32   |
|          | write_val_2_1_write_s_fu_477 |    0    |    32   |
|          |     p_write_to_1_1_fu_483    |    0    |    2    |
|          | write_val_2_2_write_s_fu_494 |    0    |    32   |
|          | write_val_2_3_write_s_fu_500 |    0    |    32   |
|          |     p_write_to_1_2_fu_506    |    0    |    3    |
|          |     p_write_to_1_3_fu_517    |    0    |    3    |
|          | write_val_2_4_write_s_fu_540 |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |         tmp_5_fu_104         |    0    |    39   |
|          |        tmp_5_1_fu_162        |    0    |    39   |
|    add   |        tmp_5_2_fu_224        |    0    |    39   |
|          |        tmp_5_3_fu_286        |    0    |    39   |
|          |        tmp_5_4_fu_348        |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |          tmp2_fu_394         |    0    |    8    |
|          |          tmp4_fu_400         |    0    |    8    |
|          |          tmp3_fu_406         |    0    |    8    |
|          |          tmp1_fu_412         |    0    |    8    |
|          |          tmp6_fu_418         |    0    |    8    |
|          |          tmp8_fu_424         |    0    |    8    |
|    or    |          tmp7_fu_430         |    0    |    8    |
|          |          tmp5_fu_436         |    0    |    8    |
|          |      p_acc_flag_7_fu_442     |    0    |    8    |
|          |          tmp_fu_513          |    0    |    8    |
|          |          tmp9_fu_525         |    0    |    8    |
|          |         tmp10_fu_529         |    0    |    8    |
|          |   p_should_write_1_3_fu_534  |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_9_fu_134         |    0    |    18   |
|          |        tmp_9_1_fu_196        |    0    |    18   |
|   icmp   |        tmp_9_2_fu_258        |    0    |    18   |
|          |        tmp_9_3_fu_320        |    0    |    18   |
|          |        tmp_9_4_fu_382        |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |         tmp_7_fu_128         |    0    |    8    |
|          |        or_cond_fu_140        |    0    |    8    |
|          |        tmp_7_1_fu_190        |    0    |    8    |
|          |       or_cond_1_fu_202       |    0    |    8    |
|    and   |        tmp_7_2_fu_252        |    0    |    8    |
|          |       or_cond_2_fu_264       |    0    |    8    |
|          |        tmp_7_3_fu_314        |    0    |    8    |
|          |       or_cond_3_fu_326       |    0    |    8    |
|          |        tmp_7_4_fu_376        |    0    |    8    |
|          |       or_cond_4_fu_388       |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_6_fu_122         |    0    |    8    |
|          |        tmp_6_1_fu_184        |    0    |    8    |
|    xor   |        tmp_6_2_fu_246        |    0    |    8    |
|          |        tmp_6_3_fu_308        |    0    |    8    |
|          |        tmp_6_4_fu_370        |    0    |    8    |
|----------|------------------------------|---------|---------|
|   read   |  channels_V_read_read_fu_70  |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_76     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    StgValue_89_write_fu_83   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |          tmp_1_fu_96         |    0    |    0    |
|          |         tmp_2_fu_118         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_8_fu_154         |    0    |    0    |
|          |         tmp_10_fu_176        |    0    |    0    |
|          |         tmp_11_fu_216        |    0    |    0    |
| bitselect|         tmp_12_fu_238        |    0    |    0    |
|          |         tmp_13_fu_278        |    0    |    0    |
|          |         tmp_14_fu_300        |    0    |    0    |
|          |         tmp_15_fu_340        |    0    |    0    |
|          |         tmp_16_fu_362        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         p_cast_fu_474        |    0    |    0    |
|   zext   |  p_write_to_1_1_cast_fu_490  |    0    |    0    |
|          |         tmp_4_fu_553         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_3_fu_546         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   997   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       acc_loc_reg_564       |   32   |
|      acc_new_1_reg_575      |   32   |
|      acc_new_3_reg_587      |   32   |
|      acc_new_5_reg_599      |   32   |
|      acc_new_7_reg_610      |   32   |
|    norm_out_addr_reg_640    |   32   |
|      or_cond_1_reg_580      |    1   |
|      or_cond_2_reg_592      |    1   |
|      or_cond_3_reg_604      |    1   |
|      or_cond_4_reg_615      |    1   |
|       or_cond_reg_569       |    1   |
|     p_acc_flag_7_reg_622    |    1   |
|  p_should_write_1_3_reg_631 |    1   |
|    p_write_to_1_3_reg_626   |    3   |
|write_val_2_4_write_s_reg_635|   32   |
+-----------------------------+--------+
|            Total            |   234  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_76 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_76 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||  3.538  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   997  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   234  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   234  |  1006  |
+-----------+--------+--------+--------+
