vendor_name = ModelSim
source_file = 1, /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula3/Parte4/ALU4.vhd
source_file = 1, /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula3/Parte4/Bin7SegDecoder.vhd
source_file = 1, /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula3/Parte4/ALUDemo.bdf
source_file = 1, /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula3/Parte4/Bin2BCD.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /mnt/Data/004_Escola/UA/Disciplinas/LSD/Quartus/Aula3/Parte4/db/ALUDemo.cbx.xml
design_name = Bin2BCD
instance = comp, \bcd[0]~output\, bcd[0]~output, Bin2BCD, 1
instance = comp, \bcd[1]~output\, bcd[1]~output, Bin2BCD, 1
instance = comp, \bcd[2]~output\, bcd[2]~output, Bin2BCD, 1
instance = comp, \bcd[3]~output\, bcd[3]~output, Bin2BCD, 1
instance = comp, \bcd[4]~output\, bcd[4]~output, Bin2BCD, 1
instance = comp, \bin[0]~input\, bin[0]~input, Bin2BCD, 1
instance = comp, \bin[2]~input\, bin[2]~input, Bin2BCD, 1
instance = comp, \bin[1]~input\, bin[1]~input, Bin2BCD, 1
instance = comp, \bin[3]~input\, bin[3]~input, Bin2BCD, 1
instance = comp, \Mux3~0\, Mux3~0, Bin2BCD, 1
instance = comp, \Mux2~0\, Mux2~0, Bin2BCD, 1
instance = comp, \Mux1~0\, Mux1~0, Bin2BCD, 1
instance = comp, \Mux0~0\, Mux0~0, Bin2BCD, 1
