# NOR

I have designed an CMOS NOR using Cadence Virtuoso.

I have created:

1. A schematic layout
2. A symbol for the NOR gate
3. A testbench schematic
4. A physical layout