Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c09edbb593e34b66808118e9332967b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PLDcellC_tb_behav xil_defaultlib.PLDcellC_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture pldcell of entity xil_defaultlib.PLDcellA [pldcella_default]
Compiling architecture pdcell of entity xil_defaultlib.PLDcellC [pldcellc_default]
Compiling architecture stimulus of entity xil_defaultlib.pldcellc_tb
Built simulation snapshot PLDcellC_tb_behav
