# logical_and
Verilog implementation of a 2-input AND gate using Vivado. Includes RTL design, testbench for simulation, synthesis results, and FPGA implementation flow. Demonstrates basic digital logic design and verification using behavioral simulation and hardware mapping to LUT resources
