#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 24 17:42:59 2024
# Process ID: 20988
# Current directory: C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/top.vds
# Journal file: C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 491.641 ; gain = 93.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (1#1) [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'test_vector_rom' [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/test_vector_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_vector_rom' (2#1) [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/test_vector_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'test_flags_and_result_rom' [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/test_flags_and_result_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_flags_and_result_rom' (3#1) [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/test_flags_and_result_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/new/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/imports/new/ALU.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:152]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (5#1) [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/.Xil/Vivado-20988-BBIN/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila'. This will prevent further optimization [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:152]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_test_flags_and_result_rom'. This will prevent further optimization [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_test_vector_rom'. This will prevent further optimization [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:83]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_alu'. This will prevent further optimization [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:143]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 547.508 ; gain = 149.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 547.508 ; gain = 149.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 547.508 ; gain = 149.727
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'u_sys_clk'
Finished Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'u_sys_clk'
Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom/test_vector_rom_in_context.xdc] for cell 'u_test_vector_rom'
Finished Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_vector_rom/test_vector_rom/test_vector_rom_in_context.xdc] for cell 'u_test_vector_rom'
Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom/test_flags_and_result_rom_in_context.xdc] for cell 'u_test_flags_and_result_rom'
Finished Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/test_flags_and_result_rom/test_flags_and_result_rom/test_flags_and_result_rom_in_context.xdc] for cell 'u_test_flags_and_result_rom'
Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Finished Parsing XDC File [c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila'
Parsing XDC File [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 867.211 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.211 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 867.211 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_test_flags_and_result_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_test_vector_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 867.211 ; gain = 469.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 867.211 ; gain = 469.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_osc. (constraint file  c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk/sys_clk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_osc. (constraint file  c:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk/sys_clk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_sys_clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_test_vector_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_test_flags_and_result_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_ila. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 867.211 ; gain = 469.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 867.211 ; gain = 469.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 867.211 ; gain = 469.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_sys_clk/clk_out1' to pin 'u_sys_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 868.102 ; gain = 470.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |sys_clk                   |         1|
|2     |test_vector_rom           |         1|
|3     |test_flags_and_result_rom |         1|
|4     |ila_0                     |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |ila_0                     |     1|
|2     |sys_clk                   |     1|
|3     |test_flags_and_result_rom |     1|
|4     |test_vector_rom           |     1|
|5     |CARRY4                    |    12|
|6     |LUT1                      |     1|
|7     |LUT2                      |     5|
|8     |LUT3                      |    40|
|9     |LUT4                      |     6|
|10    |LUT5                      |    39|
|11    |LUT6                      |    16|
|12    |FDCE                      |   111|
|13    |FDPE                      |     2|
|14    |IBUF                      |     1|
|15    |OBUF                      |     1|
+------+--------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   337|
|2     |  u_alu  |alu    |    95|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 887.457 ; gain = 169.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 887.457 ; gain = 489.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 889.555 ; gain = 493.535
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 889.555 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/OTHERS/vivado_study/ALU_stu_18/ALU_stu_18.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 24 17:43:20 2024...
