module hsem_s750_uart_pwm # (
    parameter _PAT_WIDTH = 32 ,   // æ¨¡å¼å¯„å­˜å™¨å®½ï¿???????????
    parameter _NUM_CHANNELS = 6,        // ï¿?????????å¤§PWMé€šé“æ•°é‡
    parameter _NUM_SLOW_CH = 1, 
    parameter _DAC_WIDTH = 8      // DACæ•°æ®å®½åº¦
)
(
    input wire sys_clk,          // System clock input U18
    input wire sys_rst,        // Active low reset input
    input wire uart_rxd,         // UART RXD input T19
    output [_DAC_WIDTH-1:0]   dac_data,//fmc bus
    output wire led,        // LED drive signal H 15
    // output ad9748_sleep, // Sleep control signal for AD9748
    output pwm_port,
    output adc_clk_p,  //not mcmm
    output adc_clk_n,
    output dds_clk0_p,//mcmm
    output dds_clk0_n,
    output pwm_slow_port,
    output pwm_diff_port_n,
    output pwm_diff_port_p,
    output wire uart_txd //J15

);

// First, declare the necessary signals
wire clk_50M;
wire clk_100M;
wire clk_100M_o;
wire clk_50M_o;
wire locked;
wire resetn;
wire rst_n = ~locked; // Active low reset signal

wire  [7:0] uart_data;
wire uart_done;
wire uart_get;
wire [7:0] pack_cnt;
wire pack_ing;
wire pack_done;
wire [7:0] pack_num;
wire recv_done;
wire led_enable;
wire led_breath;
wire [(_NUM_CHANNELS + _NUM_SLOW_CH -1):0] pwm_out;
wire [_NUM_CHANNELS - 1:0] pwm_busy;
wire [_NUM_CHANNELS - 1:0] pwm_valid;

wire [7:0]     hs_pwm_ch     [_NUM_CHANNELS-1:0];
wire [7:0]     hs_ctrl_sta   [_NUM_CHANNELS-1:0];
wire [7:0]     duty_num      [_NUM_CHANNELS-1:0];
wire [16:0]    pulse_dessert [_NUM_CHANNELS-1:0];
wire [7:0]     pulse_num     [_NUM_CHANNELS-1:0];
wire [31:0]    PAT           [_NUM_CHANNELS-1:0];
wire [7:0]     ls_pwm_ch     [(_NUM_SLOW_CH -1):0];
// wire [7:0]     ls_ctrl_sta   [(_NUM_CHANNELS + _NUM_SLOW_CH -1):0];

wire    [7:0]     rev_data0  ;
wire    [7:0]     rev_data1  ;
wire    [7:0]     rev_data2  ;
wire    [7:0]     rev_data3  ;
wire    [7:0]     rev_data4  ;
wire    [7:0]     rev_data5  ;
wire    [7:0]     rev_data6  ;
wire    [7:0]     rev_data7  ;
wire    [7:0]     rev_data8  ;
wire    [7:0]     rev_data9  ;
wire    [7:0]     rev_data10 ;
wire [7:0] response_data; // Response data output
  clk_wiz_0 u_mmcm
  (
  // Clock out ports  
  .clk_out1(clk_50M),
  .clk_out2(clk_100M),
  .clk_out3(clk_100M_o),
  .clk_out4(clk_50M_o),
  // Status and control signals               
  .reset(sys_rst), 
  .locked(locked),
 // Clock in ports
  .clk_in1(sys_clk)
  );

// Then, instantiate the module with proper port connections
uart_mult_byte_rx u_uart_rx_inst (
    .sys_clk    (clk_50M),      // Connect to input clock
    .sys_rst_n  (!rst_n  ),    // Connect to reset
    .uart_rxd   (uart_rxd),     // Connect to UART RX input
    
    .uart_data  (uart_data),    // Connect to internal signal
    .uart_done  (uart_done),    // Connect to internal signal
    .uart_get   (uart_get),     // Connect to internal signal
    
    .pack_cnt   (pack_cnt),     // Connect to internal signal
    .pack_ing   (pack_ing),     // Connect to internal signal
    .pack_done_d1  (pack_done),    // Connect to internal signal
    .pack_num   (pack_num),     // Connect to internal signal
    .recv_done  (recv_done),    // Connect to internal signal
    
    .rev_data0  (rev_data0   ),
    .rev_data1  (rev_data1   ),
    .rev_data2  (rev_data2   ),
    .rev_data3  (rev_data3   ),
    .rev_data4  (rev_data4   ),
    .rev_data5  (rev_data5   ),
    .rev_data6  (rev_data6   ),
    .rev_data7  (rev_data7   ),
    .rev_data8  (rev_data8   ),
    .rev_data9  (rev_data9   ),
    .rev_data10 (rev_data10  ),
    .response_data(response_data)
);

uart_reg_mapper # (
    ._NUM_CHANNELS(_NUM_CHANNELS),
    ._NUM_SLOW_CH(_NUM_SLOW_CH)
)u_uart_reg_mapper(
   /*input wire  */.clk_50M    (clk_50M) ,      // 50MHzæ—¶é’Ÿè¾“å…¥
   /*input wire  */.clk_100M   (clk_100M) ,     // 100MHzæ—¶é’Ÿè¾“å…¥
   /*input wire  */.rst_n      (rst_n  ) ,
   // UARTæ¥å£ä¿¡å·
   /*input [7:0] */  .func_reg    (rev_data0   ) ,
   /*input [7:0] */  .rev_data1   (rev_data1   ) ,
   /*input [7:0] */  .rev_data2   (rev_data2   ) ,
   /*input [7:0] */  .rev_data3   (rev_data3   ) ,
   /*input [7:0] */  .rev_data4   (rev_data4   ) ,
   /*input [7:0] */  .rev_data5   (rev_data5   ) ,
   /*input [7:0] */  .rev_data6   (rev_data6   ) ,
   /*input [7:0] */  .rev_data7   (rev_data7   ) ,
   /*input [7:0] */  .rev_data8   (rev_data8   ) ,
   /*input [7:0] */  .rev_data9   (rev_data9   ) ,
   /*input [7:0] */  .rev_data10  (rev_data10  ) ,
//    /*input [7:0] */  .rev_data11  (rev_data11  ) ,
   /*input       */  .pack_done   (pack_done   ) ,     // æ•°æ®åŒ…æ¥æ”¶å®Œæˆæ ‡ï¿?????????    
   /*output wire [_DAC_WIDTH - 1:0 ]*/.dac_data (dac_data ),         
   /*output wire [_NUM_CHANNELS-1:0]*/.pwm_out  (pwm_out  ),    // PWMè¾“å‡ºæ€»çº¿
   /*output wire [_NUM_CHANNELS-1:0]*/.pwm_busy (pwm_busy ),   // å¿™çŠ¶æ€ï¿½?ï¿½çº¿
   /*output wire [_NUM_CHANNELS-1:0]*/.pwm_valid(pwm_valid)   // æœ‰æ•ˆæ ‡å¿—æ€»çº¿
);
uart_protocol_tx u_uart_protocol_tx(
    /*input       */.clk_50M  (clk_50M  ),
    /*input       */.rst_n    (rst_n    ),
                                //8'h80;
    /*input       */.recv_done(recv_done),
    /*input [7:0] */.rev_data1(rev_data1),
    /*input [7:0] */.rev_data2(rev_data2),
    /*input [7:0] */.rev_data3(rev_data3),
                    .rev_data4   (rev_data4   ) ,
                    .rev_data5   (rev_data5   ) ,
                    .rev_data6   (rev_data6   ) ,
                    .rev_data7   (rev_data7   ) ,
                    .rev_data8   (rev_data8   ) ,
                    .rev_data9   (rev_data9   ) ,
                    .rev_data10  (rev_data10  ) ,
                    .response_data(response_data),
                            //uart_tx_crc8
    /*output      */.uart_txd (uart_txd )
    );
//assign led_enable = (dataA == 8'h08) ? 1'b1 : 1'b0 ; // Example: drive LED with the least significant bit of received data
breath_led u_breath_led(
    .sys_clk         (clk_50M) ,      //
    .sys_rst_n       (rst_n) ,    //
    .led (led_breath )           //
);



// ODDR #(
//    .DDR_CLK_EDGE("SAME_EDGE"),  // æ—¶é’ŸåŒæ²¿é‡‡æ ·æ¨¡å¼
//    .INIT(1'b0),                     // åˆå§‹åŒ–ï¿½??
//    .SRTYPE("SYNC")                  // åŒæ­¥å¤ä½ç±»å‹
// ) ODDR_inst (
//    .Q(pwm_port),    // è¾“å‡ºåˆ°IOçš„PWMä¿¡å·
//    .C(clk_50m),     // 50MHzæ—¶é’Ÿè¾“å…¥ï¼ˆéœ€ä¸PWMé€»è¾‘åŒæ­¥ï¿???????????????
//    .CE(1'b1),       // å§‹ç»ˆä½¿èƒ½
//    .D1(pwm_out[0]),  // å†…éƒ¨ç”Ÿæˆçš„PWMé€»è¾‘ï¼ˆé«˜ç”µå¹³ï¿???????????????
//    .D2(1'b0),  // ä¸D1ç›¸åŒï¼Œç¡®ä¿å•æ²¿è¾“ï¿???????????????
//    .R(1'b0),        // æ— å¤ï¿???????????????
//    .S(1'b0)         // æ— ç½®ï¿???????????????
// );

OBUF #(
   .DRIVE(12),       // é©±åŠ¨ç”µæµè®¾ä¸º12mAï¼ˆæ ¹æ®è´Ÿè½½è°ƒæ•´ï¼‰
   .IOSTANDARD("LVCMOS33"), // I/Oç”µå¹³æ ‡å‡†
   .SLEW("SLOW")     // å‹æ‘†ç‡è®¾ä¸ºSLOWä»¥å‡å°‘é«˜é¢‘å™ªï¿???????????????
) OBUF_fast_sig (
   .O(pwm_port),      // å®é™…å¼•è„šï¼ˆB35_L19_Pï¿???????????????
   .I(pwm_out[0])      // æ¥è‡ªODDRçš„è¾“ï¿???????????????
);

OBUF #(
   .DRIVE(12),       // é©±åŠ¨ç”µæµè®¾ä¸º12mAï¼ˆæ ¹æ®è´Ÿè½½è°ƒæ•´ï¼‰
   .IOSTANDARD("LVCMOS33"), // I/Oç”µå¹³æ ‡å‡†
   .SLEW("SLOW")     // å‹æ‘†ç‡è®¾ä¸ºSLOWä»¥å‡å°‘é«˜é¢‘å™ªï¿???????????????
) OBUF_slow_sig (
   .O(pwm_slow_port),      // å®é™…å¼•è„šï¼ˆB35_L19_Pï¿???????????????
//    .I(1'b1)     // å•ç«¯ä¿¡å·è¾“å…¥
   .I(pwm_out[_NUM_CHANNELS])      // æ¥è‡ªODDRçš„è¾“ï¿???????????????
);

wire diff_pwn;
ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),  // åŒæ²¿è¾“å‡ºæ¨¡å¼
    .INIT(1'b0),                     // åˆå§‹ï¿??
    .SRTYPE("SYNC")                  // åŒæ­¥ç½®ä½/å¤ä½
) ODDR_inst (
    .Q(diff_pwn),     // è¾“å‡ºæ•°æ®
    .C(pwm_out[1]),       // æ—¶é’Ÿè¾“å…¥
    .CE(1'b1),         // æ—¶é’Ÿä½¿èƒ½
    .D1(1'b1),         // æ­£æ²¿æ•°æ®
    .D2(1'b0),         // è´Ÿæ²¿æ•°æ®
    .R(~rst_n),      // å¤ä½
    .S(1'b0)           // ç½®ä½
);

 OBUFDS obufds_inst0 (
     .O(pwm_diff_port_p),  // å·®åˆ†ä¿¡å·æ­£ç«¯
     .OB(pwm_diff_port_n), // å·®åˆ†ä¿¡å·è´Ÿç«¯
     .I(diff_pwn)     // å•ç«¯ä¿¡å·è¾“å…¥
 );
 // Ê±ï¿½Ó»ï¿½ï¿½ï¿½ï¿½ï¿½ (ï¿½ï¿½Ñ¡)
 wire clk_100M_bufg ;
BUFG bufg_inst (
    .I(clk_100M_o),
    .O(clk_100M_bufg)
);
 // ä½¿ç”¨ ODDR åŸè¯­ä¿è¯è¾“å‡ºåŒæ­¥
wire diff_data;
ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),  // åŒæ²¿è¾“å‡ºæ¨¡å¼
    .INIT(1'b0),                     // åˆå§‹ï¿??
    .SRTYPE("SYNC")                  // åŒæ­¥ç½®ä½/å¤ä½
) ODDR_inst0 (
    .Q(diff_data),     // è¾“å‡ºæ•°æ®
    .C(clk_100M_bufg),       // æ—¶é’Ÿè¾“å…¥
    .CE(1'b1),         // æ—¶é’Ÿä½¿èƒ½
    .D1(1'b1),         // æ­£æ²¿æ•°æ®
    .D2(1'b0),         // è´Ÿæ²¿æ•°æ®
    .R(~rst_n),      // å¤ä½
    .S(1'b0)           // ç½®ä½
);
// å·®åˆ†è¾“å‡ºç¼“å†²ï¿??
OBUFDS #(
    // .IOSTANDARD("LVDS_25"),         // I/O æ ‡å‡†
    .SLEW("SLOW")                   // æ§åˆ¶å‹æ‘†ï¿??
) OBUFDS_inst (
    .O(adc_clk_p),          // å·®åˆ†æ­£ç«¯è¾“å‡º
    .OB(adc_clk_n),         // å·®åˆ†è´Ÿç«¯è¾“å‡º
    .I(diff_data)        // æ¥è‡ª ODDR çš„æ•°ï¿??
);

// ä½¿ç”¨ ODDR åŸè¯­ä¿è¯è¾“å‡ºåŒæ­¥
wire dds_clk;
ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),  // åŒæ²¿è¾“å‡ºæ¨¡å¼
    .INIT(1'b0),                     // åˆå§‹ï¿???
    .SRTYPE("SYNC")                  // åŒæ­¥ç½®ä½/å¤ä½
) ODDR_inst1 (
    .Q(dds_clk),     // è¾“å‡ºæ•°æ®
    .C(clk_100M_o),       // æ—¶é’Ÿè¾“å…¥
    .CE(1'b1),         // æ—¶é’Ÿä½¿èƒ½
    .D1(1'b1),         // æ­£æ²¿æ•°æ®
    .D2(1'b0),         // è´Ÿæ²¿æ•°æ®
    .R(~rst_n),      // å¤ä½
    .S(1'b0)           // ç½®ä½
);
OBUFDS obufds_inst2 (
    .O(dds_clk0_p),  // å·®åˆ†ä¿¡å·æ­£ç«¯
    .OB(dds_clk0_n), // å·®åˆ†ä¿¡å·è´Ÿç«¯
    .I(dds_clk)     // å•ç«¯ä¿¡å·è¾“å…¥
);

assign led = ((pwm_busy == 8'h5a)&& (pwm_valid == 8'h5a)) ? 1'b0 : led_breath ; // Example: drive LED with the least significant bit of received data
// assign ad9748_sleep = 1'b0; // ä½¿èƒ½AD9748ä¼‘çœ æ¨¡å¼ï¼ˆä½ç”µå¹³æœ‰æ•ˆï¿????????????

endmodule
