# Lecture 12 | Memory Hierarchy - cache part2

[计算机组成2024-05-14第6-8节 (zju.edu.cn)](https://classroom.zju.edu.cn/livingroom?course_id=61004&sub_id=1172125&tenant_code=112)

[Orga_Ch5_V1.1(2).pdf](file:///C:/Users/89620/Desktop/Learning-Meterial/A3-CO/PPT/Orga_Ch5_V1.1(2).pdf)

> 一开始先讲了期中考卷子，还没看

#### How Faster a Processor for Ideal

<img src="https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520103213943.png" alt="image-20240520103213943" style="zoom:67%;" />

<img src="https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520103414386.png" alt="image-20240520103414386" style="zoom:67%;" />

各个cache的画法（8个entity）

<img src="https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520103902860.png" alt="image-20240520103902860" style="zoom: 67%;" />

> 下面这张图要会画，这是一个4 way set cache

![image-20240520104520391](https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520104520391.png)

![image-20240521104543696](https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240521104543696.png)

#### Size of tags versus set associativity EXP

![image-20240520104725832](https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520104725832.png)

![image-20240520104843626](https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520104843626.png)

### Decreasing miss penalty with multilevel caches

增加一个二级缓存（second level cache），降低miss

> often primary cache is on the same chip as the processor
>
> use SRAMs to add another cache above primary memory (DRAM）
>
> miss penalty goes down if data is in 2nd level cache

<img src="https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520105241690.png" alt="image-20240520105241690" style="zoom:67%;" />

> 在一些例题里面，miss panlty会省略读取cache的时间，因为很小，实际上应该要包含的

<img src="https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520105305459.png" alt="image-20240520105305459" style="zoom:67%;" />

### Miss Penalties (Include Write-back Cache)

![image-20240520110611239](https://raw.githubusercontent.com/RimLutienpeist/image-hosting/main/image-20240520110611239.png)