{"vcs1":{"timestamp_begin":1747832505.744040925, "rt":8.39, "ut":8.60, "st":0.58}}
{"vcselab":{"timestamp_begin":1747832514.211266841, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747832514.638378013, "rt":0.39, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747832505.104023257}
{"VCS_COMP_START_TIME": 1747832505.104023257}
{"VCS_COMP_END_TIME": 1747832515.181554584}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486604}}
{"vcselab": {"peak_mem": 183892}}
