Running: F:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/AS/Desktop/VLSI project/controller/controller_tb_isim_beh.exe -prj C:/Users/AS/Desktop/VLSI project/controller/controller_tb_beh.prj work.controller_tb work.glbl 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/AS/Desktop/VLSI project/controller/statelogic.v" into library work
Analyzing Verilog file "C:/Users/AS/Desktop/VLSI project/controller/outputlogic.v" into library work
Analyzing Verilog file "C:/Users/AS/Desktop/VLSI project/controller/aludec.v" into library work
Analyzing Verilog file "C:/Users/AS/Desktop/VLSI project/controller/controller.v" into library work
Analyzing Verilog file "C:/Users/AS/Desktop/VLSI project/controller/controller_tb.v" into library work
Analyzing Verilog file "F:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/AS/Desktop/VLSI project/controller/controller.v" Line 45: Size mismatch in connection of port <op>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/AS/Desktop/VLSI project/controller/controller.v" Line 47: Size mismatch in connection of port <state>. Formal port size is 4-bit while actual signal size is 6-bit.
Completed static elaboration
Compiling module statelogic
Compiling module outputlogic
Compiling module aludec
Compiling module controller
Compiling module controller_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/AS/Desktop/VLSI project/controller/controller_tb_isim_beh.exe
Fuse Memory Usage: 27496 KB
Fuse CPU Usage: 530 ms
