Analysis & Synthesis report for ADS131A0X
Wed Jun 18 13:37:50 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ADS131A0X|SPI_Master:SPI_Master_uut|adc_init_state_i
 11. State Machine - |ADS131A0X|SPI_Master:SPI_Master_uut|presentState
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component
 19. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
 20. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
 21. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
 22. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
 23. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 24. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
 25. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 26. Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
 27. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component
 28. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
 29. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
 30. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
 31. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
 32. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 33. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
 34. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 35. Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
 36. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component
 37. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
 38. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
 39. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
 40. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
 41. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 42. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
 43. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 44. Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
 45. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component
 46. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated
 47. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p
 48. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p
 49. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram
 50. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 51. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
 52. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 53. Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13
 54. Source assignments for sld_signaltap:auto_signaltap_0
 55. Parameter Settings for User Entity Instance: SPI_Master:SPI_Master_uut|clock_synthesizer:uut0
 56. Parameter Settings for User Entity Instance: SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1
 57. Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut0|dcfifo:dcfifo_component
 58. Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut1|dcfifo:dcfifo_component
 59. Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut2|dcfifo:dcfifo_component
 60. Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut3|dcfifo:dcfifo_component
 61. Parameter Settings for User Entity Instance: clock_synthesizer:my_fifo_clk_write
 62. Parameter Settings for User Entity Instance: clock_synthesizer:my_fifo_clk_read
 63. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 64. Parameter Settings for Inferred Entity Instance: SPI_Master:SPI_Master_uut|lpm_divide:Mod0
 65. dcfifo Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "my_fifo:my_fifo_uut3"
 67. Port Connectivity Checks: "my_fifo:my_fifo_uut2"
 68. Port Connectivity Checks: "my_fifo:my_fifo_uut1"
 69. Port Connectivity Checks: "my_fifo:my_fifo_uut0"
 70. Signal Tap Logic Analyzer Settings
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Connections to In-System Debugging Instance "auto_signaltap_0"
 74. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 18 13:37:50 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; ADS131A0X                                      ;
; Top-level Entity Name              ; ADS131A0X                                      ;
; Family                             ; Cyclone 10 LP                                  ;
; Total logic elements               ; 6,254                                          ;
;     Total combinational functions  ; 2,809                                          ;
;     Dedicated logic registers      ; 4,842                                          ;
; Total registers                    ; 4842                                           ;
; Total pins                         ; 96                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 339,968                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G    ;                    ;
; Top-level entity name                                            ; ADS131A0X          ; ADS131A0X          ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ADS131A0X.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v                                                        ;             ;
; SPI_Master.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v                                                       ;             ;
; heartbeat.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/heartbeat.v                                                        ;             ;
; clock_synthesizer.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer.v                                                ;             ;
; clock_synthesizer_toggle.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v                                         ;             ;
; my_fifo.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v                                                          ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_graycounter.inc                                                               ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_fefifo.inc                                                                    ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                                                  ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                 ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                             ;             ;
; aglobal231.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                  ;             ;
; db/dcfifo_coo1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf                                                 ;             ;
; db/a_graycounter_h57.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_h57.tdf                                           ;             ;
; db/a_graycounter_djc.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_djc.tdf                                           ;             ;
; db/altsyncram_uq81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/altsyncram_uq81.tdf                                             ;             ;
; db/alt_synch_pipe_rnl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_rnl.tdf                                          ;             ;
; db/dffpipe_cd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dffpipe_cd9.tdf                                                 ;             ;
; db/alt_synch_pipe_snl.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_snl.tdf                                          ;             ;
; db/dffpipe_dd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dffpipe_dd9.tdf                                                 ;             ;
; db/cmpr_366.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_366.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffeea.inc                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; db/altsyncram_9d24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/altsyncram_9d24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muxlut.inc                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; db/mux_isc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/mux_isc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/declut.inc                                                                      ;             ;
; db/decode_6vf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/decode_6vf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                         ;             ;
; db/cntr_thi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_thi.tdf                                                    ;             ;
; db/cmpr_ogc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_ogc.tdf                                                    ;             ;
; db/cntr_19j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_19j.tdf                                                    ;             ;
; db/cntr_5gi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_5gi.tdf                                                    ;             ;
; db/cmpr_kgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_kgc.tdf                                                    ;             ;
; db/cntr_r2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_r2j.tdf                                                    ;             ;
; db/cmpr_ggc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_ggc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/slda5d34450/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                  ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                 ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                             ;             ;
; db/lpm_divide_i9m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/lpm_divide_i9m.tdf                                              ;             ;
; db/sign_div_unsign_ekh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/sign_div_unsign_ekh.tdf                                         ;             ;
; db/alt_u_div_94f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_u_div_94f.tdf                                               ;             ;
; db/add_sub_0pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/add_sub_0pc.tdf                                                 ;             ;
; db/add_sub_1pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/add_sub_1pc.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                ;
+---------------------------------------------+--------------------------------------------------------------+
; Resource                                    ; Usage                                                        ;
+---------------------------------------------+--------------------------------------------------------------+
; Estimated Total logic elements              ; 6,254                                                        ;
;                                             ;                                                              ;
; Total combinational functions               ; 2809                                                         ;
; Logic element usage by number of LUT inputs ;                                                              ;
;     -- 4 input functions                    ; 1584                                                         ;
;     -- 3 input functions                    ; 627                                                          ;
;     -- <=2 input functions                  ; 598                                                          ;
;                                             ;                                                              ;
; Logic elements by mode                      ;                                                              ;
;     -- normal mode                          ; 2453                                                         ;
;     -- arithmetic mode                      ; 356                                                          ;
;                                             ;                                                              ;
; Total registers                             ; 4842                                                         ;
;     -- Dedicated logic registers            ; 4842                                                         ;
;     -- I/O registers                        ; 0                                                            ;
;                                             ;                                                              ;
; I/O pins                                    ; 96                                                           ;
; Total memory bits                           ; 339968                                                       ;
;                                             ;                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                            ;
;                                             ;                                                              ;
; Maximum fan-out node                        ; SPI_Master:SPI_Master_uut|clock_synthesizer:uut0|clock_state ;
; Maximum fan-out                             ; 3195                                                         ;
; Total fan-out                               ; 32298                                                        ;
; Average fan-out                             ; 3.89                                                         ;
+---------------------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ADS131A0X                                                                                                                              ; 2809 (2)            ; 4842 (1)                  ; 339968      ; 0            ; 0       ; 0         ; 96   ; 0            ; |ADS131A0X                                                                                                                                                                                                                                                                                                                                            ; ADS131A0X                         ; work         ;
;    |SPI_Master:SPI_Master_uut|                                                                                                          ; 987 (815)           ; 196 (122)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|SPI_Master:SPI_Master_uut                                                                                                                                                                                                                                                                                                                  ; SPI_Master                        ; work         ;
;       |clock_synthesizer:uut0|                                                                                                          ; 44 (44)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer:uut0                                                                                                                                                                                                                                                                                           ; clock_synthesizer                 ; work         ;
;       |clock_synthesizer_toggle:uut1|                                                                                                   ; 61 (61)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1                                                                                                                                                                                                                                                                                    ; clock_synthesizer_toggle          ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 67 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|SPI_Master:SPI_Master_uut|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                  ; lpm_divide                        ; work         ;
;          |lpm_divide_i9m:auto_generated|                                                                                                ; 67 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|SPI_Master:SPI_Master_uut|lpm_divide:Mod0|lpm_divide_i9m:auto_generated                                                                                                                                                                                                                                                                    ; lpm_divide_i9m                    ; work         ;
;             |sign_div_unsign_ekh:divider|                                                                                               ; 67 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|SPI_Master:SPI_Master_uut|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                        ; sign_div_unsign_ekh               ; work         ;
;                |alt_u_div_94f:divider|                                                                                                  ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|SPI_Master:SPI_Master_uut|lpm_divide:Mod0|lpm_divide_i9m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_94f:divider                                                                                                                                                                                                                  ; alt_u_div_94f                     ; work         ;
;    |clock_synthesizer:my_fifo_clk_read|                                                                                                 ; 43 (43)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|clock_synthesizer:my_fifo_clk_read                                                                                                                                                                                                                                                                                                         ; clock_synthesizer                 ; work         ;
;    |clock_synthesizer:my_fifo_clk_write|                                                                                                ; 46 (46)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|clock_synthesizer:my_fifo_clk_write                                                                                                                                                                                                                                                                                                        ; clock_synthesizer                 ; work         ;
;    |heartbeat:heartbeat_uut|                                                                                                            ; 56 (56)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|heartbeat:heartbeat_uut                                                                                                                                                                                                                                                                                                                    ; heartbeat                         ; work         ;
;    |my_fifo:my_fifo_uut0|                                                                                                               ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0                                                                                                                                                                                                                                                                                                                       ; my_fifo                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;          |dcfifo_coo1:auto_generated|                                                                                                   ; 26 (5)              ; 38 (12)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated                                                                                                                                                                                                                                                                    ; dcfifo_coo1                       ; work         ;
;             |a_graycounter_djc:wrptr_g1p|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_djc                 ; work         ;
;             |a_graycounter_h57:rdptr_g1p|                                                                                               ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_h57                 ; work         ;
;             |alt_synch_pipe_rnl:rs_dgwp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                                                                                                                                                                                                                                         ; alt_synch_pipe_rnl                ; work         ;
;                |dffpipe_cd9:dffpipe10|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10                                                                                                                                                                                                                   ; dffpipe_cd9                       ; work         ;
;             |alt_synch_pipe_snl:ws_dgrp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp                                                                                                                                                                                                                                         ; alt_synch_pipe_snl                ; work         ;
;                |dffpipe_dd9:dffpipe13|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13                                                                                                                                                                                                                   ; dffpipe_dd9                       ; work         ;
;             |altsyncram_uq81:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram                                                                                                                                                                                                                                           ; altsyncram_uq81                   ; work         ;
;             |cmpr_366:rdempty_eq_comp|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp                                                                                                                                                                                                                                           ; cmpr_366                          ; work         ;
;             |cmpr_366:wrfull_eq_comp|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp                                                                                                                                                                                                                                            ; cmpr_366                          ; work         ;
;    |my_fifo:my_fifo_uut1|                                                                                                               ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1                                                                                                                                                                                                                                                                                                                       ; my_fifo                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;          |dcfifo_coo1:auto_generated|                                                                                                   ; 26 (5)              ; 38 (12)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated                                                                                                                                                                                                                                                                    ; dcfifo_coo1                       ; work         ;
;             |a_graycounter_djc:wrptr_g1p|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_djc                 ; work         ;
;             |a_graycounter_h57:rdptr_g1p|                                                                                               ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_h57                 ; work         ;
;             |alt_synch_pipe_rnl:rs_dgwp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                                                                                                                                                                                                                                         ; alt_synch_pipe_rnl                ; work         ;
;                |dffpipe_cd9:dffpipe10|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10                                                                                                                                                                                                                   ; dffpipe_cd9                       ; work         ;
;             |alt_synch_pipe_snl:ws_dgrp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp                                                                                                                                                                                                                                         ; alt_synch_pipe_snl                ; work         ;
;                |dffpipe_dd9:dffpipe13|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13                                                                                                                                                                                                                   ; dffpipe_dd9                       ; work         ;
;             |altsyncram_uq81:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram                                                                                                                                                                                                                                           ; altsyncram_uq81                   ; work         ;
;             |cmpr_366:rdempty_eq_comp|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp                                                                                                                                                                                                                                           ; cmpr_366                          ; work         ;
;             |cmpr_366:wrfull_eq_comp|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp                                                                                                                                                                                                                                            ; cmpr_366                          ; work         ;
;    |my_fifo:my_fifo_uut2|                                                                                                               ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2                                                                                                                                                                                                                                                                                                                       ; my_fifo                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;          |dcfifo_coo1:auto_generated|                                                                                                   ; 26 (5)              ; 38 (12)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated                                                                                                                                                                                                                                                                    ; dcfifo_coo1                       ; work         ;
;             |a_graycounter_djc:wrptr_g1p|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_djc                 ; work         ;
;             |a_graycounter_h57:rdptr_g1p|                                                                                               ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_h57                 ; work         ;
;             |alt_synch_pipe_rnl:rs_dgwp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                                                                                                                                                                                                                                         ; alt_synch_pipe_rnl                ; work         ;
;                |dffpipe_cd9:dffpipe10|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10                                                                                                                                                                                                                   ; dffpipe_cd9                       ; work         ;
;             |alt_synch_pipe_snl:ws_dgrp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp                                                                                                                                                                                                                                         ; alt_synch_pipe_snl                ; work         ;
;                |dffpipe_dd9:dffpipe13|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13                                                                                                                                                                                                                   ; dffpipe_dd9                       ; work         ;
;             |altsyncram_uq81:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram                                                                                                                                                                                                                                           ; altsyncram_uq81                   ; work         ;
;             |cmpr_366:rdempty_eq_comp|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp                                                                                                                                                                                                                                           ; cmpr_366                          ; work         ;
;             |cmpr_366:wrfull_eq_comp|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp                                                                                                                                                                                                                                            ; cmpr_366                          ; work         ;
;    |my_fifo:my_fifo_uut3|                                                                                                               ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3                                                                                                                                                                                                                                                                                                                       ; my_fifo                           ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 26 (0)              ; 38 (0)                    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                               ; dcfifo                            ; work         ;
;          |dcfifo_coo1:auto_generated|                                                                                                   ; 26 (5)              ; 38 (12)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated                                                                                                                                                                                                                                                                    ; dcfifo_coo1                       ; work         ;
;             |a_graycounter_djc:wrptr_g1p|                                                                                               ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_djc                 ; work         ;
;             |a_graycounter_h57:rdptr_g1p|                                                                                               ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p                                                                                                                                                                                                                                        ; a_graycounter_h57                 ; work         ;
;             |alt_synch_pipe_rnl:rs_dgwp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                                                                                                                                                                                                                                         ; alt_synch_pipe_rnl                ; work         ;
;                |dffpipe_cd9:dffpipe10|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10                                                                                                                                                                                                                   ; dffpipe_cd9                       ; work         ;
;             |alt_synch_pipe_snl:ws_dgrp|                                                                                                ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp                                                                                                                                                                                                                                         ; alt_synch_pipe_snl                ; work         ;
;                |dffpipe_dd9:dffpipe13|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13                                                                                                                                                                                                                   ; dffpipe_dd9                       ; work         ;
;             |altsyncram_uq81:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram                                                                                                                                                                                                                                           ; altsyncram_uq81                   ; work         ;
;             |cmpr_366:rdempty_eq_comp|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp                                                                                                                                                                                                                                           ; cmpr_366                          ; work         ;
;             |cmpr_366:wrfull_eq_comp|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:wrfull_eq_comp                                                                                                                                                                                                                                            ; cmpr_366                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1446 (2)            ; 4306 (662)                ; 338944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1444 (0)            ; 3644 (0)                  ; 338944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1444 (88)           ; 3644 (1404)               ; 338944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_6vf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_6vf:auto_generated                                                                                                                   ; decode_6vf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_isc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_isc:auto_generated                                                                                                                              ; mux_isc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 338944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_9d24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 338944      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9d24:auto_generated                                                                                                                                                 ; altsyncram_9d24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 81 (81)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 774 (1)             ; 1671 (1)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 662 (0)             ; 1655 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 993 (993)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 662 (0)             ; 662 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 111 (111)           ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 417 (13)            ; 398 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_thi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_thi:auto_generated                                                             ; cntr_thi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_19j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated                                                                                      ; cntr_19j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_5gi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_5gi:auto_generated                                                                            ; cntr_5gi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_r2j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated                                                                               ; cntr_r2j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 331 (331)           ; 331 (331)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADS131A0X|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|ALTSYNCRAM                                                                                           ; M9K  ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|ALTSYNCRAM                                                                                           ; M9K  ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|ALTSYNCRAM                                                                                           ; M9K  ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|ALTSYNCRAM                                                                                           ; M9K  ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9d24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 331          ; 1024         ; 331          ; 338944 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ADS131A0X|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |ADS131A0X|my_fifo:my_fifo_uut0                                                                                                                                                                                                                                                ; my_fifo.v       ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |ADS131A0X|my_fifo:my_fifo_uut1                                                                                                                                                                                                                                                ; my_fifo.v       ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |ADS131A0X|my_fifo:my_fifo_uut2                                                                                                                                                                                                                                                ; my_fifo.v       ;
; Altera ; FIFO         ; 23.1    ; N/A          ; N/A          ; |ADS131A0X|my_fifo:my_fifo_uut3                                                                                                                                                                                                                                                ; my_fifo.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ADS131A0X|SPI_Master:SPI_Master_uut|adc_init_state_i                                                                                                                                                                                                                 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; adc_init_state_i.00000111 ; adc_init_state_i.00000110 ; adc_init_state_i.00000101 ; adc_init_state_i.00000100 ; adc_init_state_i.00000011 ; adc_init_state_i.00000010 ; adc_init_state_i.00000001 ; adc_init_state_i.00000000 ; adc_init_state_i.00001000 ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; adc_init_state_i.00000000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; adc_init_state_i.00000001 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ; 0                         ;
; adc_init_state_i.00000010 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 1                         ; 0                         ;
; adc_init_state_i.00000011 ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; adc_init_state_i.00000100 ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; adc_init_state_i.00000101 ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; adc_init_state_i.00000110 ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; adc_init_state_i.00000111 ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ;
; adc_init_state_i.00001000 ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ADS131A0X|SPI_Master:SPI_Master_uut|presentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-----------------------------------+---------------------------------------+--------------------------------+-------------------------------+--------------------------------+------------------------------------+-----------------------------+---------------------------------+------------------------+-------------------+---------------------+
; Name                                    ; presentState.ADC_INIT_COMPLETE_4E25 ; presentState.ADC_INIT_START_STABLE_4E25 ; presentState.ADC_INIT_START_4E25 ; presentState.ADC_INIT_COMPLETE_4D02 ; presentState.ADC_INIT_START_STABLE_4D02 ; presentState.ADC_INIT_START_4D02 ; presentState.ADC_INIT_COMPLETE_4C3E ; presentState.ADC_INIT_START_STABLE_4C3E ; presentState.ADC_INIT_START_4C3E ; presentState.ADC_INIT_COMPLETE_4F0F ; presentState.ADC_INIT_START_STABLE_4F0F ; presentState.ADC_INIT_START_4F0F ; presentState.ADC_INIT_COMPLETE_4B68 ; presentState.ADC_INIT_START_STABLE_4B68 ; presentState.ADC_INIT_START_4B68 ; presentState.ADC_INIT_COMPLETE_0033 ; presentState.ADC_INIT_START_STABLE_0033 ; presentState.ADC_INIT_START_0033 ; presentState.ADC_INIT_COMPLETE_0555 ; presentState.ADC_INIT_START_STABLE_0555 ; presentState.ADC_INIT_START_0555 ; presentState.ADC_INIT_COMPLETE_0655 ; presentState.ADC_INIT_START_STABLE_0655 ; presentState.ADC_INIT_START_0655 ; presentState.TRANSACTION_COMPLETE ; presentState.TRANSACTION_START_STABLE ; presentState.TRANSACTION_START ; presentState.WAIT_TRANSACTION ; presentState.ADC_INIT_COMPLETE ; presentState.ADC_INIT_START_STABLE ; presentState.ADC_INIT_START ; presentState.ADC_RESET_COMPLETE ; presentState.ADC_RESET ; presentState.IDLE ; presentState.000000 ;
+-----------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-----------------------------------+---------------------------------------+--------------------------------+-------------------------------+--------------------------------+------------------------------------+-----------------------------+---------------------------------+------------------------+-------------------+---------------------+
; presentState.000000                     ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 0                   ;
; presentState.IDLE                       ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 1                 ; 1                   ;
; presentState.ADC_RESET                  ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 1                      ; 0                 ; 1                   ;
; presentState.ADC_RESET_COMPLETE         ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 1                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START             ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 1                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE      ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 1                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE          ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 1                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.WAIT_TRANSACTION           ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 1                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.TRANSACTION_START          ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 1                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.TRANSACTION_START_STABLE   ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 1                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.TRANSACTION_COMPLETE       ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 1                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_0655        ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 1                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_0655 ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 1                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_0655     ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 1                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_0555        ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 1                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_0555 ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 1                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_0555     ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 1                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_0033        ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 1                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_0033 ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 1                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_0033     ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 1                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_4B68        ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 1                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_4B68 ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 1                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_4B68     ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 1                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_4F0F        ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 1                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_4F0F ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 1                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_4F0F     ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 1                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_4C3E        ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 1                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_4C3E ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 1                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_4C3E     ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 1                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_4D02        ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 1                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_4D02 ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 1                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_4D02     ; 0                                   ; 0                                       ; 0                                ; 1                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_4E25        ; 0                                   ; 0                                       ; 1                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_START_STABLE_4E25 ; 0                                   ; 1                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
; presentState.ADC_INIT_COMPLETE_4E25     ; 1                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                   ; 0                                       ; 0                                ; 0                                 ; 0                                     ; 0                              ; 0                             ; 0                              ; 0                                  ; 0                           ; 0                               ; 0                      ; 0                 ; 1                   ;
+-----------------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-------------------------------------+-----------------------------------------+----------------------------------+-----------------------------------+---------------------------------------+--------------------------------+-------------------------------+--------------------------------+------------------------------------+-----------------------------+---------------------------------+------------------------+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                       ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 64                                                                                           ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                ;
+------------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                ; Free of Timing Hazards ;
+------------------------------------------------------+------------------------------------+------------------------+
; SPI_Master:SPI_Master_uut|FIFO_WR_EN[0]              ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|FIFO_WR_EN[1]              ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|FIFO_WR_EN[2]              ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|FIFO_WR_EN[3]              ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[8]      ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[18]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[19]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[20]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[21]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[22]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[23]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[24]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[25]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[26]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[27]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[9]      ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[28]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[29]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[30]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[10]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[11]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[12]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[13]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[14]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[15]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[16]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel0_Raw_local[17]     ; SPI_Master:SPI_Master_uut|WideOr57 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[8]      ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[18]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[19]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[20]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[21]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[22]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[23]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[24]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[25]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[26]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[27]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[9]      ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[28]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[29]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[30]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[10]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[11]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[12]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[13]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[14]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[15]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[16]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel1_Raw_local[17]     ; SPI_Master:SPI_Master_uut|WideOr56 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[8]      ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[18]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[19]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[20]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[21]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[22]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[23]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[24]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[25]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[26]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[27]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[9]      ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[28]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[29]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[30]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[10]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[11]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[12]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[13]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[14]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[15]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[16]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel2_Raw_local[17]     ; SPI_Master:SPI_Master_uut|WideOr55 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[8]      ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[18]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[19]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[20]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[21]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[22]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[23]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[24]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[25]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[26]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[27]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[9]      ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[28]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[29]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[30]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[10]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[11]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[12]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[13]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[14]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[15]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[16]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; SPI_Master:SPI_Master_uut|Channel3_Raw_local[17]     ; SPI_Master:SPI_Master_uut|WideOr54 ; yes                    ;
; Number of user-specified and inferred latches = 100  ;                                    ;                        ;
+------------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                      ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; SPI_Master:SPI_Master_uut|adc_init_state_i~2                ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|adc_init_state_i~3                ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|adc_init_state_i~4                ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|adc_init_state_i~6                ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|adc_init_state_i~7                ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|adc_init_state_i~8                ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|adc_init_state_i~9                ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|presentState~2                    ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|presentState~3                    ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|presentState~4                    ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|presentState~5                    ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|presentState~6                    ; Lost fanout                                                             ;
; SPI_Master:SPI_Master_uut|presentState~7                    ; Lost fanout                                                             ;
; clock_synthesizer:my_fifo_clk_read|counter[0]               ; Merged with heartbeat:heartbeat_uut|counter[0]                          ;
; SPI_Master:SPI_Master_uut|clock_synthesizer:uut0|counter[0] ; Merged with heartbeat:heartbeat_uut|counter[0]                          ;
; clock_synthesizer:my_fifo_clk_read|counter[1]               ; Merged with SPI_Master:SPI_Master_uut|clock_synthesizer:uut0|counter[1] ;
; SPI_Master:SPI_Master_uut|adc_init_state_i.00000000         ; Lost fanout                                                             ;
; Total Number of Removed Registers = 17                      ;                                                                         ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4842  ;
; Number of registers using Synchronous Clear  ; 144   ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 1631  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1381  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SPI_Master:SPI_Master_uut|SPI_CS_Temp                                                                                                                                                                                                                                                                                           ; 3       ;
; SPI_Master:SPI_Master_uut|SPI_RESET_Temp                                                                                                                                                                                                                                                                                        ; 3       ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p|counter5a0                                                                                                                                                                                                                  ; 7       ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p|counter5a0                                                                                                                                                                                                                  ; 7       ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p|counter5a0                                                                                                                                                                                                                  ; 7       ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p|counter5a0                                                                                                                                                                                                                  ; 7       ;
; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p|counter7a0                                                                                                                                                                                                                  ; 6       ;
; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p|counter7a0                                                                                                                                                                                                                  ; 6       ;
; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p|counter7a0                                                                                                                                                                                                                  ; 6       ;
; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p|counter7a0                                                                                                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|counter[16]      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ADS131A0X|SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[5] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ADS131A0X|SPI_Master:SPI_Master_uut|spi_bit_count_32max[7]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ADS131A0X|SPI_Master:SPI_Master_uut|adc_reset_count[1]                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ADS131A0X|SPI_Master:SPI_Master_uut|spi_bit_count_32max[2]                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |ADS131A0X|SPI_Master:SPI_Master_uut|spi_miso_data                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------+
; Assignment                      ; Value ; From ; To                 ;
+---------------------------------+-------+------+--------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                  ;
+---------------------------------+-------+------+--------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------+
; Assignment                            ; Value ; From ; To                                      ;
+---------------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                 ;
+---------------------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                    ;
+----------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                           ;
+-----------------------------+------------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_Master:SPI_Master_uut|clock_synthesizer:uut0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; COUNTER_LIMIT  ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; COUNTER_LIMIT  ; 6     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut0|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------+
; Parameter Name          ; Value         ; Type                                            ;
+-------------------------+---------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 32            ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                  ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                         ;
; USE_EAB                 ; ON            ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_coo1   ; Untyped                                         ;
+-------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut1|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------+
; Parameter Name          ; Value         ; Type                                            ;
+-------------------------+---------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 32            ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                  ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                         ;
; USE_EAB                 ; ON            ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_coo1   ; Untyped                                         ;
+-------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut2|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------+
; Parameter Name          ; Value         ; Type                                            ;
+-------------------------+---------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 32            ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                  ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                         ;
; USE_EAB                 ; ON            ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_coo1   ; Untyped                                         ;
+-------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_fifo:my_fifo_uut3|dcfifo:dcfifo_component ;
+-------------------------+---------------+-------------------------------------------------+
; Parameter Name          ; Value         ; Type                                            ;
+-------------------------+---------------+-------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                         ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                  ;
; LPM_WIDTH               ; 32            ; Signed Integer                                  ;
; LPM_NUMWORDS            ; 8             ; Signed Integer                                  ;
; LPM_WIDTHU              ; 3             ; Signed Integer                                  ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                         ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                         ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                         ;
; USE_EAB                 ; ON            ; Untyped                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                         ;
; ENABLE_ECC              ; FALSE         ; Untyped                                         ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                         ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                         ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                         ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                         ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                         ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                         ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                         ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                         ;
; CBXI_PARAMETER          ; dcfifo_coo1   ; Untyped                                         ;
+-------------------------+---------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_synthesizer:my_fifo_clk_write ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; COUNTER_LIMIT  ; 6     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_synthesizer:my_fifo_clk_read ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; COUNTER_LIMIT  ; 7     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 331                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 331                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 1017                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 331                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SPI_Master:SPI_Master_uut|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_i9m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                              ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 4                                            ;
; Entity Instance            ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 32                                           ;
;     -- LPM_NUMWORDS        ; 8                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
; Entity Instance            ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 32                                           ;
;     -- LPM_NUMWORDS        ; 8                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
; Entity Instance            ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 32                                           ;
;     -- LPM_NUMWORDS        ; 8                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
; Entity Instance            ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                   ;
;     -- LPM_WIDTH           ; 32                                           ;
;     -- LPM_NUMWORDS        ; 8                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                          ;
;     -- USE_EAB             ; ON                                           ;
+----------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fifo:my_fifo_uut3"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fifo:my_fifo_uut2"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fifo:my_fifo_uut1"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_fifo:my_fifo_uut0"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 331                 ; 331              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 356                         ;
; cycloneiii_ff         ; 446                         ;
;     CLR               ; 112                         ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 40                          ;
;     ENA SCLR          ; 41                          ;
;     SCLR              ; 55                          ;
;     plain             ; 196                         ;
; cycloneiii_lcell_comb ; 1242                        ;
;     arith             ; 265                         ;
;         2 data inputs ; 237                         ;
;         3 data inputs ; 28                          ;
;     normal            ; 977                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 163                         ;
;         3 data inputs ; 130                         ;
;         4 data inputs ; 646                         ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 4.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                            ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                              ; Details ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; SPI_CS                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|SPI_CS_Temp~_wirecell                                                                                ; N/A     ;
; SPI_CS                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|SPI_CS_Temp~_wirecell                                                                                ; N/A     ;
; SPI_DRDY                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_DRDY                                                                                                                       ; N/A     ;
; SPI_DRDY                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_DRDY                                                                                                                       ; N/A     ;
; SPI_MISO                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_MISO                                                                                                                       ; N/A     ;
; SPI_MISO                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_MISO                                                                                                                       ; N/A     ;
; SPI_MOSI                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|SPI_MOSI_Temp                                                                                        ; N/A     ;
; SPI_MOSI                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|SPI_MOSI_Temp                                                                                        ; N/A     ;
; SPI_RESET                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|SPI_RESET_Temp~_wirecell                                                                             ; N/A     ;
; SPI_RESET                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|SPI_RESET_Temp~_wirecell                                                                             ; N/A     ;
; SPI_SCLK                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|clock_pol                                                              ; N/A     ;
; SPI_SCLK                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|clock_pol                                                              ; N/A     ;
; adc_init_state[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr66                                                                                             ; N/A     ;
; adc_init_state[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr66                                                                                             ; N/A     ;
; adc_init_state[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr65~0                                                                                           ; N/A     ;
; adc_init_state[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr65~0                                                                                           ; N/A     ;
; adc_init_state[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr64~0                                                                                           ; N/A     ;
; adc_init_state[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr64~0                                                                                           ; N/A     ;
; adc_init_state[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|adc_init_state_i.00001000                                                                            ; N/A     ;
; adc_init_state[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|adc_init_state_i.00001000                                                                            ; N/A     ;
; adc_init_state[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; adc_init_state[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; adc_init_state[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; adc_init_state[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; adc_init_state[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; adc_init_state[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; adc_init_state[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; adc_init_state[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                           ; N/A     ;
; clock_4_167Mhz_debug          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|clock_pol_assist                                                       ; N/A     ;
; clock_4_167Mhz_debug          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|clock_pol_assist                                                       ; N/A     ;
; clock_8_333Mhz_debug          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer:uut0|clock_state                                                                   ; N/A     ;
; heartbeat                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; heartbeat:heartbeat_uut|clock_state                                                                                            ; N/A     ;
; heartbeat                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; heartbeat:heartbeat_uut|clock_state                                                                                            ; N/A     ;
; my_fifo:my_fifo_uut0|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut0|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut0|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut0|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut0|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel0_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut0|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut0|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut0|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut0|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; my_fifo:my_fifo_uut0|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; my_fifo:my_fifo_uut1|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut1|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut1|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut1|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut1|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel1_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut1|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut1|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut1|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut1|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; my_fifo:my_fifo_uut1|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut1|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; my_fifo:my_fifo_uut2|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut2|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut2|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut2|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut2|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel2_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut2|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut2|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut2|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut2|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; my_fifo:my_fifo_uut2|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut2|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; my_fifo:my_fifo_uut3|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut3|data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[8]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut3|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[18]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[19]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[20]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[21]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[22]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[23]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[24]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[25]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[26]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[27]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut3|data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[9]                                                                                ; N/A     ;
; my_fifo:my_fifo_uut3|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[28]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[29]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[30]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[10]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[31]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[11]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[12]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[13]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[14]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[15]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[16]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|Channel3_Raw_local[17]                                                                               ; N/A     ;
; my_fifo:my_fifo_uut3|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[0]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[10]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[11]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[12]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[13]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[14]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[15]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[16]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[17]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[18]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[19]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[1]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[20]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[21]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[22]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[23]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[24]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[25]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[26]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[27]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[28]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[29]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[2]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[30]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[31]                       ; N/A     ;
; my_fifo:my_fifo_uut3|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[3]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[4]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[5]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[6]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[7]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[8]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut3|q[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram|q_b[9]                        ; N/A     ;
; my_fifo:my_fifo_uut3|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; my_fifo:my_fifo_uut3|rdempty  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; my_fifo:my_fifo_uut3|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; signal_B_negedge              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|signal_B_negedge                                                                                     ; N/A     ;
; signal_B_negedge              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|signal_B_negedge                                                                                     ; N/A     ;
; spi_bit_count[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[0]                                                       ; N/A     ;
; spi_bit_count[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[0]                                                       ; N/A     ;
; spi_bit_count[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[1]                                                       ; N/A     ;
; spi_bit_count[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[1]                                                       ; N/A     ;
; spi_bit_count[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[2]                                                       ; N/A     ;
; spi_bit_count[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[2]                                                       ; N/A     ;
; spi_bit_count[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[3]                                                       ; N/A     ;
; spi_bit_count[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[3]                                                       ; N/A     ;
; spi_bit_count[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[4]                                                       ; N/A     ;
; spi_bit_count[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[4]                                                       ; N/A     ;
; spi_bit_count[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[5]                                                       ; N/A     ;
; spi_bit_count[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[5]                                                       ; N/A     ;
; spi_bit_count[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[6]                                                       ; N/A     ;
; spi_bit_count[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[6]                                                       ; N/A     ;
; spi_bit_count[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[7]                                                       ; N/A     ;
; spi_bit_count[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[7]                                                       ; N/A     ;
; spi_bit_count[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[8]                                                       ; N/A     ;
; spi_bit_count[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1|spi_bit_count[8]                                                       ; N/A     ;
; spi_bit_count_32max[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[0]                                                                               ; N/A     ;
; spi_bit_count_32max[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[0]                                                                               ; N/A     ;
; spi_bit_count_32max[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[1]                                                                               ; N/A     ;
; spi_bit_count_32max[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[1]                                                                               ; N/A     ;
; spi_bit_count_32max[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[2]                                                                               ; N/A     ;
; spi_bit_count_32max[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[2]                                                                               ; N/A     ;
; spi_bit_count_32max[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[3]                                                                               ; N/A     ;
; spi_bit_count_32max[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[3]                                                                               ; N/A     ;
; spi_bit_count_32max[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[4]                                                                               ; N/A     ;
; spi_bit_count_32max[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[4]                                                                               ; N/A     ;
; spi_bit_count_32max[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[5]                                                                               ; N/A     ;
; spi_bit_count_32max[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[5]                                                                               ; N/A     ;
; spi_bit_count_32max[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[6]                                                                               ; N/A     ;
; spi_bit_count_32max[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[6]                                                                               ; N/A     ;
; spi_bit_count_32max[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[7]                                                                               ; N/A     ;
; spi_bit_count_32max[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_bit_count_32max[7]                                                                               ; N/A     ;
; spi_miso_data_output[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[0]                                                                                     ; N/A     ;
; spi_miso_data_output[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[0]                                                                                     ; N/A     ;
; spi_miso_data_output[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[10]                                                                                    ; N/A     ;
; spi_miso_data_output[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[10]                                                                                    ; N/A     ;
; spi_miso_data_output[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[11]                                                                                    ; N/A     ;
; spi_miso_data_output[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[11]                                                                                    ; N/A     ;
; spi_miso_data_output[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[12]                                                                                    ; N/A     ;
; spi_miso_data_output[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[12]                                                                                    ; N/A     ;
; spi_miso_data_output[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[13]                                                                                    ; N/A     ;
; spi_miso_data_output[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[13]                                                                                    ; N/A     ;
; spi_miso_data_output[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[14]                                                                                    ; N/A     ;
; spi_miso_data_output[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[14]                                                                                    ; N/A     ;
; spi_miso_data_output[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[15]                                                                                    ; N/A     ;
; spi_miso_data_output[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[15]                                                                                    ; N/A     ;
; spi_miso_data_output[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[16]                                                                                    ; N/A     ;
; spi_miso_data_output[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[16]                                                                                    ; N/A     ;
; spi_miso_data_output[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[17]                                                                                    ; N/A     ;
; spi_miso_data_output[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[17]                                                                                    ; N/A     ;
; spi_miso_data_output[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[18]                                                                                    ; N/A     ;
; spi_miso_data_output[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[18]                                                                                    ; N/A     ;
; spi_miso_data_output[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[19]                                                                                    ; N/A     ;
; spi_miso_data_output[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[19]                                                                                    ; N/A     ;
; spi_miso_data_output[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[1]                                                                                     ; N/A     ;
; spi_miso_data_output[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[1]                                                                                     ; N/A     ;
; spi_miso_data_output[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[20]                                                                                    ; N/A     ;
; spi_miso_data_output[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[20]                                                                                    ; N/A     ;
; spi_miso_data_output[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[21]                                                                                    ; N/A     ;
; spi_miso_data_output[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[21]                                                                                    ; N/A     ;
; spi_miso_data_output[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[22]                                                                                    ; N/A     ;
; spi_miso_data_output[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[22]                                                                                    ; N/A     ;
; spi_miso_data_output[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[23]                                                                                    ; N/A     ;
; spi_miso_data_output[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[23]                                                                                    ; N/A     ;
; spi_miso_data_output[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[24]                                                                                    ; N/A     ;
; spi_miso_data_output[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[24]                                                                                    ; N/A     ;
; spi_miso_data_output[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[25]                                                                                    ; N/A     ;
; spi_miso_data_output[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[25]                                                                                    ; N/A     ;
; spi_miso_data_output[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[26]                                                                                    ; N/A     ;
; spi_miso_data_output[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[26]                                                                                    ; N/A     ;
; spi_miso_data_output[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[27]                                                                                    ; N/A     ;
; spi_miso_data_output[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[27]                                                                                    ; N/A     ;
; spi_miso_data_output[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[28]                                                                                    ; N/A     ;
; spi_miso_data_output[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[28]                                                                                    ; N/A     ;
; spi_miso_data_output[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[29]                                                                                    ; N/A     ;
; spi_miso_data_output[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[29]                                                                                    ; N/A     ;
; spi_miso_data_output[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[2]                                                                                     ; N/A     ;
; spi_miso_data_output[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[2]                                                                                     ; N/A     ;
; spi_miso_data_output[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[30]                                                                                    ; N/A     ;
; spi_miso_data_output[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[30]                                                                                    ; N/A     ;
; spi_miso_data_output[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[31]                                                                                    ; N/A     ;
; spi_miso_data_output[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[31]                                                                                    ; N/A     ;
; spi_miso_data_output[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[3]                                                                                     ; N/A     ;
; spi_miso_data_output[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[3]                                                                                     ; N/A     ;
; spi_miso_data_output[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[4]                                                                                     ; N/A     ;
; spi_miso_data_output[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[4]                                                                                     ; N/A     ;
; spi_miso_data_output[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[5]                                                                                     ; N/A     ;
; spi_miso_data_output[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[5]                                                                                     ; N/A     ;
; spi_miso_data_output[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[6]                                                                                     ; N/A     ;
; spi_miso_data_output[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[6]                                                                                     ; N/A     ;
; spi_miso_data_output[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[7]                                                                                     ; N/A     ;
; spi_miso_data_output[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[7]                                                                                     ; N/A     ;
; spi_miso_data_output[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[8]                                                                                     ; N/A     ;
; spi_miso_data_output[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[8]                                                                                     ; N/A     ;
; spi_miso_data_output[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[9]                                                                                     ; N/A     ;
; spi_miso_data_output[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|spi_miso_data[9]                                                                                     ; N/A     ;
; state[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr63                                                                                             ; N/A     ;
; state[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr63                                                                                             ; N/A     ;
; state[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr62                                                                                             ; N/A     ;
; state[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr62                                                                                             ; N/A     ;
; state[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr61~2                                                                                           ; N/A     ;
; state[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr61~2                                                                                           ; N/A     ;
; state[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr60~4                                                                                           ; N/A     ;
; state[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr60~4                                                                                           ; N/A     ;
; state[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr59~4                                                                                           ; N/A     ;
; state[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SPI_Master:SPI_Master_uut|WideOr59~4                                                                                           ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|gnd          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
; auto_signaltap_0|vcc          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                            ; N/A     ;
+-------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Jun 18 13:37:23 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADS131A0X -c ADS131A0X
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ads131a0x.v
    Info (12023): Found entity 1: ADS131A0X File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file spi_master.v
    Info (12023): Found entity 1: SPI_Master File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file heartbeat.v
    Info (12023): Found entity 1: heartbeat File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/heartbeat.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file clock_synthesizer.v
    Info (12023): Found entity 1: clock_synthesizer File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer.v Line: 22
Warning (10229): Verilog HDL Expression warning at spi_sclk_generator.v(21): truncated literal to match 3 bits File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/spi_sclk_generator.v Line: 21
Warning (10229): Verilog HDL Expression warning at spi_sclk_generator.v(22): truncated literal to match 3 bits File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/spi_sclk_generator.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file spi_sclk_generator.v
    Info (12023): Found entity 1: spi_sclk_generator File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/spi_sclk_generator.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock_synthesizer_toggle.v
    Info (12023): Found entity 1: clock_synthesizer_toggle File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file my_fifo.v
    Info (12023): Found entity 1: my_fifo File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v Line: 40
Info (12127): Elaborating entity "ADS131A0X" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ADS131A0X.v(182): truncated value with size 32 to match size of target (1) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 182
Warning (10034): Output port "FIFO_RD_EN[3..1]" at ADS131A0X.v(26) has no driver File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 26
Warning (10034): Output port "state_tracker_output" at ADS131A0X.v(36) has no driver File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 36
Info (12128): Elaborating entity "SPI_Master" for hierarchy "SPI_Master:SPI_Master_uut" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at SPI_Master.v(47): object "SPI_SCLK_Temp" assigned a value but never read File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 47
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(146): truncated value with size 32 to match size of target (8) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 146
Warning (10230): Verilog HDL assignment warning at SPI_Master.v(172): truncated value with size 32 to match size of target (8) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 172
Warning (10240): Verilog HDL Always Construct warning at SPI_Master.v(667): inferring latch(es) for variable "Channel0_Raw_local", which holds its previous value in one or more paths through the always construct File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 667
Warning (10240): Verilog HDL Always Construct warning at SPI_Master.v(667): inferring latch(es) for variable "Channel1_Raw_local", which holds its previous value in one or more paths through the always construct File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 667
Warning (10240): Verilog HDL Always Construct warning at SPI_Master.v(667): inferring latch(es) for variable "Channel2_Raw_local", which holds its previous value in one or more paths through the always construct File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 667
Warning (10240): Verilog HDL Always Construct warning at SPI_Master.v(667): inferring latch(es) for variable "Channel3_Raw_local", which holds its previous value in one or more paths through the always construct File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 667
Warning (10240): Verilog HDL Always Construct warning at SPI_Master.v(667): inferring latch(es) for variable "FIFO_WR_EN", which holds its previous value in one or more paths through the always construct File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 667
Info (10041): Inferred latch for "FIFO_WR_EN[0]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "FIFO_WR_EN[1]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "FIFO_WR_EN[2]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "FIFO_WR_EN[3]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[8]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[9]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[10]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[11]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[12]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[13]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[14]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[15]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[16]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[17]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[18]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[19]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[20]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[21]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[22]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[23]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[24]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[25]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[26]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[27]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[28]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[29]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[30]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel3_Raw_local[31]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[8]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[9]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[10]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[11]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[12]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[13]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[14]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[15]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[16]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[17]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[18]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[19]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[20]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[21]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[22]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[23]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[24]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[25]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[26]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[27]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[28]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[29]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[30]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel2_Raw_local[31]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[8]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[9]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[10]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[11]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[12]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[13]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[14]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[15]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[16]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[17]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[18]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[19]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[20]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[21]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[22]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[23]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[24]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[25]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[26]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[27]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[28]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[29]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[30]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel1_Raw_local[31]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[8]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[9]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[10]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[11]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[12]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[13]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[14]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[15]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[16]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[17]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[18]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[19]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[20]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[21]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[22]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[23]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[24]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[25]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[26]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[27]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[28]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[29]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[30]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (10041): Inferred latch for "Channel0_Raw_local[31]" at SPI_Master.v(680) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
Info (12128): Elaborating entity "clock_synthesizer" for hierarchy "SPI_Master:SPI_Master_uut|clock_synthesizer:uut0" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 126
Info (12128): Elaborating entity "clock_synthesizer_toggle" for hierarchy "SPI_Master:SPI_Master_uut|clock_synthesizer_toggle:uut1" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 136
Warning (10230): Verilog HDL assignment warning at clock_synthesizer_toggle.v(47): truncated value with size 32 to match size of target (11) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v Line: 47
Warning (10230): Verilog HDL assignment warning at clock_synthesizer_toggle.v(49): truncated value with size 32 to match size of target (11) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v Line: 49
Warning (10230): Verilog HDL assignment warning at clock_synthesizer_toggle.v(67): truncated value with size 32 to match size of target (9) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v Line: 67
Warning (10230): Verilog HDL assignment warning at clock_synthesizer_toggle.v(85): truncated value with size 32 to match size of target (1) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v Line: 85
Warning (10230): Verilog HDL assignment warning at clock_synthesizer_toggle.v(86): truncated value with size 32 to match size of target (1) File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/clock_synthesizer_toggle.v Line: 86
Info (12128): Elaborating entity "heartbeat" for hierarchy "heartbeat:heartbeat_uut" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 89
Info (12128): Elaborating entity "my_fifo" for hierarchy "my_fifo:my_fifo_uut0" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 105
Info (12128): Elaborating entity "dcfifo" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v Line: 89
Info (12130): Elaborated megafunction instantiation "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v Line: 89
Info (12133): Instantiated megafunction "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/my_fifo.v Line: 89
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_coo1.tdf
    Info (12023): Found entity 1: dcfifo_coo1 File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_coo1" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h57.tdf
    Info (12023): Found entity 1: a_graycounter_h57 File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_h57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_h57" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_h57:rdptr_g1p" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_djc.tdf
    Info (12023): Found entity 1: a_graycounter_djc File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_djc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_djc" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|a_graycounter_djc:wrptr_g1p" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uq81.tdf
    Info (12023): Found entity 1: altsyncram_uq81 File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/altsyncram_uq81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uq81" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|altsyncram_uq81:fifo_ram" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rnl File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_rnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rnl" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_rnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe13" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_366.tdf
    Info (12023): Found entity 1: cmpr_366 File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_366.tdf Line: 23
Info (12128): Elaborating entity "cmpr_366" for hierarchy "my_fifo:my_fifo_uut0|dcfifo:dcfifo_component|dcfifo_coo1:auto_generated|cmpr_366:rdempty_eq_comp" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/dcfifo_coo1.tdf Line: 61
Info (12128): Elaborating entity "clock_synthesizer" for hierarchy "clock_synthesizer:my_fifo_clk_write" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 162
Info (12128): Elaborating entity "clock_synthesizer" for hierarchy "clock_synthesizer:my_fifo_clk_read" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9d24.tdf
    Info (12023): Found entity 1: altsyncram_9d24 File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/altsyncram_9d24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_isc.tdf
    Info (12023): Found entity 1: mux_isc File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/mux_isc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf
    Info (12023): Found entity 1: decode_6vf File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/decode_6vf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_thi.tdf
    Info (12023): Found entity 1: cntr_thi File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_thi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19j.tdf
    Info (12023): Found entity 1: cntr_19j File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_19j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5gi.tdf
    Info (12023): Found entity 1: cntr_5gi File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_5gi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf
    Info (12023): Found entity 1: cmpr_kgc File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_kgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf
    Info (12023): Found entity 1: cntr_r2j File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cntr_r2j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf
    Info (12023): Found entity 1: cmpr_ggc File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/cmpr_ggc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.18.13:37:38 Progress: Loading slda5d34450/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/ip/slda5d34450/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SPI_Master:SPI_Master_uut|Mod0" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 146
Info (12130): Elaborated megafunction instantiation "SPI_Master:SPI_Master_uut|lpm_divide:Mod0" File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 146
Info (12133): Instantiated megafunction "SPI_Master:SPI_Master_uut|lpm_divide:Mod0" with the following parameter: File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 146
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf
    Info (12023): Found entity 1: lpm_divide_i9m File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/lpm_divide_i9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_94f.tdf
    Info (12023): Found entity 1: alt_u_div_94f File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/alt_u_div_94f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf
    Info (12023): Found entity 1: add_sub_0pc File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/add_sub_0pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf
    Info (12023): Found entity 1: add_sub_1pc File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/add_sub_1pc.tdf Line: 23
Warning (13012): Latch SPI_Master:SPI_Master_uut|FIFO_WR_EN[0] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|FIFO_WR_EN[1] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|FIFO_WR_EN[2] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|FIFO_WR_EN[3] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[8] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[18] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[19] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[20] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[21] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[22] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[23] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[24] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[25] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[26] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[27] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[9] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[28] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[29] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[30] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[31] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[10] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[11] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[12] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[13] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[14] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[15] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[16] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel0_Raw_local[17] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[8] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[18] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[19] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[20] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[21] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[22] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[23] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[24] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[25] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[26] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[27] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[9] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[28] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[29] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[30] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[31] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[10] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[11] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[12] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[13] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[14] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[15] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[16] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel1_Raw_local[17] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[8] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[18] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[19] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[20] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[21] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[22] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[23] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[24] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[25] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[26] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[27] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[9] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[28] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[29] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[30] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[31] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[10] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[11] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[12] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[13] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[14] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[15] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[16] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel2_Raw_local[17] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[8] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[18] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[19] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[20] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[21] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[22] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[23] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[24] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[25] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[26] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[27] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[9] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[28] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[29] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[30] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[31] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[10] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[11] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[12] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[13] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[14] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[15] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[16] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Warning (13012): Latch SPI_Master:SPI_Master_uut|Channel3_Raw_local[17] has unsafe behavior File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 680
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SPI_Master:SPI_Master_uut|spi_bit_count_32max[0] File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/SPI_Master.v Line: 139
Info (13000): Registers with preset signals will power-up high File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/db/a_graycounter_h57.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FIFO_RD_EN[1]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 26
    Warning (13410): Pin "FIFO_RD_EN[2]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 26
    Warning (13410): Pin "FIFO_RD_EN[3]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 26
    Warning (13410): Pin "state_tracker_output[0]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 36
    Warning (13410): Pin "state_tracker_output[1]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 36
    Warning (13410): Pin "state_tracker_output[2]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 36
    Warning (13410): Pin "state_tracker_output[3]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 36
    Warning (13410): Pin "state_tracker_output[4]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 36
    Warning (13410): Pin "adc_init_state[4]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 38
    Warning (13410): Pin "adc_init_state[5]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 38
    Warning (13410): Pin "adc_init_state[6]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 38
    Warning (13410): Pin "adc_init_state[7]" is stuck at GND File: C:/Users/guan-ming.dennis-won/Documents/Code/ADS131A0X_Library_10CL025/ADS131A0X.v Line: 38
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 695 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6943 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 93 output pins
    Info (21061): Implemented 6383 logic cells
    Info (21064): Implemented 459 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 232 warnings
    Info: Peak virtual memory: 4912 megabytes
    Info: Processing ended: Wed Jun 18 13:37:50 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:27


