INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/my_data_type.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_1D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Basic_Structure_1D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Basic_Structure_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_1D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stage_8_1D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_2D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stage_8_2D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_4D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stage_8_4D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_8D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stage_8_8D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_2D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Basic_Structure_2D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_4D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Basic_Structure_4D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Basic_Structure_8D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Basic_Structure_8D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_16D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stage_8_16D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_32D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stage_8_32D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Stage_8_64D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stage_8_64D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sources_1/new/Golay_128.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Golay_128
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_Circuit_Design/Efficient_Parallel_Correlator/Efficient_Parallel_Correlator.srcs/sim_1/new/Golay_128_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Golay_128_sim
