INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/72721/Desktop/uart/uart.sim/sim_1/impl/timing/xsim/uart_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/72721/Desktop/uart/uart.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
