Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Mar  6 21:16:44 2019
| Host         : DESKTOP-DR3C0JT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file master_controller_timing_summary_routed.rpt -rpx master_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : master_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: SAMP/sc_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 76 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.286        0.000                      0                  151        0.152        0.000                      0                  151        3.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
clk_fpga                      {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator    {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator      {0.000 5.000}      10.000          100.000         
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clk_100MHz_clk_generator_1  {0.000 5.000}      10.000          100.000         
  clk_50MHz_clk_generator_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_generator_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_100MHz_clk_generator          6.286        0.000                      0                  133        0.226        0.000                      0                  133        4.500        0.000                       0                    61  
  clk_50MHz_clk_generator           7.610        0.000                      0                   16        0.243        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_100MHz_clk_generator_1        6.287        0.000                      0                  133        0.226        0.000                      0                  133        4.500        0.000                       0                    61  
  clk_50MHz_clk_generator_1         7.610        0.000                      0                   16        0.243        0.000                      0                   16        4.500        0.000                       0                    19  
  clkfbout_clk_generator_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_generator     clk_100MHz_clk_generator          6.338        0.000                      0                    4        0.349        0.000                      0                    4  
clk_100MHz_clk_generator_1  clk_100MHz_clk_generator          6.286        0.000                      0                  133        0.152        0.000                      0                  133  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator          6.338        0.000                      0                    4        0.349        0.000                      0                    4  
clk_100MHz_clk_generator    clk_50MHz_clk_generator           7.553        0.000                      0                    1        0.246        0.000                      0                    1  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator           7.553        0.000                      0                    1        0.246        0.000                      0                    1  
clk_50MHz_clk_generator_1   clk_50MHz_clk_generator           7.610        0.000                      0                   16        0.169        0.000                      0                   16  
clk_100MHz_clk_generator    clk_100MHz_clk_generator_1        6.286        0.000                      0                  133        0.152        0.000                      0                  133  
clk_50MHz_clk_generator     clk_100MHz_clk_generator_1        6.338        0.000                      0                    4        0.349        0.000                      0                    4  
clk_50MHz_clk_generator_1   clk_100MHz_clk_generator_1        6.339        0.000                      0                    4        0.349        0.000                      0                    4  
clk_100MHz_clk_generator    clk_50MHz_clk_generator_1         7.553        0.000                      0                    1        0.246        0.000                      0                    1  
clk_50MHz_clk_generator     clk_50MHz_clk_generator_1         7.610        0.000                      0                   16        0.169        0.000                      0                   16  
clk_100MHz_clk_generator_1  clk_50MHz_clk_generator_1         7.554        0.000                      0                    1        0.247        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.953ns (52.417%)  route 1.773ns (47.583%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.907 r  displays/counter_assig/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.907    displays/counter_assig/counter_reg[16]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[11]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[9]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.849ns (51.051%)  route 1.773ns (48.949%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.803 r  displays/counter_assig/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.803    displays/counter_assig/counter_reg[16]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.836ns (50.875%)  route 1.773ns (49.125%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.790 r  displays/counter_assig/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.790    displays/counter_assig/counter_reg[12]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.828ns (50.765%)  route 1.773ns (49.235%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.782 r  displays/counter_assig/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.782    displays/counter_assig/counter_reg[12]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.204 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/counter32_next[2]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.131    -0.468    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.328ns (83.038%)  route 0.067ns (16.962%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.169 r  displays/counter_assig/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    displays/counter_assig/counter_reg[0]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/counter32_next[1]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.479    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  displays/curr_display_reg[0]/Q
                         net (fo=15, routed)          0.168    -0.254    displays/curr_display[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  displays/curr_display[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    displays/curr_display[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091    -0.472    displays/curr_display_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 start_reading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.570    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  start_reading_reg/Q
                         net (fo=18, routed)          0.175    -0.231    SAMP/start_reading
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  SAMP/start_reading_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP_n_27
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.809    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
                         clock pessimism              0.239    -0.570    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.120    -0.450    start_reading_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 read_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.337    read_address[11]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  read_address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    read_address_reg[8]_i_1_n_4
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.493    read_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.273    displays/counter_assig/counter_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.428    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134    -0.429    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.340    read_address[8]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    read_address_reg[8]_i_1_n_7
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.493    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y114     DATA_OUTr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y90      displays/counter_assig/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y112    read_address_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y112    read_address_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112     start_reading_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112     write_address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112     write_address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112     write_address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y114     DATA_OUTr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y114     DATA_OUTr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y111    read_address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y111    read_address_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.766ns (32.946%)  route 1.559ns (67.054%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I1_O)        0.124     1.487 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.487    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.096    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.792ns (33.687%)  route 1.559ns (66.313%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.150     1.513 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.513    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.140    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.766ns (35.545%)  route 1.389ns (64.455%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I0_O)        0.124     1.317 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.317    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.029     9.094    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.760ns (35.365%)  route 1.389ns (64.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I0_O)        0.118     1.311 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.311    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.140    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.715ns (39.016%)  route 1.118ns (60.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.793     0.997    SAMP/p_0_in
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.583     8.562    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.016     9.047    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.171ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.606%)  route 0.963ns (57.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.638     0.843    SAMP/p_0_in
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.581     8.560    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X6Y115         FDRE (Setup_fdre_C_D)       -0.031     9.014    SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  8.171    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.642ns (39.728%)  route 0.974ns (60.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.974     0.654    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     0.778 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.778    SAMP/plusOp[5]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.096    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.642ns (39.195%)  route 0.996ns (60.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT2 (Prop_lut2_I0_O)        0.124     0.800 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.800    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.077     9.142    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.642ns (39.266%)  route 0.993ns (60.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.993     0.673    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.124     0.797 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.797    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.081     9.146    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.668ns (40.145%)  route 0.996ns (59.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.150     0.826 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.826    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.118     9.183    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  8.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT3 (Prop_lut3_I1_O)        0.042    -0.219 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.462    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.216 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.462    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.301%)  route 0.190ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.215    SAMP/sc_next
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.275    -0.532    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.059    -0.473    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.091    -0.478    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.092    -0.477    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.175    -0.231    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP/mc_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.865    -0.808    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.120    -0.450    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I1_O)        0.043    -0.166 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.438    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.166 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[4]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.438    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.164 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121    -0.448    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.164 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.449    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y113    SAMP/init_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y113    SAMP/init_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y115     SAMP/lr_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y115     SAMP/mc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y111     SAMP/sc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        6.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.953ns (52.417%)  route 1.773ns (47.583%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.907 r  displays/counter_assig/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.907    displays/counter_assig/counter_reg[16]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[11]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[9]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.849ns (51.051%)  route 1.773ns (48.949%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.803 r  displays/counter_assig/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.803    displays/counter_assig/counter_reg[16]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.836ns (50.875%)  route 1.773ns (49.125%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.790 r  displays/counter_assig/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.790    displays/counter_assig/counter_reg[12]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.828ns (50.765%)  route 1.773ns (49.235%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.782 r  displays/counter_assig/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.782    displays/counter_assig/counter_reg[12]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.194    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.194    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.048    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.619    write_address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.048    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.619    write_address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.204 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/counter32_next[2]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.131    -0.468    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.328ns (83.038%)  route 0.067ns (16.962%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.169 r  displays/counter_assig/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    displays/counter_assig/counter_reg[0]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.430    displays/counter_assig/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/counter32_next[1]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.479    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  displays/curr_display_reg[0]/Q
                         net (fo=15, routed)          0.168    -0.254    displays/curr_display[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  displays/curr_display[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    displays/curr_display[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091    -0.472    displays/curr_display_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 start_reading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.570    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  start_reading_reg/Q
                         net (fo=18, routed)          0.175    -0.231    SAMP/start_reading
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  SAMP/start_reading_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP_n_27
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.809    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
                         clock pessimism              0.239    -0.570    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.120    -0.450    start_reading_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 read_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.337    read_address[11]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  read_address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    read_address_reg[8]_i_1_n_4
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.493    read_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.273    displays/counter_assig/counter_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.236    -0.562    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.428    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134    -0.429    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.340    read_address[8]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    read_address_reg[8]_i_1_n_7
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.493    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     RAM/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y114     DATA_OUTr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y89      displays/counter_assig/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y90      displays/counter_assig/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y112    read_address_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y112    read_address_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112     start_reading_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y114    SAMP/counter32_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112     write_address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112     write_address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112     write_address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y114     DATA_OUTr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y114     DATA_OUTr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      displays/counter_assig/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      displays/counter_assig/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y111    read_address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y111    read_address_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.766ns (32.946%)  route 1.559ns (67.054%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I1_O)        0.124     1.487 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.487    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.097    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.792ns (33.687%)  route 1.559ns (66.313%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.150     1.513 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.513    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.141    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.766ns (35.545%)  route 1.389ns (64.455%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I0_O)        0.124     1.317 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.317    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.029     9.095    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.760ns (35.365%)  route 1.389ns (64.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I0_O)        0.118     1.311 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.311    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.141    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.715ns (39.016%)  route 1.118ns (60.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.793     0.997    SAMP/p_0_in
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.583     8.562    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.138    
                         clock uncertainty           -0.074     9.064    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.016     9.048    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.606%)  route 0.963ns (57.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.638     0.843    SAMP/p_0_in
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.581     8.560    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.046    
    SLICE_X6Y115         FDRE (Setup_fdre_C_D)       -0.031     9.015    SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.642ns (39.728%)  route 0.974ns (60.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.974     0.654    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     0.778 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.778    SAMP/plusOp[5]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.097    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.642ns (39.195%)  route 0.996ns (60.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT2 (Prop_lut2_I0_O)        0.124     0.800 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.800    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.077     9.143    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.143    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.642ns (39.266%)  route 0.993ns (60.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.993     0.673    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.124     0.797 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.797    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.081     9.147    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.147    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.668ns (40.145%)  route 0.996ns (59.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.150     0.826 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.826    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.066    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.118     9.184    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  8.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT3 (Prop_lut3_I1_O)        0.042    -0.219 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.462    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.216 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.462    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.301%)  route 0.190ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.215    SAMP/sc_next
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.275    -0.532    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.059    -0.473    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.091    -0.478    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.092    -0.477    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.175    -0.231    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP/mc_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.865    -0.808    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.238    -0.570    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.120    -0.450    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I1_O)        0.043    -0.166 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.438    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.166 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[4]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.438    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.164 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121    -0.448    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.164 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.449    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y112     SAMP/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y112     SAMP/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y112     SAMP/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y113    SAMP/init_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y113    SAMP/init_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y115     SAMP/lr_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y115     SAMP/mc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y111     SAMP/sc_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y112     SAMP/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator_1
  To Clock:  clkfbout_clk_generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.642ns (19.646%)  route 2.626ns (80.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.626     2.305    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.429 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     2.429    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.081     8.767    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.642ns (20.242%)  route 2.530ns (79.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.530     2.208    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.332 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.332    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502     8.481    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.876    
                         clock uncertainty           -0.194     8.682    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)        0.079     8.761    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.642ns (22.293%)  route 2.238ns (77.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.238     1.917    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     2.041    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.079     8.765    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.642ns (26.253%)  route 1.803ns (73.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.803     1.482    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.124     1.606 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.606    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.077     8.763    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  7.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.209ns (21.943%)  route 0.743ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.743     0.336    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.381    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.120     0.033    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.209ns (18.099%)  route 0.946ns (81.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.946     0.539    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     0.584    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.034    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.209ns (16.766%)  route 1.038ns (83.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.038     0.630    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.045     0.675 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.675    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.834    -0.839    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121     0.033    enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.204%)  route 1.081ns (83.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.081     0.674    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     0.719    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.034    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.953ns (52.417%)  route 1.773ns (47.583%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.907 r  displays/counter_assig/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.907    displays/counter_assig/counter_reg[16]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[11]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[9]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.849ns (51.051%)  route 1.773ns (48.949%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.803 r  displays/counter_assig/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.803    displays/counter_assig/counter_reg[16]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.836ns (50.875%)  route 1.773ns (49.125%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.790 r  displays/counter_assig/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.790    displays/counter_assig/counter_reg[12]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.828ns (50.765%)  route 1.773ns (49.235%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.782 r  displays/counter_assig/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.782    displays/counter_assig/counter_reg[12]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.204 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/counter32_next[2]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.131    -0.394    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.328ns (83.038%)  route 0.067ns (16.962%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.169 r  displays/counter_assig/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    displays/counter_assig/counter_reg[0]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/counter32_next[1]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.405    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  displays/curr_display_reg[0]/Q
                         net (fo=15, routed)          0.168    -0.254    displays/curr_display[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  displays/curr_display[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    displays/curr_display[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091    -0.398    displays/curr_display_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 start_reading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.570    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  start_reading_reg/Q
                         net (fo=18, routed)          0.175    -0.231    SAMP/start_reading
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  SAMP/start_reading_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP_n_27
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.809    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.120    -0.376    start_reading_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 read_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.337    read_address[11]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  read_address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    read_address_reg[8]_i_1_n_4
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.419    read_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.273    displays/counter_assig/counter_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.354    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134    -0.355    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.340    read_address[8]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    read_address_reg[8]_i_1_n_7
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.419    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        6.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.642ns (19.646%)  route 2.626ns (80.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.626     2.305    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.429 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     2.429    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.081     8.767    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.642ns (20.242%)  route 2.530ns (79.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.530     2.208    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.332 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.332    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502     8.481    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.876    
                         clock uncertainty           -0.194     8.682    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)        0.079     8.761    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.642ns (22.293%)  route 2.238ns (77.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.238     1.917    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     2.041    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.079     8.765    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.642ns (26.253%)  route 1.803ns (73.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.803     1.482    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.124     1.606 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.606    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.077     8.763    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  7.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.209ns (21.943%)  route 0.743ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.743     0.336    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.381    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.120     0.033    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.209ns (18.099%)  route 0.946ns (81.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.946     0.539    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     0.584    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.034    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.209ns (16.766%)  route 1.038ns (83.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.038     0.630    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.045     0.675 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.675    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.834    -0.839    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121     0.033    enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.204%)  route 1.081ns (83.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.081     0.674    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     0.719    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.034    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.166%)  route 1.462ns (73.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.462     1.066    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.506     8.485    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)       -0.067     8.619    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  7.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.164ns (19.814%)  route 0.664ns (80.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.664     0.229    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.070    -0.017    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.166%)  route 1.462ns (73.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.462     1.066    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.506     8.485    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)       -0.067     8.619    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  7.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.164ns (19.814%)  route 0.664ns (80.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.664     0.229    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.070    -0.017    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.766ns (32.946%)  route 1.559ns (67.054%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I1_O)        0.124     1.487 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.487    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.096    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.792ns (33.687%)  route 1.559ns (66.313%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.150     1.513 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.513    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.140    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.766ns (35.545%)  route 1.389ns (64.455%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I0_O)        0.124     1.317 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.317    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.029     9.094    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.760ns (35.365%)  route 1.389ns (64.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I0_O)        0.118     1.311 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.311    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.140    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.715ns (39.016%)  route 1.118ns (60.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.793     0.997    SAMP/p_0_in
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.583     8.562    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.016     9.047    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.171ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.606%)  route 0.963ns (57.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.638     0.843    SAMP/p_0_in
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.581     8.560    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X6Y115         FDRE (Setup_fdre_C_D)       -0.031     9.014    SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  8.171    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.642ns (39.728%)  route 0.974ns (60.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.974     0.654    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     0.778 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.778    SAMP/plusOp[5]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.096    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.642ns (39.195%)  route 0.996ns (60.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT2 (Prop_lut2_I0_O)        0.124     0.800 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.800    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.077     9.142    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.642ns (39.266%)  route 0.993ns (60.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.993     0.673    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.124     0.797 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.797    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.081     9.146    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.668ns (40.145%)  route 0.996ns (59.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.150     0.826 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.826    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.118     9.183    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  8.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT3 (Prop_lut3_I1_O)        0.042    -0.219 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.388    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.216 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.388    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.301%)  route 0.190ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.215    SAMP/sc_next
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.059    -0.399    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.091    -0.404    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.092    -0.403    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.175    -0.231    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP/mc_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.865    -0.808    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.120    -0.376    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I1_O)        0.043    -0.166 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.364    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.166 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[4]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.364    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.164 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121    -0.374    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.164 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.375    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        6.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 1.953ns (52.417%)  route 1.773ns (47.583%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.907 r  displays/counter_assig/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.907    displays/counter_assig/counter_reg[16]_i_1_n_6
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[17]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[10]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[11]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[11]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[8]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[8]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.766ns (24.221%)  route 2.397ns (75.779%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.690     2.249    SAMP_n_28
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.582     8.561    clk_100MHz
    SLICE_X7Y113         FDRE                                         r  write_address_reg[9]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X7Y113         FDRE (Setup_fdre_C_R)       -0.429     8.617    write_address_reg[9]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -2.249    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.849ns (51.051%)  route 1.773ns (48.949%))
  Logic Levels:           7  (CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.584 r  displays/counter_assig/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.584    displays/counter_assig/counter_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.803 r  displays/counter_assig/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.803    displays/counter_assig/counter_reg[16]_i_1_n_7
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y90          FDRE                                         r  displays/counter_assig/counter_reg[16]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.803    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.403ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 1.836ns (50.875%)  route 1.773ns (49.125%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.790 r  displays/counter_assig/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.790    displays/counter_assig/counter_reg[12]_i_1_n_6
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[13]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  6.403    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 displays/counter_assig/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 1.828ns (50.765%)  route 1.773ns (49.235%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.721    -0.819    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.301 r  displays/counter_assig/counter_reg[7]/Q
                         net (fo=2, routed)           0.678     0.378    displays/counter_assig/counter_reg[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     0.502 r  displays/counter_assig/curr_display[2]_i_4/O
                         net (fo=11, routed)          1.095     1.596    displays/counter_assig/curr_display_reg[0]_1
    SLICE_X2Y86          LUT5 (Prop_lut5_I3_O)        0.124     1.720 r  displays/counter_assig/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.720    displays/counter_assig/counter[0]_i_2_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.233 r  displays/counter_assig/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.233    displays/counter_assig/counter_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.350 r  displays/counter_assig/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.350    displays/counter_assig/counter_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.467 r  displays/counter_assig/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.467    displays/counter_assig/counter_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.782 r  displays/counter_assig/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.782    displays/counter_assig/counter_reg[12]_i_1_n_4
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.603     8.583    displays/counter_assig/clk_100MHz
    SLICE_X2Y89          FDRE                                         r  displays/counter_assig/counter_reg[15]/C
                         clock pessimism              0.575     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.109     9.193    displays/counter_assig/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[4]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    

Slack (MET) :             6.423ns  (required time - arrival time)
  Source:                 SAMP/sample_in_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            write_address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.630%)  route 2.344ns (75.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/sample_in_ready_reg/Q
                         net (fo=28, routed)          1.117     0.721    SAMP/sample_in_ready
    SLICE_X6Y113         LUT6 (Prop_lut6_I4_O)        0.124     0.845 r  SAMP/write_address[0]_i_4/O
                         net (fo=1, routed)           0.590     1.435    SAMP/write_address[0]_i_4_n_0
    SLICE_X6Y112         LUT5 (Prop_lut5_I4_O)        0.124     1.559 r  SAMP/write_address[0]_i_1/O
                         net (fo=12, routed)          0.637     2.196    SAMP_n_28
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.583     8.562    clk_100MHz
    SLICE_X7Y112         FDRE                                         r  write_address_reg[5]/C
                         clock pessimism              0.560     9.122    
                         clock uncertainty           -0.074     9.047    
    SLICE_X7Y112         FDRE (Setup_fdre_C_R)       -0.429     8.618    write_address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                  6.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.204 r  displays/counter_assig/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.204    displays/counter_assig/counter_reg[0]_i_1_n_6
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[1]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT3 (Prop_lut3_I1_O)        0.043    -0.218 r  SAMP/counter32[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    SAMP/counter32_next[2]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[2]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.131    -0.394    SAMP/counter32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.328ns (83.038%)  route 0.067ns (16.962%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.600    -0.564    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  displays/counter_assig/counter_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.333    displays/counter_assig/counter_reg[0]
    SLICE_X2Y86          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.164    -0.169 r  displays/counter_assig/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.169    displays/counter_assig/counter_reg[0]_i_1_n_5
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.872    -0.801    displays/counter_assig/clk_100MHz
    SLICE_X2Y86          FDRE                                         r  displays/counter_assig/counter_reg[2]/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134    -0.356    displays/counter_assig/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/counter32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/counter32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/counter32_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.261    SAMP/counter32[1]
    SLICE_X10Y114        LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  SAMP/counter32[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/counter32_next[1]
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y114        FDRE                                         r  SAMP/counter32_reg[1]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.074    -0.525    
    SLICE_X10Y114        FDRE (Hold_fdre_C_D)         0.120    -0.405    SAMP/counter32_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 displays/curr_display_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/curr_display_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  displays/curr_display_reg[0]/Q
                         net (fo=15, routed)          0.168    -0.254    displays/curr_display[0]
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  displays/curr_display[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    displays/curr_display[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/clk_100MHz
    SLICE_X3Y87          FDRE                                         r  displays/curr_display_reg[0]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091    -0.398    displays/curr_display_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 start_reading_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_reading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.570    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  start_reading_reg/Q
                         net (fo=18, routed)          0.175    -0.231    SAMP/start_reading
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  SAMP/start_reading_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP_n_27
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.863    -0.809    clk_100MHz
    SLICE_X6Y112         FDRE                                         r  start_reading_reg/C
                         clock pessimism              0.239    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.120    -0.376    start_reading_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 read_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.337    read_address[11]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.229 r  read_address_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.229    read_address_reg[8]_i_1_n_4
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[11]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.419    read_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.602    -0.562    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displays/counter_assig/counter_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.273    displays/counter_assig/counter_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.163 r  displays/counter_assig/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.163    displays/counter_assig/counter_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.875    -0.798    displays/counter_assig/clk_100MHz
    SLICE_X2Y88          FDRE                                         r  displays/counter_assig/counter_reg[10]/C
                         clock pessimism              0.236    -0.562    
                         clock uncertainty            0.074    -0.488    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134    -0.354    displays/counter_assig/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 displays/counter_assig/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays/counter_assig/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.601    -0.563    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  displays/counter_assig/counter_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.274    displays/counter_assig/counter_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.164 r  displays/counter_assig/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.164    displays/counter_assig/counter_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.873    -0.800    displays/counter_assig/clk_100MHz
    SLICE_X2Y87          FDRE                                         r  displays/counter_assig/counter_reg[6]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.074    -0.489    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134    -0.355    displays/counter_assig/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 read_address_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.566    -0.598    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  read_address_reg[8]/Q
                         net (fo=3, routed)           0.117    -0.340    read_address[8]
    SLICE_X11Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.225 r  read_address_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.225    read_address_reg[8]_i_1_n_7
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.836    -0.837    clk_100MHz
    SLICE_X11Y112        FDRE                                         r  read_address_reg[8]/C
                         clock pessimism              0.239    -0.598    
                         clock uncertainty            0.074    -0.524    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.105    -0.419    read_address_reg[8]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        6.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.642ns (19.646%)  route 2.626ns (80.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.626     2.305    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.429 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     2.429    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.081     8.767    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.642ns (20.242%)  route 2.530ns (79.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.530     2.208    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.332 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.332    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502     8.481    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.876    
                         clock uncertainty           -0.194     8.682    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)        0.079     8.761    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.642ns (22.293%)  route 2.238ns (77.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.238     1.917    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     2.041    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.079     8.765    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.642ns (26.253%)  route 1.803ns (73.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.803     1.482    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.124     1.606 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.606    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.077     8.763    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  7.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.209ns (21.943%)  route 0.743ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.743     0.336    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.381    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.120     0.033    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.209ns (18.099%)  route 0.946ns (81.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.946     0.539    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     0.584    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.034    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.209ns (16.766%)  route 1.038ns (83.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.038     0.630    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.045     0.675 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.675    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.834    -0.839    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.088    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121     0.033    enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.204%)  route 1.081ns (83.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.081     0.674    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     0.719    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.034    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator_1
  To Clock:  clk_100MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        6.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.642ns (19.646%)  route 2.626ns (80.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.626     2.305    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.429 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     2.429    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.687    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.081     8.768    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -2.429    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.642ns (20.242%)  route 2.530ns (79.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.530     2.208    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.124     2.332 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     2.332    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.502     8.481    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.395     8.876    
                         clock uncertainty           -0.194     8.683    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)        0.079     8.762    enable_shift_reg
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -2.332    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.642ns (22.293%)  route 2.238ns (77.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           2.238     1.917    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.124     2.041 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     2.041    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.687    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.079     8.766    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.642ns (26.253%)  route 1.803ns (73.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.701    -0.839    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.803     1.482    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.124     1.606 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     1.606    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.506     8.485    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.687    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)        0.077     8.764    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                          -1.606    
  -------------------------------------------------------------------
                         slack                                  7.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_next_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.209ns (21.943%)  route 0.743ns (78.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.743     0.336    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  SAMP/init_next_i_1/O
                         net (fo=1, routed)           0.000     0.381    SAMP/init_next_i_1_n_0
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.120     0.032    SAMP/init_next_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_towrite_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.209ns (18.099%)  route 0.946ns (81.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           0.946     0.539    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.584 r  SAMP/sample_towrite_ready_i_1/O
                         net (fo=1, routed)           0.000     0.584    SAMP/sample_towrite_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_towrite_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.033    SAMP/sample_towrite_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.209ns (16.766%)  route 1.038ns (83.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.038     0.630    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.045     0.675 r  SAMP/enable_shift_i_1/O
                         net (fo=1, routed)           0.000     0.675    enable_shift_next
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.834    -0.839    clk_100MHz
    SLICE_X8Y115         FDRE                                         r  enable_shift_reg/C
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.194    -0.089    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.121     0.032    enable_shift_reg
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 SAMP/lr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sample_in_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.204%)  route 1.081ns (83.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.593    -0.571    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.407 f  SAMP/lr_reg/Q
                         net (fo=4, routed)           1.081     0.674    SAMP/LR_W_SEL_DAC_OBUF
    SLICE_X10Y113        LUT6 (Prop_lut6_I5_O)        0.045     0.719 r  SAMP/sample_in_ready_i_1/O
                         net (fo=1, routed)           0.000     0.719    SAMP/sample_in_ready_next
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.835    -0.838    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/sample_in_ready_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X10Y113        FDRE (Hold_fdre_C_D)         0.121     0.033    SAMP/sample_in_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.686    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.166%)  route 1.462ns (73.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.462     1.066    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.506     8.485    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.686    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)       -0.067     8.619    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.619    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  7.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.164ns (19.814%)  route 0.664ns (80.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.664     0.229    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.087    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.070    -0.017    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_generator
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.766ns (32.946%)  route 1.559ns (67.054%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT4 (Prop_lut4_I1_O)        0.124     1.487 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.487    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.096    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -1.487    
  -------------------------------------------------------------------
                         slack                                  7.610    

Slack (MET) :             7.628ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.792ns (33.687%)  route 1.559ns (66.313%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.582     1.363    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT5 (Prop_lut5_I1_O)        0.150     1.513 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.513    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.140    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  7.628    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.766ns (35.545%)  route 1.389ns (64.455%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT2 (Prop_lut2_I0_O)        0.124     1.317 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.317    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.029     9.094    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.094    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.760ns (35.365%)  route 1.389ns (64.635%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.977     0.657    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     0.781 r  SAMP/count[9]_i_2/O
                         net (fo=4, routed)           0.412     1.193    SAMP/count[9]_i_2_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I0_O)        0.118     1.311 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.311    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.075     9.140    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -1.311    
  -------------------------------------------------------------------
                         slack                                  7.830    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.715ns (39.016%)  route 1.118ns (60.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.793     0.997    SAMP/p_0_in
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.583     8.562    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/lr_reg_lopt_replica/C
                         clock pessimism              0.576     9.138    
                         clock uncertainty           -0.074     9.063    
    SLICE_X2Y115         FDRE (Setup_fdre_C_D)       -0.016     9.047    SAMP/lr_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.171ns  (required time - arrival time)
  Source:                 SAMP/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/lr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.715ns (42.606%)  route 0.963ns (57.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.705    -0.835    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.419    -0.416 f  SAMP/count_reg[9]/Q
                         net (fo=2, routed)           0.325    -0.091    SAMP/count_reg_n_0_[9]
    SLICE_X4Y112         LUT1 (Prop_lut1_I0_O)        0.296     0.205 r  SAMP/lr_i_1/O
                         net (fo=3, routed)           0.638     0.843    SAMP/p_0_in
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.581     8.560    SAMP/CLK
    SLICE_X6Y115         FDRE                                         r  SAMP/lr_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X6Y115         FDRE (Setup_fdre_C_D)       -0.031     9.014    SAMP/lr_reg
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                  8.171    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.642ns (39.728%)  route 0.974ns (60.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.974     0.654    SAMP/MCLK_DAC_OBUF
    SLICE_X3Y112         LUT6 (Prop_lut6_I2_O)        0.124     0.778 r  SAMP/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.778    SAMP/plusOp[5]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[5]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X3Y112         FDRE (Setup_fdre_C_D)        0.031     9.096    SAMP/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.642ns (39.195%)  route 0.996ns (60.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT2 (Prop_lut2_I0_O)        0.124     0.800 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.800    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.077     9.142    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.350ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.642ns (39.266%)  route 0.993ns (60.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.993     0.673    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT4 (Prop_lut4_I1_O)        0.124     0.797 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.797    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.081     9.146    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.146    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  8.350    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.668ns (40.145%)  route 0.996ns (59.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 8.564 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.702    -0.838    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518    -0.320 r  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.996     0.676    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.150     0.826 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.826    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.585     8.564    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.576     9.140    
                         clock uncertainty           -0.074     9.065    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.118     9.183    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.183    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  8.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT3 (Prop_lut3_I1_O)        0.042    -0.219 r  SAMP/count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    SAMP/plusOp[7]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[7]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.388    SAMP/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.216 r  SAMP/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[9]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[9]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.107    -0.388    SAMP/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SAMP/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/sc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.301%)  route 0.190ns (53.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[3]/Q
                         net (fo=7, routed)           0.190    -0.215    SAMP/sc_next
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.866    -0.807    SAMP/CLK
    SLICE_X6Y111         FDRE                                         r  SAMP/sc_reg/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.059    -0.399    SAMP/sc_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.167    -0.261    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.216 r  SAMP/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    SAMP/plusOp[6]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.091    -0.404    SAMP/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 SAMP/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  SAMP/count_reg[6]/Q
                         net (fo=4, routed)           0.169    -0.259    SAMP/count_reg_n_0_[6]
    SLICE_X3Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.214 r  SAMP/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    SAMP/plusOp[8]
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X3Y112         FDRE                                         r  SAMP/count_reg[8]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.092    -0.403    SAMP/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SAMP/mc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/mc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.594    -0.570    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.406 f  SAMP/mc_reg/Q
                         net (fo=9, routed)           0.175    -0.231    SAMP/MCLK_DAC_OBUF
    SLICE_X2Y115         LUT1 (Prop_lut1_I0_O)        0.045    -0.186 r  SAMP/mc_i_1/O
                         net (fo=1, routed)           0.000    -0.186    SAMP/mc_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.865    -0.808    SAMP/CLK
    SLICE_X2Y115         FDRE                                         r  SAMP/mc_reg/C
                         clock pessimism              0.238    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.120    -0.376    SAMP/mc_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT3 (Prop_lut3_I1_O)        0.043    -0.166 r  SAMP/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[2]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[2]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.364    SAMP/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT5 (Prop_lut5_I2_O)        0.043    -0.166 r  SAMP/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    SAMP/plusOp[4]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[4]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.131    -0.364    SAMP/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT4 (Prop_lut4_I0_O)        0.045    -0.164 r  SAMP/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[3]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[3]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121    -0.374    SAMP/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SAMP/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_50MHz_clk_generator rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.552%)  route 0.196ns (48.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.595    -0.569    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  SAMP/count_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.209    SAMP/count_reg_n_0_[1]
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.045    -0.164 r  SAMP/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    SAMP/plusOp[1]
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.867    -0.806    SAMP/CLK
    SLICE_X2Y112         FDRE                                         r  SAMP/count_reg[1]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.120    -0.375    SAMP/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.211    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_generator_1
  To Clock:  clk_50MHz_clk_generator_1

Setup :            0  Failing Endpoints,  Worst Slack        7.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_50MHz_clk_generator_1 rise@10.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.518ns (26.166%)  route 1.462ns (73.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          1.626    -0.914    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.518    -0.396 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           1.462     1.066    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    10.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          1.506     8.485    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.395     8.880    
                         clock uncertainty           -0.194     8.687    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)       -0.067     8.620    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          8.620    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 SAMP/init_next_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SAMP/init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_generator_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_50MHz_clk_generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_generator_1 rise@0.000ns - clk_100MHz_clk_generator_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.164ns (19.814%)  route 0.664ns (80.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_100MHz_clk_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=59, routed)          0.565    -0.599    SAMP/clk_100MHz
    SLICE_X10Y113        FDRE                                         r  SAMP/init_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  SAMP/init_next_reg/Q
                         net (fo=2, routed)           0.664     0.229    SAMP/init_next
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_generator_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_fpga
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_fpga_clk_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_50MHz_clk_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835    -0.838    SAMP/CLK
    SLICE_X11Y113        FDRE                                         r  SAMP/init_reg/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.194    -0.088    
    SLICE_X11Y113        FDRE (Hold_fdre_C_D)         0.070    -0.018    SAMP/init_reg
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.247    





