<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my8051.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AT89C51IC2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CLKDIV.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2_1_busout.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPIREG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SPYMASTER.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ShiftReg.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clkdiv_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2_1_busout_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2_1_busout_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mux2_1_busout_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="top.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460665082" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460665082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460666525" xil_pn:in_ck="557827387535819234" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460666525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT89C51IC2.v"/>
      <outfile xil_pn:name="BRAM4kx8.v"/>
      <outfile xil_pn:name="CLKDIV.v"/>
      <outfile xil_pn:name="LUT_RAM_from_template02.v"/>
      <outfile xil_pn:name="MUX2_1.v"/>
      <outfile xil_pn:name="SPIREG.v"/>
      <outfile xil_pn:name="ShiftReg.v"/>
      <outfile xil_pn:name="addsub_core_.vhd"/>
      <outfile xil_pn:name="addsub_core_struc.vhd"/>
      <outfile xil_pn:name="addsub_cy_.vhd"/>
      <outfile xil_pn:name="addsub_cy_rtl.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_rtl.vhd"/>
      <outfile xil_pn:name="alucore_.vhd"/>
      <outfile xil_pn:name="alucore_rtl.vhd"/>
      <outfile xil_pn:name="alumux_.vhd"/>
      <outfile xil_pn:name="alumux_rtl.vhd"/>
      <outfile xil_pn:name="clkdiv_test.v"/>
      <outfile xil_pn:name="comb_divider_.vhd"/>
      <outfile xil_pn:name="comb_divider_rtl.vhd"/>
      <outfile xil_pn:name="comb_mltplr_.vhd"/>
      <outfile xil_pn:name="comb_mltplr_rtl.vhd"/>
      <outfile xil_pn:name="control_fsm_.vhd"/>
      <outfile xil_pn:name="control_fsm_rtl.vhd"/>
      <outfile xil_pn:name="control_mem_.vhd"/>
      <outfile xil_pn:name="control_mem_rtl.vhd"/>
      <outfile xil_pn:name="dcml_adjust_.vhd"/>
      <outfile xil_pn:name="dcml_adjust_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_alu_.vhd"/>
      <outfile xil_pn:name="mc8051_alu_struc.vhd"/>
      <outfile xil_pn:name="mc8051_control_.vhd"/>
      <outfile xil_pn:name="mc8051_control_struc.vhd"/>
      <outfile xil_pn:name="mc8051_core_.vhd"/>
      <outfile xil_pn:name="mc8051_core_struc.vhd"/>
      <outfile xil_pn:name="mc8051_p.vhd"/>
      <outfile xil_pn:name="mc8051_siu_.vhd"/>
      <outfile xil_pn:name="mc8051_siu_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_top_.vhd"/>
      <outfile xil_pn:name="mux2_1_busout_test.v"/>
      <outfile xil_pn:name="mux4-1.v"/>
      <outfile xil_pn:name="wiz_clkgen.v"/>
    </transform>
    <transform xil_pn:end_ts="1460666353" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7003311164509938412" xil_pn:start_ts="1460666353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460666355" xil_pn:in_ck="-4955775048319397964" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1272955426491282578" xil_pn:start_ts="1460666353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460665084" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3633614485804133165" xil_pn:start_ts="1460665084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460666525" xil_pn:in_ck="557827387535819234" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460666525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AT89C51IC2.v"/>
      <outfile xil_pn:name="BRAM4kx8.v"/>
      <outfile xil_pn:name="CLKDIV.v"/>
      <outfile xil_pn:name="LUT_RAM_from_template02.v"/>
      <outfile xil_pn:name="MUX2_1.v"/>
      <outfile xil_pn:name="SPIREG.v"/>
      <outfile xil_pn:name="ShiftReg.v"/>
      <outfile xil_pn:name="addsub_core_.vhd"/>
      <outfile xil_pn:name="addsub_core_struc.vhd"/>
      <outfile xil_pn:name="addsub_cy_.vhd"/>
      <outfile xil_pn:name="addsub_cy_rtl.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_.vhd"/>
      <outfile xil_pn:name="addsub_ovcy_rtl.vhd"/>
      <outfile xil_pn:name="alucore_.vhd"/>
      <outfile xil_pn:name="alucore_rtl.vhd"/>
      <outfile xil_pn:name="alumux_.vhd"/>
      <outfile xil_pn:name="alumux_rtl.vhd"/>
      <outfile xil_pn:name="clkdiv_test.v"/>
      <outfile xil_pn:name="comb_divider_.vhd"/>
      <outfile xil_pn:name="comb_divider_rtl.vhd"/>
      <outfile xil_pn:name="comb_mltplr_.vhd"/>
      <outfile xil_pn:name="comb_mltplr_rtl.vhd"/>
      <outfile xil_pn:name="control_fsm_.vhd"/>
      <outfile xil_pn:name="control_fsm_rtl.vhd"/>
      <outfile xil_pn:name="control_mem_.vhd"/>
      <outfile xil_pn:name="control_mem_rtl.vhd"/>
      <outfile xil_pn:name="dcml_adjust_.vhd"/>
      <outfile xil_pn:name="dcml_adjust_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_alu_.vhd"/>
      <outfile xil_pn:name="mc8051_alu_struc.vhd"/>
      <outfile xil_pn:name="mc8051_control_.vhd"/>
      <outfile xil_pn:name="mc8051_control_struc.vhd"/>
      <outfile xil_pn:name="mc8051_core_.vhd"/>
      <outfile xil_pn:name="mc8051_core_struc.vhd"/>
      <outfile xil_pn:name="mc8051_p.vhd"/>
      <outfile xil_pn:name="mc8051_siu_.vhd"/>
      <outfile xil_pn:name="mc8051_siu_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_.vhd"/>
      <outfile xil_pn:name="mc8051_tmrctr_rtl.vhd"/>
      <outfile xil_pn:name="mc8051_top_.vhd"/>
      <outfile xil_pn:name="mux2_1_busout_test.v"/>
      <outfile xil_pn:name="mux4-1.v"/>
      <outfile xil_pn:name="wiz_clkgen.v"/>
    </transform>
    <transform xil_pn:end_ts="1460666528" xil_pn:in_ck="557827387535819234" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7792980268122966624" xil_pn:start_ts="1460666525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mux2_1_busout_test_beh.prj"/>
      <outfile xil_pn:name="mux2_1_busout_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1460666528" xil_pn:in_ck="-3817429981753230794" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8935337381546690733" xil_pn:start_ts="1460666528">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mux2_1_busout_test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
