// Seed: 3401055800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_6 = -1;
  assign id_5 = -1'b0;
  assign module_1.id_11 = 0;
  assign id_4 = -1;
  assign id_3 = -1'h0;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri id_2,
    id_13,
    output tri1 id_3,
    input tri0 id_4,
    output wor id_5,
    output logic id_6,
    output supply0 id_7,
    input tri id_8,
    input wor id_9,
    input wire id_10,
    input wor id_11
);
  final id_6 <= -1;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
  parameter id_15 = 1;
endmodule
