##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Counter_Clock
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for CyMASTER_CLK
		4.6::Critical Path Report for PWM_Clock
		4.7::Critical Path Report for RPI_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Counter_Clock:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (RPI_UART_IntClock:R vs. RPI_UART_IntClock:R)
		5.6::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.7::Critical Path Report for (PWM_Clock:R vs. Counter_Clock:R)
		5.8::Critical Path Report for (Counter_Clock:R vs. Counter_Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1                             | Frequency: 90.50 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2                             | Frequency: 79.27 MHz  | Target: 12.00 MHz  | 
Clock: Counter_Clock                       | Frequency: 44.11 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                           | Frequency: 44.11 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                        | Frequency: 73.73 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_Clock                           | Frequency: 62.67 MHz  | Target: 0.00 MHz   | 
Clock: RPI_UART_IntClock                   | Frequency: 56.37 MHz  | Target: 0.08 MHz   | 
Clock: Weight_ADC_theACLK                  | N/A                   | Target: 1.85 MHz   | 
Clock: Weight_ADC_theACLK(fixed-function)  | N/A                   | Target: 1.85 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          72283       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2            Clock_2            83333.3          70718       N/A              N/A         N/A              N/A         N/A              N/A         
Counter_Clock      Counter_Clock      83333.3          61720       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Counter_Clock      41666.7          18996       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          PWM_Clock          41666.7          26956       N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock          Counter_Clock      41666.7          28104       N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock          PWM_Clock          1e+009           999984043   N/A              N/A         N/A              N/A         N/A              N/A         
RPI_UART_IntClock  RPI_UART_IntClock  1.30417e+007     13023926    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase     
---------------------  ------------  -------------------  
Color_Pin_Freq(0)_PAD  29074         Counter_Clock:R      
RPI_RX(0)_PAD          24567         RPI_UART_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase     
-----------------------  ------------  -------------------  
Actuator_Pin_IN1(0)_PAD  30394         CyBUS_CLK:R          
Actuator_Pin_IN1(0)_PAD  29574         Clock_2:R            
Actuator_Pin_IN2(0)_PAD  30968         CyBUS_CLK:R          
Actuator_Pin_IN2(0)_PAD  30148         Clock_2:R            
Motor_Pin_PWM(0)_PAD     23486         Clock_1:R            
RPI_TX(0)_PAD            30360         RPI_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 90.50 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  72283  RISE       1
\Motor_PWM:PWMUDB:status_2\/main_1          macrocell15     2597   4887  72283  RISE       1
\Motor_PWM:PWMUDB:status_2\/q               macrocell15     3350   8237  72283  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2313  10550  72283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 79.27 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:runmode_enable\/q
Path End       : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:runmode_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  70718  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   5305   6555  70718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Counter_Clock
*******************************************
Clock: Counter_Clock
Frequency: 44.11 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0                   controlcell3    2050   2050  18996  RISE       1
\Color_Counter:CounterUDB:reload\/main_0                macrocell11     5107   7157  18996  RISE       1
\Color_Counter:CounterUDB:reload\/q                     macrocell11     3350  10507  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  13311  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  18441  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  18441  18996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 44.11 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0                   controlcell3    2050   2050  18996  RISE       1
\Color_Counter:CounterUDB:reload\/main_0                macrocell11     5107   7157  18996  RISE       1
\Color_Counter:CounterUDB:reload\/q                     macrocell11     3350  10507  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  13311  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  18441  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  18441  18996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 73.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2799/q
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28104p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (period of common ancestor clock between PWM_Clock Counter_Clock)   41667
- Setup time                                                                       -3130
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10433
-------------------------------------   ----- 
End-of-path arrival time (ps)           10433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2799/q                                            macrocell41     1250   1250  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/main_0           macrocell10     2583   3833  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/q                macrocell10     3350   7183  28104  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell7   3250  10433  28104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 62.67 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 999984043p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11727
-------------------------------------   ----- 
End-of-path arrival time (ps)           11727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3097   6597  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11727  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11727  999984043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell5       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for RPI_UART_IntClock
***********************************************
Clock: RPI_UART_IntClock
Frequency: 56.37 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023926p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q                      macrocell24     1250   1250  13023926  RISE       1
\RPI_UART:BUART:counter_load_not\/main_1           macrocell2      4659   5909  13023926  RISE       1
\RPI_UART:BUART:counter_load_not\/q                macrocell2      3350   9259  13023926  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11551  13023926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26956p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. PWM_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0       controlcell3    2050   2050  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell4   3301   5351  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  10481  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  10481  26956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Counter_Clock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0                   controlcell3    2050   2050  18996  RISE       1
\Color_Counter:CounterUDB:reload\/main_0                macrocell11     5107   7157  18996  RISE       1
\Color_Counter:CounterUDB:reload\/q                     macrocell11     3350  10507  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  13311  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  18441  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  18441  18996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:runmode_enable\/q
Path End       : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:runmode_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  70718  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   5305   6555  70718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  72283  RISE       1
\Motor_PWM:PWMUDB:status_2\/main_1          macrocell15     2597   4887  72283  RISE       1
\Motor_PWM:PWMUDB:status_2\/q               macrocell15     3350   8237  72283  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2313  10550  72283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


5.5::Critical Path Report for (RPI_UART_IntClock:R vs. RPI_UART_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023926p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q                      macrocell24     1250   1250  13023926  RISE       1
\RPI_UART:BUART:counter_load_not\/main_1           macrocell2      4659   5909  13023926  RISE       1
\RPI_UART:BUART:counter_load_not\/q                macrocell2      3350   9259  13023926  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11551  13023926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 999984043p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -4230
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11727
-------------------------------------   ----- 
End-of-path arrival time (ps)           11727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3097   6597  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11727  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11727  999984043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (PWM_Clock:R vs. Counter_Clock:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2799/q
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28104p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (period of common ancestor clock between PWM_Clock Counter_Clock)   41667
- Setup time                                                                       -3130
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10433
-------------------------------------   ----- 
End-of-path arrival time (ps)           10433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2799/q                                            macrocell41     1250   1250  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/main_0           macrocell10     2583   3833  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/q                macrocell10     3350   7183  28104  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell7   3250  10433  28104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1


5.8::Critical Path Report for (Counter_Clock:R vs. Counter_Clock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61720p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                               -4230
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17384
-------------------------------------   ----- 
End-of-path arrival time (ps)           17384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:sC16:counterdp:u0\/ce0        datapathcell6   1240   1240  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ce0i       datapathcell7      0   1240  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb   datapathcell7   2270   3510  61720  RISE       1
\Color_Counter:CounterUDB:reload\/main_1                macrocell11     2589   6099  61720  RISE       1
\Color_Counter:CounterUDB:reload\/q                     macrocell11     3350   9449  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  12254  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  17384  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  17384  61720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18996p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Counter_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18441
-------------------------------------   ----- 
End-of-path arrival time (ps)           18441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0                   controlcell3    2050   2050  18996  RISE       1
\Color_Counter:CounterUDB:reload\/main_0                macrocell11     5107   7157  18996  RISE       1
\Color_Counter:CounterUDB:reload\/q                     macrocell11     3350  10507  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  13311  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  18441  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  18441  18996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 22166p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Counter_Clock:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13311
-------------------------------------   ----- 
End-of-path arrival time (ps)           13311
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0                   controlcell3    2050   2050  18996  RISE       1
\Color_Counter:CounterUDB:reload\/main_0                macrocell11     5107   7157  18996  RISE       1
\Color_Counter:CounterUDB:reload\/q                     macrocell11     3350  10507  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2804  13311  22166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 22175p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Counter_Clock:R#2)   41667
- Setup time                                           -6190
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13302
-------------------------------------   ----- 
End-of-path arrival time (ps)           13302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0                   controlcell3    2050   2050  18996  RISE       1
\Color_Counter:CounterUDB:reload\/main_0                macrocell11     5107   7157  18996  RISE       1
\Color_Counter:CounterUDB:reload\/q                     macrocell11     3350  10507  18996  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   2795  13302  22175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26956p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. PWM_Clock:R#2)   41667
- Setup time                                           -4230
----------------------------------------------------   ----- 
End-of-path required time (ps)                         37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0       controlcell3    2050   2050  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell4   3301   5351  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  10481  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  10481  26956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2799/q
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 28104p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (period of common ancestor clock between PWM_Clock Counter_Clock)   41667
- Setup time                                                                       -3130
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10433
-------------------------------------   ----- 
End-of-path arrival time (ps)           10433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2799/q                                            macrocell41     1250   1250  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/main_0           macrocell10     2583   3833  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/q                macrocell10     3350   7183  28104  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell7   3250  10433  28104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2799/q
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 28121p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (period of common ancestor clock between PWM_Clock Counter_Clock)   41667
- Setup time                                                                       -3130
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10416
-------------------------------------   ----- 
End-of-path arrival time (ps)           10416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2799/q                                            macrocell41     1250   1250  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/main_0           macrocell10     2583   3833  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/q                macrocell10     3350   7183  28104  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell6   3233  10416  28121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30256p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. PWM_Clock:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0       controlcell3    2050   2050  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell4   3301   5351  30256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30257p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. PWM_Clock:R#2)   41667
- Setup time                                           -6060
----------------------------------------------------   ----- 
End-of-path required time (ps)                         35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0       controlcell3    2050   2050  26956  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell5   3300   5350  30257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2799/q
Path End       : \Color_Counter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Color_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31050p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (period of common ancestor clock between PWM_Clock Counter_Clock)   41667
- Setup time                                                                        -500
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10116
-------------------------------------   ----- 
End-of-path arrival time (ps)           10116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2799/q                                          macrocell41    1250   1250  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/main_0         macrocell10    2583   3833  28104  RISE       1
\Color_Counter:CounterUDB:hwCapture\/q              macrocell10    3350   7183  28104  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell4   2933  10116  31050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_Counter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Color_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 33942p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Counter_Clock:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0            controlcell3   2050   2050  18996  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   5675   7725  33942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2799/q
Path End       : \Color_Counter:CounterUDB:prevCapture\/main_0
Capture Clock  : \Color_Counter:CounterUDB:prevCapture\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                                                             0
+ Clock path delay                                                                     0
+ Cycle adjust (period of common ancestor clock between PWM_Clock Counter_Clock)   41667
- Setup time                                                                       -3510
--------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2799/q                                     macrocell41   1250   1250  28104  RISE       1
\Color_Counter:CounterUDB:prevCapture\/main_0  macrocell42   2591   3841  34315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:prevCapture\/clock_0             macrocell42         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_PWM:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \Color_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 35442p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. PWM_Clock:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0   controlcell3   2050   2050  26956  RISE       1
\Color_PWM:PWMUDB:runmode_enable\/ar_0  macrocell38    4175   6225  35442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_PWM:PWMUDB:status_0\/ar_0
Capture Clock  : \Color_PWM:PWMUDB:status_0\/clock_0
Path slack     : 35442p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. PWM_Clock:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  26956  RISE       1
\Color_PWM:PWMUDB:status_0\/ar_0       macrocell40    4175   6225  35442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:status_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Reset:Sync:ctrl_reg\/control_0
Path End       : \Color_PWM:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \Color_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36342p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#24000 vs. PWM_Clock:R#2)   41667
- Recovery time                                            0
----------------------------------------------------   ----- 
End-of-path required time (ps)                         41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Color_Reset:Sync:ctrl_reg\/busclk                          controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Color_Reset:Sync:ctrl_reg\/control_0    controlcell3   2050   2050  26956  RISE       1
\Color_PWM:PWMUDB:genblk8:stsreg\/reset  statusicell3   3275   5325  36342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:count_stored_i\/q
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65831p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                               -6190
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11312
-------------------------------------   ----- 
End-of-path arrival time (ps)           11312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:count_stored_i\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:count_stored_i\/q             macrocell45     1250   1250  63228  RISE       1
\Color_Counter:CounterUDB:count_enable\/main_1          macrocell14     2285   3535  63228  RISE       1
\Color_Counter:CounterUDB:count_enable\/q               macrocell14     3350   6885  63228  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   4427  11312  65831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/clock         datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:count_stored_i\/q
Path End       : \Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Color_Counter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66398p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                               -6190
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             77143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10746
-------------------------------------   ----- 
End-of-path arrival time (ps)           10746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:count_stored_i\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:count_stored_i\/q             macrocell45     1250   1250  63228  RISE       1
\Color_Counter:CounterUDB:count_enable\/main_1          macrocell14     2285   3535  63228  RISE       1
\Color_Counter:CounterUDB:count_enable\/q               macrocell14     3350   6885  63228  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   3861  10746  66398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Color_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Color_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70680p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12153
-------------------------------------   ----- 
End-of-path arrival time (ps)           12153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell6   1600   1600  70680  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell7      0   1600  70680  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell7   2270   3870  70680  RISE       1
\Color_Counter:CounterUDB:status_0\/main_0             macrocell12     2622   6492  70680  RISE       1
\Color_Counter:CounterUDB:status_0\/q                  macrocell12     3350   9842  70680  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2311  12153  70680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:runmode_enable\/q
Path End       : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:runmode_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:runmode_enable\/q        macrocell50     1250   1250  70718  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   5305   6555  70718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Color_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Color_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71055p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11778
-------------------------------------   ----- 
End-of-path arrival time (ps)           11778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   1240   1240  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   1240  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2270   3510  61720  RISE       1
\Color_Counter:CounterUDB:status_2\/main_0             macrocell13     2603   6113  71055  RISE       1
\Color_Counter:CounterUDB:status_2\/q                  macrocell13     3350   9463  71055  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell4    2315  11778  71055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:runmode_enable\/q
Path End       : \Actuator_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Actuator_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71172p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11661
-------------------------------------   ----- 
End-of-path arrival time (ps)           11661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:runmode_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:runmode_enable\/q         macrocell50    1250   1250  70718  RISE       1
\Actuator_PWM:PWMUDB:status_2\/main_0          macrocell18    4758   6008  71172  RISE       1
\Actuator_PWM:PWMUDB:status_2\/q               macrocell18    3350   9358  71172  RISE       1
\Actuator_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6   2303  11661  71172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  72283  RISE       1
\Motor_PWM:PWMUDB:status_2\/main_1          macrocell15     2597   4887  72283  RISE       1
\Motor_PWM:PWMUDB:status_2\/q               macrocell15     3350   8237  72283  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2313  10550  72283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72402p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  72283  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   2581   4871  72402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell9   2290   2290  72309  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell9   2576   4866  72407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:runmode_enable\/q        macrocell46     1250   1250  73142  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   2805   4055  73219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \Color_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Color_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 73342p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell6   1600   1600  70680  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell7      0   1600  70680  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell7   2270   3870  70680  RISE       1
\Color_Counter:CounterUDB:prevCompare\/main_0          macrocell44     2612   6482  73342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:prevCompare\/clock_0             macrocell44         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \Color_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Color_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73724p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell6   1240   1240  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell7      0   1240  61720  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell7   2270   3510  61720  RISE       1
\Color_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell43     2589   6099  73724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:overflow_reg_i\/clock_0          macrocell43         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_6200/main_0
Capture Clock  : Net_6200/clock_0
Path slack     : 74212p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:runmode_enable\/clock_0               macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:runmode_enable\/q  macrocell50   1250   1250  70718  RISE       1
Net_6200/main_0                         macrocell53   4362   5612  74212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6200/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  74707  RISE       1
\Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell47     2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_5892/main_1
Capture Clock  : Net_5892/clock_0
Path slack     : 74707p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  74707  RISE       1
Net_5892/main_1                           macrocell49     2606   5116  74707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5892/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  74707  RISE       1
\Motor_PWM:PWMUDB:status_0\/main_1        macrocell48     2597   5107  74716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Actuator_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Actuator_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 75010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  75010  RISE       1
\Actuator_PWM:PWMUDB:prevCompare1\/main_0    macrocell51     2303   4813  75010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell51         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Actuator_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Actuator_PWM:PWMUDB:status_0\/clock_0
Path slack     : 75010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  75010  RISE       1
\Actuator_PWM:PWMUDB:status_0\/main_1        macrocell52     2303   4813  75010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:status_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_6200/main_1
Capture Clock  : Net_6200/clock_0
Path slack     : 75010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  75010  RISE       1
Net_6200/main_1                              macrocell53     2303   4813  75010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6200/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_Counter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Color_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Color_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75160p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Counter_Clock:R#1 vs. Counter_Clock:R#2)   83333
- Setup time                                                -500
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u0\/clock         datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Color_Counter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  75160  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  75160  RISE       1
\Color_Counter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  75160  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    4173   7673  75160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Color_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_5892/main_0
Capture Clock  : Net_5892/clock_0
Path slack     : 75795p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  73142  RISE       1
Net_5892/main_0                      macrocell49   2779   4029  75795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5892/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76254p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  76254  RISE       1
\Motor_PWM:PWMUDB:status_0\/main_0  macrocell48   2319   3569  76254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:prevCompare1\/q
Path End       : \Actuator_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Actuator_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76268p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:prevCompare1\/clock_0                 macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:prevCompare1\/q   macrocell51   1250   1250  76268  RISE       1
\Actuator_PWM:PWMUDB:status_0\/main_0  macrocell52   2306   3556  76268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:status_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Actuator_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Actuator_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  76276  RISE       1
\Actuator_PWM:PWMUDB:runmode_enable\/main_0      macrocell50    2337   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:runmode_enable\/clock_0               macrocell50         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  76287  RISE       1
\Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell46    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell46         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_PWM:PWMUDB:status_0\/q
Path End       : \Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:status_0\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_PWM:PWMUDB:status_0\/q               macrocell48    1250   1250  79253  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2330   3580  79253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Actuator_PWM:PWMUDB:status_0\/q
Path End       : \Actuator_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Actuator_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:status_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Actuator_PWM:PWMUDB:status_0\/q               macrocell52    1250   1250  79272  RISE       1
\Actuator_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2312   3562  79272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Actuator_PWM:PWMUDB:genblk8:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023926p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q                      macrocell24     1250   1250  13023926  RISE       1
\RPI_UART:BUART:counter_load_not\/main_1           macrocell2      4659   5909  13023926  RISE       1
\RPI_UART:BUART:counter_load_not\/q                macrocell2      3350   9259  13023926  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11551  13023926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RPI_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023989p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12318
-------------------------------------   ----- 
End-of-path arrival time (ps)           12318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q     macrocell27   1250   1250  13023989  RISE       1
\RPI_UART:BUART:rx_counter_load\/main_0  macrocell5    5415   6665  13023989  RISE       1
\RPI_UART:BUART:rx_counter_load\/q       macrocell5    3350  10015  13023989  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/load   count7cell    2303  12318  13023989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RPI_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \RPI_UART:BUART:sRX:RxSts\/clock
Path slack     : 13026078p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15088
-------------------------------------   ----- 
End-of-path arrival time (ps)           15088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13026078  RISE       1
\RPI_UART:BUART:rx_status_4\/main_1                 macrocell7      2320   5900  13026078  RISE       1
\RPI_UART:BUART:rx_status_4\/q                      macrocell7      3350   9250  13026078  RISE       1
\RPI_UART:BUART:sRX:RxSts\/status_4                 statusicell2    5839  15088  13026078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_0\/q
Path End       : \RPI_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RPI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026682p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3470
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_0\/q              macrocell35     1250   1250  13026682  RISE       1
\RPI_UART:BUART:rx_postpoll\/main_2         macrocell6      4602   5852  13026682  RISE       1
\RPI_UART:BUART:rx_postpoll\/q              macrocell6      3350   9202  13026682  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  11515  13026682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RPI_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \RPI_UART:BUART:sTX:TxSts\/clock
Path slack     : 13027274p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13893
-------------------------------------   ----- 
End-of-path arrival time (ps)           13893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027274  RISE       1
\RPI_UART:BUART:tx_status_0\/main_3                 macrocell3      4693   8273  13027274  RISE       1
\RPI_UART:BUART:tx_status_0\/q                      macrocell3      3350  11623  13027274  RISE       1
\RPI_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2269  13893  13027274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RPI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027554p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8103
-------------------------------------   ---- 
End-of-path arrival time (ps)           8103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q         macrocell27     1250   1250  13023989  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6853   8103  13027554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_1\/q
Path End       : \RPI_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RPI_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027680p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_1\/q                macrocell23     1250   1250  13024660  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   6726   7976  13027680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RPI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029493p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q        macrocell27   1250   1250  13023989  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/main_0  macrocell33   7413   8663  13029493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_1\/q
Path End       : \RPI_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \RPI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13029649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_1\/q      macrocell23   1250   1250  13024660  RISE       1
\RPI_UART:BUART:tx_bitclk\/main_0  macrocell26   7257   8507  13029649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_bitclk_enable\/q
Path End       : \RPI_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RPI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029775p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_bitclk_enable\/q          macrocell32     1250   1250  13029775  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4632   5882  13029775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_1\/q
Path End       : \RPI_UART:BUART:txn\/main_1
Capture Clock  : \RPI_UART:BUART:txn\/clock_0
Path slack     : 13030540p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_1\/q  macrocell23   1250   1250  13024660  RISE       1
\RPI_UART:BUART:txn\/main_1    macrocell22   6367   7617  13030540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_1\/q
Path End       : \RPI_UART:BUART:tx_state_0\/main_0
Capture Clock  : \RPI_UART:BUART:tx_state_0\/clock_0
Path slack     : 13030552p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  13024660  RISE       1
\RPI_UART:BUART:tx_state_0\/main_0  macrocell24   6355   7605  13030552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RPI_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030772p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4884
-------------------------------------   ---- 
End-of-path arrival time (ps)           4884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q                macrocell24     1250   1250  13023926  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3634   4884  13030772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RPI_UART:BUART:tx_state_0\/main_3
Capture Clock  : \RPI_UART:BUART:tx_state_0\/clock_0
Path slack     : 13030787p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7370
-------------------------------------   ---- 
End-of-path arrival time (ps)           7370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027274  RISE       1
\RPI_UART:BUART:tx_state_0\/main_3                  macrocell24     3790   7370  13030787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RPI_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RPI_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030860p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026748  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4607   4797  13030860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_0\/q
Path End       : \RPI_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RPI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031127p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_0\/q                macrocell28     1250   1250  13026130  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3280   4530  13031127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_0\/q
Path End       : \RPI_UART:BUART:rx_state_3\/main_1
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031199p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6958
-------------------------------------   ---- 
End-of-path arrival time (ps)           6958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_0\/q       macrocell28   1250   1250  13026130  RISE       1
\RPI_UART:BUART:rx_state_3\/main_1  macrocell30   5708   6958  13031199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_3\/q
Path End       : \RPI_UART:BUART:rx_state_3\/main_3
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031305p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_3\/q       macrocell30   1250   1250  13025239  RISE       1
\RPI_UART:BUART:rx_state_3\/main_3  macrocell30   5602   6852  13031305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_2\/q
Path End       : \RPI_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \RPI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13031371p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_2\/q      macrocell25   1250   1250  13025678  RISE       1
\RPI_UART:BUART:tx_bitclk\/main_3  macrocell26   5536   6786  13031371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \RPI_UART:BUART:pollcount_1\/main_0
Capture Clock  : \RPI_UART:BUART:pollcount_1\/clock_0
Path slack     : 13031462p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031462  RISE       1
\RPI_UART:BUART:pollcount_1\/main_0        macrocell34   4754   6694  13031462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \RPI_UART:BUART:pollcount_1\/main_1
Capture Clock  : \RPI_UART:BUART:pollcount_1\/clock_0
Path slack     : 13031463p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031463  RISE       1
\RPI_UART:BUART:pollcount_1\/main_1        macrocell34   4753   6693  13031463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:rx_state_0\/main_0
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13023989  RISE       1
\RPI_UART:BUART:rx_state_0\/main_0    macrocell28   5415   6665  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13023989  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_0  macrocell29   5415   6665  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:rx_status_3\/main_0
Capture Clock  : \RPI_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6665
-------------------------------------   ---- 
End-of-path arrival time (ps)           6665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13023989  RISE       1
\RPI_UART:BUART:rx_status_3\/main_0   macrocell36   5415   6665  13031492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RPI_UART:BUART:txn\/main_3
Capture Clock  : \RPI_UART:BUART:txn\/clock_0
Path slack     : 13031546p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031546  RISE       1
\RPI_UART:BUART:txn\/main_3                macrocell22     2240   6610  13031546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_0\/q
Path End       : \RPI_UART:BUART:rx_state_0\/main_10
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031738p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13026682  RISE       1
\RPI_UART:BUART:rx_state_0\/main_10  macrocell28   5169   6419  13031738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_0\/q
Path End       : \RPI_UART:BUART:rx_status_3\/main_7
Capture Clock  : \RPI_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031738p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6419
-------------------------------------   ---- 
End-of-path arrival time (ps)           6419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13026682  RISE       1
\RPI_UART:BUART:rx_status_3\/main_7  macrocell36   5169   6419  13031738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_0\/q
Path End       : \RPI_UART:BUART:rx_state_2\/main_1
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031756p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_0\/q       macrocell28   1250   1250  13026130  RISE       1
\RPI_UART:BUART:rx_state_2\/main_1  macrocell31   5151   6401  13031756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \RPI_UART:BUART:pollcount_0\/main_1
Capture Clock  : \RPI_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032028p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031463  RISE       1
\RPI_UART:BUART:pollcount_0\/main_1        macrocell35   4188   6128  13032028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \RPI_UART:BUART:pollcount_0\/main_0
Capture Clock  : \RPI_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032032p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6125
-------------------------------------   ---- 
End-of-path arrival time (ps)           6125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031462  RISE       1
\RPI_UART:BUART:pollcount_0\/main_0        macrocell35   4185   6125  13032032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_3\/q
Path End       : \RPI_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RPI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_3\/q               macrocell30   1250   1250  13025239  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/main_2  macrocell33   4724   5974  13032183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:tx_state_1\/main_1
Capture Clock  : \RPI_UART:BUART:tx_state_1\/clock_0
Path slack     : 13032259p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5898
-------------------------------------   ---- 
End-of-path arrival time (ps)           5898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  13023926  RISE       1
\RPI_UART:BUART:tx_state_1\/main_1  macrocell23   4648   5898  13032259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_2\/q
Path End       : \RPI_UART:BUART:txn\/main_4
Capture Clock  : \RPI_UART:BUART:txn\/clock_0
Path slack     : 13032275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_2\/q  macrocell25   1250   1250  13025678  RISE       1
\RPI_UART:BUART:txn\/main_4    macrocell22   4632   5882  13032275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_2\/q
Path End       : \RPI_UART:BUART:tx_state_0\/main_4
Capture Clock  : \RPI_UART:BUART:tx_state_0\/clock_0
Path slack     : 13032285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  13025678  RISE       1
\RPI_UART:BUART:tx_state_0\/main_4  macrocell24   4621   5871  13032285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_1\/q
Path End       : \RPI_UART:BUART:tx_state_1\/main_0
Capture Clock  : \RPI_UART:BUART:tx_state_1\/clock_0
Path slack     : 13032425p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  13024660  RISE       1
\RPI_UART:BUART:tx_state_1\/main_0  macrocell23   4482   5732  13032425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RPI_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \RPI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032441p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5716
-------------------------------------   ---- 
End-of-path arrival time (ps)           5716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026748  RISE       1
\RPI_UART:BUART:tx_bitclk\/main_2                macrocell26     5526   5716  13032441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:tx_state_2\/main_1
Capture Clock  : \RPI_UART:BUART:tx_state_2\/clock_0
Path slack     : 13032494p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  13023926  RISE       1
\RPI_UART:BUART:tx_state_2\/main_1  macrocell25   4413   5663  13032494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_bitclk_enable\/q
Path End       : \RPI_UART:BUART:rx_state_2\/main_2
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032572p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5585
-------------------------------------   ---- 
End-of-path arrival time (ps)           5585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029775  RISE       1
\RPI_UART:BUART:rx_state_2\/main_2   macrocell31   4335   5585  13032572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_bitclk_enable\/q
Path End       : \RPI_UART:BUART:rx_state_3\/main_2
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032585p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029775  RISE       1
\RPI_UART:BUART:rx_state_3\/main_2   macrocell30   4322   5572  13032585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_3\/q
Path End       : \RPI_UART:BUART:rx_state_0\/main_3
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_3\/q       macrocell30   1250   1250  13025239  RISE       1
\RPI_UART:BUART:rx_state_0\/main_3  macrocell28   4165   5415  13032741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_3\/q
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_3\/q         macrocell30   1250   1250  13025239  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_3  macrocell29   4165   5415  13032741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_3\/q
Path End       : \RPI_UART:BUART:rx_status_3\/main_3
Capture Clock  : \RPI_UART:BUART:rx_status_3\/clock_0
Path slack     : 13032741p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_3\/q        macrocell30   1250   1250  13025239  RISE       1
\RPI_UART:BUART:rx_status_3\/main_3  macrocell36   4165   5415  13032741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \RPI_UART:BUART:rx_state_2\/main_7
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5310
-------------------------------------   ---- 
End-of-path arrival time (ps)           5310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032847  RISE       1
\RPI_UART:BUART:rx_state_2\/main_7         macrocell31   3370   5310  13032847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \RPI_UART:BUART:rx_state_2\/main_6
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032853p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032853  RISE       1
\RPI_UART:BUART:rx_state_2\/main_6         macrocell31   3364   5304  13032853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \RPI_UART:BUART:rx_state_3\/main_7
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032862p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5295
-------------------------------------   ---- 
End-of-path arrival time (ps)           5295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032847  RISE       1
\RPI_UART:BUART:rx_state_3\/main_7         macrocell30   3355   5295  13032862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \RPI_UART:BUART:rx_state_2\/main_5
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13032868p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032868  RISE       1
\RPI_UART:BUART:rx_state_2\/main_5         macrocell31   3348   5288  13032868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \RPI_UART:BUART:rx_state_3\/main_6
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032869p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032853  RISE       1
\RPI_UART:BUART:rx_state_3\/main_6         macrocell30   3348   5288  13032869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \RPI_UART:BUART:rx_state_3\/main_5
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032868  RISE       1
\RPI_UART:BUART:rx_state_3\/main_5         macrocell30   3328   5268  13032888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_2\/q
Path End       : \RPI_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RPI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_2\/q               macrocell31   1250   1250  13025731  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/main_3  macrocell33   3683   4933  13033223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_2\/q
Path End       : \RPI_UART:BUART:rx_state_0\/main_4
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_2\/q       macrocell31   1250   1250  13025731  RISE       1
\RPI_UART:BUART:rx_state_0\/main_4  macrocell28   3673   4923  13033234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_2\/q
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_2\/q         macrocell31   1250   1250  13025731  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_4  macrocell29   3673   4923  13033234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_2\/q
Path End       : \RPI_UART:BUART:rx_status_3\/main_4
Capture Clock  : \RPI_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033234p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_2\/q        macrocell31   1250   1250  13025731  RISE       1
\RPI_UART:BUART:rx_status_3\/main_4  macrocell36   3673   4923  13033234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:txn\/main_2
Capture Clock  : \RPI_UART:BUART:txn\/clock_0
Path slack     : 13033277p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q  macrocell24   1250   1250  13023926  RISE       1
\RPI_UART:BUART:txn\/main_2    macrocell22   3630   4880  13033277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_bitclk\/q
Path End       : \RPI_UART:BUART:tx_state_2\/main_5
Capture Clock  : \RPI_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  13033309  RISE       1
\RPI_UART:BUART:tx_state_2\/main_5  macrocell25   3597   4847  13033309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:tx_state_0\/main_1
Capture Clock  : \RPI_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q       macrocell24   1250   1250  13023926  RISE       1
\RPI_UART:BUART:tx_state_0\/main_1  macrocell24   3580   4830  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_0\/q
Path End       : \RPI_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \RPI_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_0\/q      macrocell24   1250   1250  13023926  RISE       1
\RPI_UART:BUART:tx_bitclk\/main_1  macrocell26   3579   4829  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_bitclk\/q
Path End       : \RPI_UART:BUART:tx_state_1\/main_5
Capture Clock  : \RPI_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033330p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  13033309  RISE       1
\RPI_UART:BUART:tx_state_1\/main_5  macrocell23   3577   4827  13033330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RPI_UART:BUART:tx_state_0\/main_2
Capture Clock  : \RPI_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033345p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026748  RISE       1
\RPI_UART:BUART:tx_state_0\/main_2               macrocell24     4621   4811  13033345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_1\/q
Path End       : \RPI_UART:BUART:tx_state_2\/main_0
Capture Clock  : \RPI_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033408p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_1\/q       macrocell23   1250   1250  13024660  RISE       1
\RPI_UART:BUART:tx_state_2\/main_0  macrocell25   3498   4748  13033408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_1\/q
Path End       : \RPI_UART:BUART:rx_state_0\/main_8
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033535p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_1\/q      macrocell34   1250   1250  13027929  RISE       1
\RPI_UART:BUART:rx_state_0\/main_8  macrocell28   3371   4621  13033535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_1\/q
Path End       : \RPI_UART:BUART:rx_status_3\/main_5
Capture Clock  : \RPI_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033535p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_1\/q       macrocell34   1250   1250  13027929  RISE       1
\RPI_UART:BUART:rx_status_3\/main_5  macrocell36   3371   4621  13033535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_0\/q
Path End       : \RPI_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RPI_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033614p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4543
-------------------------------------   ---- 
End-of-path arrival time (ps)           4543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_0\/q               macrocell28   1250   1250  13026130  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/main_1  macrocell33   3293   4543  13033614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_stop1_reg\/clock_0                macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_0\/q
Path End       : \RPI_UART:BUART:rx_state_0\/main_1
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033632p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_0\/q       macrocell28   1250   1250  13026130  RISE       1
\RPI_UART:BUART:rx_state_0\/main_1  macrocell28   3274   4524  13033632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_0\/q
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033632p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_0\/q         macrocell28   1250   1250  13026130  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_1  macrocell29   3274   4524  13033632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_0\/q
Path End       : \RPI_UART:BUART:rx_status_3\/main_1
Capture Clock  : \RPI_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033632p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_0\/q        macrocell28   1250   1250  13026130  RISE       1
\RPI_UART:BUART:rx_status_3\/main_1  macrocell36   3274   4524  13033632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_bitclk_enable\/q
Path End       : \RPI_UART:BUART:rx_state_0\/main_2
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029775  RISE       1
\RPI_UART:BUART:rx_state_0\/main_2   macrocell28   3257   4507  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_bitclk_enable\/q
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_bitclk_enable\/q   macrocell32   1250   1250  13029775  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_2  macrocell29   3257   4507  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_bitclk_enable\/q
Path End       : \RPI_UART:BUART:rx_status_3\/main_2
Capture Clock  : \RPI_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033649p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  13029775  RISE       1
\RPI_UART:BUART:rx_status_3\/main_2  macrocell36   3257   4507  13033649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RPI_UART:BUART:tx_state_2\/main_4
Capture Clock  : \RPI_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033752p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4404
-------------------------------------   ---- 
End-of-path arrival time (ps)           4404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033752  RISE       1
\RPI_UART:BUART:tx_state_2\/main_4               macrocell25     4214   4404  13033752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RPI_UART:BUART:txn\/main_5
Capture Clock  : \RPI_UART:BUART:txn\/clock_0
Path slack     : 13033846p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033752  RISE       1
\RPI_UART:BUART:txn\/main_5                      macrocell22     4120   4310  13033846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \RPI_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RPI_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033891  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/main_2   macrocell32   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \RPI_UART:BUART:rx_state_0\/main_6
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032853  RISE       1
\RPI_UART:BUART:rx_state_0\/main_6         macrocell28   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033891p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032853  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_6       macrocell29   2326   4266  13033891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \RPI_UART:BUART:rx_state_0\/main_7
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032847  RISE       1
\RPI_UART:BUART:rx_state_0\/main_7         macrocell28   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032847  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_7       macrocell29   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \RPI_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RPI_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033903p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031463  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/main_1   macrocell32   2314   4254  13033903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \RPI_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RPI_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033905p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031462  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/main_0   macrocell32   2312   4252  13033905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_bitclk_enable\/clock_0                  macrocell32         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \RPI_UART:BUART:rx_state_0\/main_5
Capture Clock  : \RPI_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032868  RISE       1
\RPI_UART:BUART:rx_state_0\/main_5         macrocell28   2306   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_0\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \RPI_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \RPI_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033911p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032868  RISE       1
\RPI_UART:BUART:rx_load_fifo\/main_5       macrocell29   2306   4246  13033911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:rx_state_2\/main_0
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033988p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13023989  RISE       1
\RPI_UART:BUART:rx_state_2\/main_0    macrocell31   2919   4169  13033988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \RPI_UART:BUART:rx_state_3\/main_0
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033993p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_ctrl_mark_last\/clock_0                 macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  13023989  RISE       1
\RPI_UART:BUART:rx_state_3\/main_0    macrocell30   2914   4164  13033993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_2\/q
Path End       : \RPI_UART:BUART:tx_state_2\/main_3
Capture Clock  : \RPI_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033998p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  13025678  RISE       1
\RPI_UART:BUART:tx_state_2\/main_3  macrocell25   2908   4158  13033998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_state_2\/q
Path End       : \RPI_UART:BUART:tx_state_1\/main_3
Capture Clock  : \RPI_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033999p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_state_2\/q       macrocell25   1250   1250  13025678  RISE       1
\RPI_UART:BUART:tx_state_1\/main_3  macrocell23   2907   4157  13033999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_0\/q
Path End       : \RPI_UART:BUART:pollcount_0\/main_3
Capture Clock  : \RPI_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13026682  RISE       1
\RPI_UART:BUART:pollcount_0\/main_3  macrocell35   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_0\/q
Path End       : \RPI_UART:BUART:pollcount_1\/main_4
Capture Clock  : \RPI_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034141p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_0\/q       macrocell35   1250   1250  13026682  RISE       1
\RPI_UART:BUART:pollcount_1\/main_4  macrocell34   2765   4015  13034141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:txn\/q
Path End       : \RPI_UART:BUART:txn\/main_0
Capture Clock  : \RPI_UART:BUART:txn\/clock_0
Path slack     : 13034210p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:txn\/q       macrocell22   1250   1250  13034210  RISE       1
\RPI_UART:BUART:txn\/main_0  macrocell22   2697   3947  13034210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RPI_UART:BUART:tx_state_1\/main_4
Capture Clock  : \RPI_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034309p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033752  RISE       1
\RPI_UART:BUART:tx_state_1\/main_4               macrocell23     3657   3847  13034309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_2\/q
Path End       : \RPI_UART:BUART:rx_state_2\/main_4
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034317p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_2\/q       macrocell31   1250   1250  13025731  RISE       1
\RPI_UART:BUART:rx_state_2\/main_4  macrocell31   2590   3840  13034317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_2\/q
Path End       : \RPI_UART:BUART:rx_state_3\/main_4
Capture Clock  : \RPI_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_2\/q       macrocell31   1250   1250  13025731  RISE       1
\RPI_UART:BUART:rx_state_3\/main_4  macrocell30   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_bitclk\/q
Path End       : \RPI_UART:BUART:txn\/main_6
Capture Clock  : \RPI_UART:BUART:txn\/clock_0
Path slack     : 13034385p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_bitclk\/q  macrocell26   1250   1250  13033309  RISE       1
\RPI_UART:BUART:txn\/main_6   macrocell22   2522   3772  13034385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:txn\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:tx_bitclk\/q
Path End       : \RPI_UART:BUART:tx_state_0\/main_5
Capture Clock  : \RPI_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034389p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_bitclk\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:tx_bitclk\/q        macrocell26   1250   1250  13033309  RISE       1
\RPI_UART:BUART:tx_state_0\/main_5  macrocell24   2518   3768  13034389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_0\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_load_fifo\/q
Path End       : \RPI_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RPI_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_load_fifo\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_load_fifo\/q            macrocell29     1250   1250  13027938  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2795   4045  13034492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_state_3\/q
Path End       : \RPI_UART:BUART:rx_state_2\/main_3
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_3\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_state_3\/q       macrocell30   1250   1250  13025239  RISE       1
\RPI_UART:BUART:rx_state_2\/main_3  macrocell31   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:pollcount_1\/q
Path End       : \RPI_UART:BUART:pollcount_1\/main_2
Capture Clock  : \RPI_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034612p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:pollcount_1\/q       macrocell34   1250   1250  13027929  RISE       1
\RPI_UART:BUART:pollcount_1\/main_2  macrocell34   2295   3545  13034612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:pollcount_1\/clock_0                       macrocell34         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_last\/q
Path End       : \RPI_UART:BUART:rx_state_2\/main_9
Capture Clock  : \RPI_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_last\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_last\/q          macrocell37   1250   1250  13034623  RISE       1
\RPI_UART:BUART:rx_state_2\/main_9  macrocell31   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_state_2\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RPI_UART:BUART:tx_state_1\/main_2
Capture Clock  : \RPI_UART:BUART:tx_state_1\/clock_0
Path slack     : 13035056p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3100
-------------------------------------   ---- 
End-of-path arrival time (ps)           3100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026748  RISE       1
\RPI_UART:BUART:tx_state_1\/main_2               macrocell23     2910   3100  13035056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RPI_UART:BUART:tx_state_2\/main_2
Capture Clock  : \RPI_UART:BUART:tx_state_2\/clock_0
Path slack     : 13035071p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3086
-------------------------------------   ---- 
End-of-path arrival time (ps)           3086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026748  RISE       1
\RPI_UART:BUART:tx_state_2\/main_2               macrocell25     2896   3086  13035071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:tx_state_2\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RPI_UART:BUART:rx_status_3\/q
Path End       : \RPI_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \RPI_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (RPI_UART_IntClock:R#1 vs. RPI_UART_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:rx_status_3\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\RPI_UART:BUART:rx_status_3\/q       macrocell36    1250   1250  13037002  RISE       1
\RPI_UART:BUART:sRX:RxSts\/status_3  statusicell2   2914   4164  13037002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RPI_UART:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Color_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Color_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999987226p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12274
-------------------------------------   ----- 
End-of-path arrival time (ps)           12274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  999984043  RISE       1
\Color_PWM:PWMUDB:status_2\/main_1          macrocell9      3111   6611  999987226  RISE       1
\Color_PWM:PWMUDB:status_2\/q               macrocell9      3350   9961  999987226  RISE       1
\Color_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2313  12274  999987226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 999987343p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   3097   6597  999987343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 999987481p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6459
-------------------------------------   ---- 
End-of-path arrival time (ps)           6459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  999984043  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2959   6459  999987481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:runmode_enable\/q
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 999988158p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  999985808  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   4532   5782  999988158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell5       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:runmode_enable\/q
Path End       : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 999989108p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -6060
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                                    model name     delay     AT      slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:runmode_enable\/q         macrocell38     1250   1250  999985808  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3582   4832  999989108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Color_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Color_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 999989306p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7184
-------------------------------------   ---- 
End-of-path arrival time (ps)           7184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  999989306  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  999989306  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  999989306  RISE       1
\Color_PWM:PWMUDB:prevCompare1\/main_0     macrocell39     3434   7184  999989306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Color_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Color_PWM:PWMUDB:status_0\/clock_0
Path slack     : 999989319p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7171
-------------------------------------   ---- 
End-of-path arrival time (ps)           7171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  999989306  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  999989306  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  999989306  RISE       1
\Color_PWM:PWMUDB:status_0\/main_1         macrocell40     3421   7171  999989319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:status_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2799/main_1
Capture Clock  : Net_2799/clock_0
Path slack     : 999990406p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT      slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  999989306  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  999989306  RISE       1
\Color_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  999989306  RISE       1
Net_2799/main_1                            macrocell41     2334   6084  999990406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2799/main_0
Capture Clock  : Net_2799/clock_0
Path slack     : 999991271p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5219
-------------------------------------   ---- 
End-of-path arrival time (ps)           5219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT      slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:runmode_enable\/q  macrocell38   1250   1250  999985808  RISE       1
Net_2799/main_0                      macrocell41   3969   5219  999991271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_2799/clock_0                                           macrocell41         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Color_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Color_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 999992933p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT      slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  999992933  RISE       1
\Color_PWM:PWMUDB:runmode_enable\/main_0      macrocell38    2347   3557  999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:prevCompare1\/q
Path End       : \Color_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Color_PWM:PWMUDB:status_0\/clock_0
Path slack     : 999992942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                            -3510
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT      slack  edge  Fanout
----------------------------------  -----------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:prevCompare1\/q   macrocell39   1250   1250  999992942  RISE       1
\Color_PWM:PWMUDB:status_0\/main_0  macrocell40   2298   3548  999992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:status_0\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Color_PWM:PWMUDB:status_0\/q
Path End       : \Color_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Color_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 999995313p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   1000000000
- Setup time                                             -500
------------------------------------------------   ---------- 
End-of-path required time (ps)                      999999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:status_0\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                    model name    delay     AT      slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ---------  ----  ------
\Color_PWM:PWMUDB:status_0\/q               macrocell40    1250   1250  999995313  RISE       1
\Color_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2937   4187  999995313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Color_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

