# Interrupt-Priority-Encoder-with-Nested-Interrupt-Support-in-Verilog
A configurable Interrupt Priority Encoder module in Verilog featuring multiple priority modes, nested interrupt detection, and CPU acknowledgment interface. Includes testbench and simulation setup.
