[Directive] .amdgcn_target "amdgcn-amd-amdhsa--gfx950"
[Directive] .amdhsa_code_object_version 6
[Directive] .section	.text._Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,"axG",@progbits,_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,comdat
[Directive] .protected	_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE ; -- Begin function _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
[Kernel Name] .globl	_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
[Directive] .p2align	8
[Directive] .type	_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,@function
[Label] _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE: ; @_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
[Instruction] s_load_dwordx2 ["s[50:51]":reg, "s[0:1]":reg, "0x0":imm]
[Instruction] s_load_dwordx4 ["s[20:23]":reg, "s[0:1]":reg, "0x10":imm]
[Instruction] s_load_dword ["s33":reg, "s[0:1]":reg, "0x20":imm]
[Instruction] s_load_dwordx2 ["s[6:7]":reg, "s[0:1]":reg, "0x30":imm]
[Instruction] s_load_dwordx4 ["s[28:31]":reg, "s[0:1]":reg, "0x40":imm]
[Instruction] s_lshl_b32 ["s61":reg, "s2":reg, "3":imm]
[Instruction] s_waitcnt ["lgkmcnt(0)":expr]
[Instruction] s_load_dword ["s21":reg, "s[0:1]":reg, "0x50":imm]
[Instruction] s_load_dwordx8 ["s[8:15]":reg, "s[0:1]":reg, "0x60":imm]
[Instruction] s_cmp_lg_u32 ["0":imm, "-1":imm]
[Instruction] s_mov_b64 ["s[34:35]":reg, "src_shared_base":label]
[Instruction] s_waitcnt ["lgkmcnt(0)":expr]
[Instruction] s_cselect_b32 ["s13":reg, "0":imm, "0":imm]
[Instruction] s_cselect_b32 ["s5":reg, "s35":reg, "0":imm]
[Instruction] s_and_b32 ["s58":reg, "s13":reg, "15":imm]
[Instruction] s_and_b32 ["s15":reg, "s13":reg, "-16":imm]
[Instruction] s_load_dword ["s11":reg, "s[0:1]":reg, "0x80":imm]
[Instruction] s_load_dwordx2 ["s[52:53]":reg, "s[0:1]":reg, "0x90":imm]
[Instruction] s_load_dwordx4 ["s[24:27]":reg, "s[0:1]":reg, "0xa0":imm]
[Instruction] s_load_dword ["s60":reg, "s[0:1]":reg, "0xb0":imm]
[Instruction] s_load_dwordx2 ["s[54:55]":reg, "s[0:1]":reg, "0x150":imm]
[Instruction] s_load_dword ["s63":reg, "s[0:1]":reg, "0x170":imm]
[Instruction] s_load_dwordx4 ["s[36:39]":reg, "s[0:1]":reg, "0x160":imm]
[Instruction] s_load_dword ["s65":reg, "s[0:1]":reg, "0x1a0":imm]
[Instruction] s_load_dwordx2 ["s[56:57]":reg, "s[0:1]":reg, "0x180":imm]
[Instruction] s_load_dwordx4 ["s[16:19]":reg, "s[0:1]":reg, "0x190":imm]
[Instruction] s_add_u32 ["s15":reg, "s15":reg, "16":imm]
[Instruction] s_mov_b32 ["s59":reg, "0":imm]
[Instruction] s_waitcnt ["lgkmcnt(0)":expr]
[Instruction] s_addc_u32 ["s17":reg, "s5":reg, "0":imm]
[Instruction] s_cmp_eq_u64 ["s[58:59]":reg, "0":imm]
[Instruction] s_cselect_b32 ["s68":reg, "s13":reg, "s15":reg]
[Instruction] s_cselect_b32 ["s5":reg, "s5":reg, "s17":reg]
[Instruction] s_add_u32 ["s13":reg, "s68":reg, "0x10000":imm]
[Instruction] s_addc_u32 ["s5":reg, "s5":reg, "0":imm]
[Instruction] s_and_b32 ["s58":reg, "s13":reg, "15":imm]
[Instruction] s_and_b32 ["s15":reg, "s13":reg, "-16":imm]
[Instruction] s_add_u32 ["s15":reg, "s15":reg, "16":imm]
[Instruction] s_addc_u32 ["s17":reg, "s5":reg, "0":imm]
[Instruction] s_cmp_eq_u64 ["s[58:59]":reg, "0":imm]
[Instruction] s_cselect_b32 ["s27":reg, "s13":reg, "s15":reg]
[Instruction] s_cselect_b32 ["s5":reg, "s5":reg, "s17":reg]
[Instruction] s_add_u32 ["s13":reg, "s27":reg, "0x8000":imm]
[Instruction] s_addc_u32 ["s5":reg, "s5":reg, "0":imm]
[Instruction] s_and_b32 ["s58":reg, "s13":reg, "15":imm]
[Instruction] s_and_b32 ["s15":reg, "s13":reg, "-16":imm]
[Instruction] s_add_u32 ["s15":reg, "s15":reg, "16":imm]
[Instruction] s_addc_u32 ["s17":reg, "s5":reg, "0":imm]
[Instruction] s_cmp_eq_u64 ["s[58:59]":reg, "0":imm]
[Instruction] s_cselect_b32 ["s62":reg, "s13":reg, "s15":reg]
[Instruction] s_cselect_b32 ["s5":reg, "s5":reg, "s17":reg]
[Instruction] s_add_u32 ["s13":reg, "s62":reg, "0x8000":imm]
[Instruction] s_addc_u32 ["s5":reg, "s5":reg, "0":imm]
[Instruction] s_and_b32 ["s58":reg, "s13":reg, "15":imm]
[Instruction] s_and_b32 ["s15":reg, "s13":reg, "-16":imm]
[Instruction] s_add_u32 ["s15":reg, "s15":reg, "16":imm]
[Instruction] s_addc_u32 ["s17":reg, "s5":reg, "0":imm]
[Instruction] s_cmp_eq_u64 ["s[58:59]":reg, "0":imm]
[Instruction] s_cselect_b32 ["s69":reg, "s13":reg, "s15":reg]
[Instruction] s_cselect_b32 ["s5":reg, "s5":reg, "s17":reg]
[Instruction] s_add_u32 ["s13":reg, "s69":reg, "0x2000":imm]
[Instruction] s_addc_u32 ["s5":reg, "s5":reg, "0":imm]
[Instruction] s_and_b32 ["s58":reg, "s13":reg, "15":imm]
[Instruction] s_and_b32 ["s15":reg, "s13":reg, "-16":imm]
[Instruction] s_add_u32 ["s15":reg, "s15":reg, "16":imm]
[Instruction] s_addc_u32 ["s17":reg, "s5":reg, "0":imm]
[Instruction] s_cmp_eq_u64 ["s[58:59]":reg, "0":imm]
[Instruction] s_cselect_b32 ["s5":reg, "s5":reg, "s17":reg]
[Instruction] s_cselect_b32 ["s5":reg, "s13":reg, "s15":reg]
[Instruction] s_add_u32 ["s13":reg, "s5":reg, "0x200":imm]
[Instruction] s_and_b32 ["s15":reg, "s13":reg, "-16":imm]
[Instruction] s_and_b32 ["s58":reg, "s13":reg, "15":imm]
[Instruction] s_add_u32 ["s15":reg, "s15":reg, "16":imm]
[Instruction] s_cmp_eq_u64 ["s[58:59]":reg, "0":imm]
[Instruction] s_cselect_b32 ["s23":reg, "s13":reg, "s15":reg]
[Instruction] s_lshl_b32 ["s3":reg, "s3":reg, "8":imm]
[Instruction] s_mul_i32 ["s17":reg, "s4":reg, "s28":reg]
[Instruction] s_add_i32 ["s17":reg, "s17":reg, "s3":reg]
[Instruction] v_lshlrev_b32_e32 ["v6":reg, "4":imm, "v0":reg]
[Instruction] s_mul_i32 ["s17":reg, "s17":reg, "s30":reg]
[Instruction] v_bitop3_b32 ["v1":reg, "v0":reg, "v6":reg, "32 bitop3:0x6c":expr]
[Instruction] v_lshrrev_b32_e32 ["v2":reg, "1":imm, "v0":reg]
[Instruction] s_add_i32 ["s17":reg, "s17":reg, "s2":reg]
[Instruction] v_lshrrev_b32_e32 ["v1":reg, "1":imm, "v1":reg]
[Instruction] v_and_b32_e32 ["v4":reg, "0x60":imm, "v2":reg]
[Instruction] s_mul_i32 ["s28":reg, "s17":reg, "s21":reg]
[Instruction] s_mul_i32 ["s13":reg, "s22":reg, "s33":reg]
[Instruction] v_bfe_u32 ["v3":reg, "v0":reg, "2":imm, "4":imm]
[Instruction] v_and_or_b32 ["v4":reg, "v1":reg, "24":imm, "v4":reg]
[Instruction] s_ashr_i32 ["s29":reg, "s28":reg, "31":imm]
[Instruction] v_mad_u64_u32 ["v[4:5]":reg, "s[34:35]":reg, "v3":reg, "s13":reg, "v[4:5]":reg]
[Instruction] s_lshl_b32 ["s15":reg, "s13":reg, "4":imm]
[Instruction] s_lshl_b64 ["s[28:29]":reg, "s[28:29]":reg, "1":imm]
[Instruction] v_lshlrev_b32_e32 ["v1":reg, "3":imm, "v0":reg]
[Instruction] v_lshlrev_b32_e32 ["v14":reg, "1":imm, "v4":reg]
[Instruction] v_add_lshl_u32 ["v15":reg, "v4":reg, "s15":reg, "1":imm]
[Instruction] s_add_u32 ["s28":reg, "s6":reg, "s28":reg]
[Instruction] v_and_b32_e32 ["v4":reg, "8":imm, "v1":reg]
[Instruction] s_movk_i32 ["s6":reg, "0x70":imm]
[Instruction] s_mul_i32 ["s15":reg, "s30":reg, "s21":reg]
[Instruction] v_and_b32_e32 ["v3":reg, "0xc00":imm, "v6":reg]
[Instruction] v_bfe_u32 ["v5":reg, "v0":reg, "1":imm, "4":imm]
[Instruction] v_and_or_b32 ["v4":reg, "v2":reg, "s6":reg, "v4":reg]
[Instruction] s_addc_u32 ["s29":reg, "s7":reg, "s29":reg]
[Instruction] v_add_u32_e32 ["v3":reg, "s68":reg, "v3":reg]
[Instruction] v_mad_u64_u32 ["v[4:5]":reg, "s[6:7]":reg, "v5":reg, "s15":reg, "v[4:5]":reg]
[Instruction] v_readfirstlane_b32 ["s6":reg, "v3":reg]
[Instruction] s_mov_b32 ["m0":label, "s6":reg]
[Instruction] s_lshl_b32 ["s6":reg, "s15":reg, "4":imm]
[Instruction] v_add_u32_e32 ["v7":reg, "0x1000":imm, "v3":reg]
[Instruction] s_lshl_b32 ["s30":reg, "s15":reg, "9":imm]
[Instruction] s_mov_b32 ["s31":reg, "0x110000":imm]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x2000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x3000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x4000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x5000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x6000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x7000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x8000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0x9000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0xa000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0xb000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0xc000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0xd000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v7":reg, "0xe000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_u32_e32 ["v4":reg, "s6":reg, "v4":reg]
[Instruction] v_readfirstlane_b32 ["s7":reg, "v7":reg]
[Instruction] v_add_u32_e32 ["v3":reg, "0xf000":imm, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "1":imm, "v4":reg]
[Instruction] s_mov_b32 ["m0":label, "s7":reg]
[Instruction] v_add_lshl_u32 ["v4":reg, "v4":reg, "s6":reg, "1":imm]
[Instruction] v_readfirstlane_b32 ["s6":reg, "v3":reg]
[Instruction] buffer_load_dwordx4 ["v5":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s6":reg]
[Instruction] s_mul_i32 ["s6":reg, "s4":reg, "s12":reg]
[Instruction] s_mul_i32 ["s6":reg, "s6":reg, "s14":reg]
[Instruction] s_add_i32 ["s6":reg, "s6":reg, "s2":reg]
[Instruction] s_mul_i32 ["s6":reg, "s6":reg, "s11":reg]
[Instruction] s_ashr_i32 ["s7":reg, "s6":reg, "31":imm]
[Instruction] buffer_load_dwordx4 ["v4":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_lshl_b64 ["s[6:7]":reg, "s[6:7]":reg, "1":imm]
[Instruction] v_and_b32_e32 ["v4":reg, "24":imm, "v2":reg]
[Instruction] v_and_b32_e32 ["v2":reg, "0xc0":imm, "v0":reg]
[Instruction] s_add_u32 ["s8":reg, "s8":reg, "s6":reg]
[Instruction] s_mul_i32 ["s6":reg, "s11":reg, "s14":reg]
[Instruction] v_or_b32_e32 ["v3":reg, "s3":reg, "v2":reg]
[Instruction] v_and_b32_e32 ["v5":reg, "15":imm, "v0":reg]
[Instruction] v_mul_lo_u32 ["v2":reg, "s6":reg, "v3":reg]
[Instruction] s_addc_u32 ["s9":reg, "s9":reg, "s7":reg]
[Instruction] s_mul_i32 ["s7":reg, "s6":reg, "s10":reg]
[Instruction] v_mul_lo_u32 ["v5":reg, "v5":reg, "s6":reg]
[Instruction] v_or_b32_e32 ["v2":reg, "v2":reg, "v4":reg]
[Instruction] s_mul_i32 ["s7":reg, "s7":reg, "s12":reg]
[Instruction] v_add_lshl_u32 ["v7":reg, "v5":reg, "v2":reg, "1":imm]
[Instruction] s_lshl_b32 ["s10":reg, "s7":reg, "1":imm]
[Instruction] s_mov_b32 ["s11":reg, "0x20000":imm]
[Instruction] buffer_load_dwordx4 ["a[48:51]":reg, "v7":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_or_b32_e32 ["v7":reg, "32":imm, "v2":reg]
[Instruction] v_add_lshl_u32 ["v8":reg, "v5":reg, "v7":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[52:55]":reg, "v8":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_u32_e32 ["v8":reg, "64":imm, "v2":reg]
[Instruction] v_add_lshl_u32 ["v9":reg, "v5":reg, "v8":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[56:59]":reg, "v9":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_u32_e32 ["v9":reg, "0x60":imm, "v2":reg]
[Instruction] s_lshl_b32 ["s3":reg, "s6":reg, "4":imm]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v9":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v5":reg, "s3":reg, "v5":reg]
[Instruction] buffer_load_dwordx4 ["a[60:63]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v2":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[64:0x43]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v7":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x44:0x47]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v8":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x48:0x4b]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v9":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v5":reg, "s3":reg, "v5":reg]
[Instruction] buffer_load_dwordx4 ["a[0x4c:0x4f]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v2":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x50:0x53]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v7":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x54:0x57]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v8":reg, "1":imm]
[Instruction] s_mul_i32 ["s58":reg, "s4":reg, "s36":reg]
[Instruction] buffer_load_dwordx4 ["a[0x58:0x5b]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] v_add_lshl_u32 ["v10":reg, "v5":reg, "v9":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v5":reg, "s3":reg, "v5":reg]
[Instruction] s_add_i32 ["s3":reg, "s58":reg, "s61":reg]
[Instruction] s_mul_i32 ["s63":reg, "s63":reg, "s38":reg]
[Instruction] s_mul_i32 ["s6":reg, "s63":reg, "s3":reg]
[Instruction] s_ashr_i32 ["s7":reg, "s6":reg, "31":imm]
[Instruction] s_lshl_b64 ["s[6:7]":reg, "s[6:7]":reg, "2":imm]
[Instruction] s_add_u32 ["s40":reg, "s54":reg, "s6":reg]
[Instruction] s_mul_i32 ["s64":reg, "s4":reg, "s16":reg]
[Instruction] buffer_load_dwordx4 ["a[0x5c:0x5f]":reg, "v10":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] s_addc_u32 ["s41":reg, "s55":reg, "s7":reg]
[Instruction] s_add_i32 ["s3":reg, "s64":reg, "s61":reg]
[Instruction] s_mul_i32 ["s65":reg, "s65":reg, "s18":reg]
[Instruction] v_add_lshl_u32 ["v2":reg, "v5":reg, "v2":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x60:0x63]":reg, "v2":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] s_mul_i32 ["s6":reg, "s65":reg, "s3":reg]
[Instruction] v_add_lshl_u32 ["v2":reg, "v5":reg, "v7":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x64:0x67]":reg, "v2":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] s_ashr_i32 ["s7":reg, "s6":reg, "31":imm]
[Instruction] v_add_lshl_u32 ["v2":reg, "v5":reg, "v8":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x68:0x6b]":reg, "v2":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] s_lshl_b64 ["s[6:7]":reg, "s[6:7]":reg, "2":imm]
[Instruction] s_mul_i32 ["s66":reg, "s4":reg, "s20":reg]
[Instruction] v_add_lshl_u32 ["v2":reg, "v5":reg, "v9":reg, "1":imm]
[Instruction] buffer_load_dwordx4 ["a[0x6c:0x6f]":reg, "v2":reg, "s[8:11]":reg, "0 offen offset:0":expr]
[Instruction] s_add_u32 ["s8":reg, "s56":reg, "s6":reg]
[Instruction] s_mul_i32 ["s3":reg, "s66":reg, "s22":reg]
[Instruction] s_addc_u32 ["s9":reg, "s57":reg, "s7":reg]
[Instruction] s_add_i32 ["s3":reg, "s3":reg, "s61":reg]
[Instruction] s_mul_i32 ["s6":reg, "s3":reg, "s33":reg]
[Instruction] v_and_b32_e32 ["v2":reg, "0x600":imm, "v1":reg]
[Instruction] v_lshlrev_b32_e32 ["v7":reg, "2":imm, "v0":reg]
[Instruction] s_ashr_i32 ["s7":reg, "s6":reg, "31":imm]
[Instruction] v_lshlrev_b32_e32 ["v17":reg, "1":imm, "v2":reg]
[Instruction] s_movk_i32 ["s42":reg, "0x100":imm]
[Instruction] s_mov_b32 ["s43":reg, "s31":reg]
[Instruction] v_and_b32_e32 ["v16":reg, "0xfc":imm, "v7":reg]
[Instruction] s_mov_b32 ["m0":label, "s5":reg]
[Instruction] s_mov_b64 ["s[16:17]":reg, "s[40:41]":reg]
[Instruction] s_lshl_b64 ["s[6:7]":reg, "s[6:7]":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v5":reg, "s27":reg, "v17":reg]
[Instruction] buffer_load_dword ["v16":reg, "s[40:43]":reg, "0 offen lds":label]
[Instruction] s_mov_b64 ["s[18:19]":reg, "s[42:43]":reg]
[Instruction] s_mov_b32 ["s16":reg, "s8":reg]
[Instruction] s_mov_b32 ["s17":reg, "s9":reg]
[Instruction] s_mov_b32 ["m0":label, "s23":reg]
[Instruction] s_add_u32 ["s28":reg, "s50":reg, "s6":reg]
[Instruction] v_readfirstlane_b32 ["s6":reg, "v5":reg]
[Instruction] v_add_u32_e32 ["v5":reg, "0x1000":imm, "v5":reg]
[Instruction] buffer_load_dword ["v16":reg, "s[16:19]":reg, "0 offen lds":label]
[Instruction] s_addc_u32 ["s29":reg, "s51":reg, "s7":reg]
[Instruction] s_lshl_b32 ["s30":reg, "s13":reg, "6":imm]
[Instruction] s_mov_b32 ["m0":label, "s6":reg]
[Instruction] v_readfirstlane_b32 ["s6":reg, "v5":reg]
[Instruction] s_mul_i32 ["s67":reg, "s4":reg, "s24":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s6":reg]
[Instruction] s_mul_i32 ["s6":reg, "s67":reg, "s26":reg]
[Instruction] s_add_i32 ["s12":reg, "s6":reg, "s61":reg]
[Instruction] s_mul_i32 ["s6":reg, "s12":reg, "s60":reg]
[Instruction] s_ashr_i32 ["s7":reg, "s6":reg, "31":imm]
[Instruction] s_lshl_b64 ["s[6:7]":reg, "s[6:7]":reg, "1":imm]
[Instruction] s_mul_i32 ["s10":reg, "s26":reg, "s60":reg]
[Instruction] s_add_u32 ["s44":reg, "s52":reg, "s6":reg]
[Instruction] v_add_u32_e32 ["v5":reg, "s62":reg, "v17":reg]
[Instruction] s_addc_u32 ["s45":reg, "s53":reg, "s7":reg]
[Instruction] s_lshl_b32 ["s46":reg, "s10":reg, "6":imm]
[Instruction] v_readfirstlane_b32 ["s6":reg, "v5":reg]
[Instruction] v_add_u32_e32 ["v5":reg, "0x1000":imm, "v5":reg]
[Instruction] s_lshl_b32 ["s10":reg, "s22":reg, "5":imm]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["s47":reg, "s31":reg]
[Instruction] s_mov_b32 ["m0":label, "s6":reg]
[Instruction] v_readfirstlane_b32 ["s6":reg, "v5":reg]
[Instruction] s_add_i32 ["s72":reg, "s3":reg, "s10":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s6":reg]
[Instruction] s_mul_i32 ["s6":reg, "s72":reg, "s33":reg]
[Instruction] s_add_i32 ["s70":reg, "s27":reg, "0x2000":imm]
[Instruction] s_ashr_i32 ["s7":reg, "s6":reg, "31":imm]
[Instruction] s_lshl_b64 ["s[6:7]":reg, "s[6:7]":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v5":reg, "s70":reg, "v17":reg]
[Instruction] s_add_u32 ["s28":reg, "s50":reg, "s6":reg]
[Instruction] v_readfirstlane_b32 ["s3":reg, "v5":reg]
[Instruction] v_add_u32_e32 ["v5":reg, "0x1000":imm, "v5":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_addc_u32 ["s29":reg, "s51":reg, "s7":reg]
[Instruction] s_mov_b32 ["m0":label, "s3":reg]
[Instruction] v_readfirstlane_b32 ["s3":reg, "v5":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s3":reg]
[Instruction] s_lshl_b32 ["s3":reg, "s26":reg, "5":imm]
[Instruction] s_add_i32 ["s3":reg, "s12":reg, "s3":reg]
[Instruction] s_mul_i32 ["s6":reg, "s3":reg, "s60":reg]
[Instruction] s_add_i32 ["s71":reg, "s62":reg, "0x2000":imm]
[Instruction] s_ashr_i32 ["s7":reg, "s6":reg, "31":imm]
[Instruction] s_lshl_b64 ["s[6:7]":reg, "s[6:7]":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v5":reg, "s71":reg, "v17":reg]
[Instruction] s_add_u32 ["s44":reg, "s52":reg, "s6":reg]
[Instruction] v_readfirstlane_b32 ["s3":reg, "v5":reg]
[Instruction] v_add_u32_e32 ["v5":reg, "0x1000":imm, "v5":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_addc_u32 ["s45":reg, "s53":reg, "s7":reg]
[Instruction] s_mov_b32 ["m0":label, "s3":reg]
[Instruction] v_readfirstlane_b32 ["s3":reg, "v5":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s3":reg]
[Instruction] v_lshrrev_b32_e32 ["v9":reg, "6":imm, "v0":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_load_dwordx2 ["s[34:35]":reg, "s[0:1]":reg, "0x140":imm]
[Instruction] s_load_dwordx2 ["s[6:7]":reg, "s[0:1]":reg, "0xc0":imm]
[Instruction] s_load_dwordx4 ["s[36:39]":reg, "s[0:1]":reg, "0xd0":imm]
[Instruction] s_load_dword ["s3":reg, "s[0:1]":reg, "0xe0":imm]
[Instruction] s_load_dwordx2 ["s[20:21]":reg, "s[0:1]":reg, "0xf0":imm]
[Instruction] s_load_dwordx2 ["s[48:49]":reg, "s[0:1]":reg, "0x120":imm]
[Instruction] s_waitcnt ["vmcnt(0) expcnt(0) lgkmcnt(0)":expr]
[Instruction] s_barrier
[Instruction] s_load_dwordx2 ["s[24:25]":reg, "s[0:1]":reg, "0x110":imm]
[Instruction] s_load_dwordx4 ["s[12:15]":reg, "s[0:1]":reg, "0x100":imm]
[Instruction] s_load_dwordx4 ["s[16:19]":reg, "s[0:1]":reg, "0x130":imm]
[Instruction] v_and_b32_e32 ["v8":reg, "32":imm, "v0":reg]
[Instruction] s_mov_b32 ["s37":reg, "2":imm]
[Instruction] v_lshrrev_b32_e32 ["v11":reg, "2":imm, "v0":reg]
[Instruction] s_mov_b32 ["s35":reg, "1":imm]
[Instruction] s_waitcnt ["lgkmcnt(0)":expr]
[Instruction] s_add_i32 ["s25":reg, "s5":reg, "0x100":imm]
[Instruction] v_lshlrev_b32_e32 ["v13":reg, "5":imm, "v0":reg]
[Instruction] s_add_u32 ["s40":reg, "s40":reg, "0x100":imm]
[Instruction] v_and_b32_e32 ["v10":reg, "0x200":imm, "v6":reg]
[Instruction] v_and_b32_e32 ["v12":reg, "16":imm, "v0":reg]
[Instruction] v_and_b32_e32 ["v13":reg, "0x1e0":imm, "v13":reg]
[Instruction] s_addc_u32 ["s41":reg, "s41":reg, "0":imm]
[Instruction] s_add_i32 ["s0":reg, "s72":reg, "s10":reg]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "14":imm, "v9":reg]
[Instruction] v_or3_b32 ["v10":reg, "v10":reg, "v13":reg, "v12":reg]
[Instruction] v_and_b32_e32 ["v11":reg, "12":imm, "v11":reg]
[Instruction] v_and_b32_e32 ["v18":reg, "0xf0":imm, "v6":reg]
[Instruction] v_and_b32_e32 ["v19":reg, "12":imm, "v0":reg]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s33":reg]
[Instruction] v_add3_u32 ["v10":reg, "s68":reg, "v5":reg, "v10":reg]
[Instruction] v_lshlrev_b32_e32 ["v5":reg, "10":imm, "v9":reg]
[Instruction] v_lshl_add_u32 ["v9":reg, "v9":reg, "11":imm, "s69":reg]
[Instruction] v_bitop3_b32 ["v11":reg, "v18":reg, "v19":reg, "v11 bitop3:0x36":expr]
[Instruction] s_add_i32 ["s19":reg, "s27":reg, "0x4000":imm]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] v_lshl_add_u32 ["v9":reg, "v11":reg, "1":imm, "v9":reg]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v11":reg, "s19":reg, "v17":reg]
[Instruction] s_mov_b32 ["m0":label, "s25":reg]
[Instruction] s_add_u32 ["s28":reg, "s50":reg, "s0":reg]
[Instruction] v_readfirstlane_b32 ["s0":reg, "v11":reg]
[Instruction] v_add_u32_e32 ["v11":reg, "0x1000":imm, "v11":reg]
[Instruction] v_and_b32_e32 ["v13":reg, "0x1f8":imm, "v1":reg]
[Instruction] buffer_load_dword ["v16":reg, "s[40:43]":reg, "0 offen lds":label]
[Instruction] s_addc_u32 ["s29":reg, "s51":reg, "s1":reg]
[Instruction] s_mov_b32 ["m0":label, "s0":reg]
[Instruction] v_readfirstlane_b32 ["s0":reg, "v11":reg]
[Instruction] v_lshlrev_b32_e32 ["v11":reg, "6":imm, "v0":reg]
[Instruction] v_add3_u32 ["v1":reg, "s68":reg, "v5":reg, "v13":reg]
[Instruction] v_xad_u32 ["v4":reg, "v13":reg, "v4":reg, "s69":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s0":reg]
[Instruction] v_and_b32_e32 ["v13":reg, "48":imm, "v0":reg]
[Instruction] v_and_b32_e32 ["v11":reg, "0x3c0":imm, "v11":reg]
[Instruction] v_and_b32_e32 ["v18":reg, "32":imm, "v7":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_bitop3_b32 ["v11":reg, "v11":reg, "v18":reg, "v13 bitop3:0x36":expr]
[Instruction] v_add_u32_e32 ["v18":reg, "s27":reg, "v11":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v18 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v18 offset:0x400":expr]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v18 offset:0x800":expr]
[Instruction] v_and_b32_e32 ["v7":reg, "12":imm, "v7":reg]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v18 offset:0xc00":expr]
[Instruction] v_or_b32_e32 ["v13":reg, "v7":reg, "v13":reg]
[Instruction] v_add_u32_e32 ["v18":reg, "s5":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v18 offset:0":expr]

[Instruction] v_add_u32_e32 ["v18":reg, "s23":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v18 offset:0":expr]

[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] s_waitcnt ["lgkmcnt(0)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] v_or_b32_e32 ["v7":reg, "v7":reg, "v12":reg]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v18":reg, "s62":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v18 offset:0":expr]
[Instruction] v_and_b32_e32 ["v6":reg, "0x2c0":imm, "v6":reg]
[Instruction] v_lshlrev_b32_e32 ["v7":reg, "1":imm, "v7":reg]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v18 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v18 offset:0x800":expr]
[Instruction] v_bitop3_b32 ["v12":reg, "v7":reg, "v8":reg, "v6 bitop3:0x36":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v18 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v6":reg, "s62":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v6 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v6 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v6 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v6 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v6 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v6 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v6 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v6 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v6":reg, "s27":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v6 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v6 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v6 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v6 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v6 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v6 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v6 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v6 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "0":imm]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "0":imm]
[Instruction] v_add3_u32 ["v6":reg, "s5":reg, "64":imm, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v6 offset:0":expr]

[Instruction] v_add3_u32 ["v6":reg, "s23":reg, "64":imm, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v6 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "0":imm]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "0":imm]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "0":imm]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "0":imm]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] s_add_i32 ["s0":reg, "s67":reg, "64":imm]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s26":reg]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s61":reg]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s60":reg]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] s_add_i32 ["s10":reg, "s62":reg, "0x4000":imm]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "0":imm]
[Instruction] s_waitcnt ["vmcnt(0) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v6":reg, "s10":reg, "v17":reg]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] s_add_u32 ["s44":reg, "s52":reg, "s0":reg]
[Instruction] v_readfirstlane_b32 ["s0":reg, "v6":reg]
[Instruction] v_add_u32_e32 ["v6":reg, "0x1000":imm, "v6":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] s_addc_u32 ["s45":reg, "s53":reg, "s1":reg]
[Instruction] s_mov_b32 ["m0":label, "s0":reg]
[Instruction] v_readfirstlane_b32 ["s0":reg, "v6":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s0":reg]
[Instruction] s_add_i32 ["s39":reg, "s23":reg, "0x100":imm]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] s_add_u32 ["s40":reg, "s8":reg, "0x100":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] s_addc_u32 ["s41":reg, "s9":reg, "0":imm]
[Instruction] s_mov_b32 ["m0":label, "s39":reg]
[Instruction] s_add_i32 ["s0":reg, "s27":reg, "0x1000":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] buffer_load_dword ["v16":reg, "s[40:43]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_add_u32_e32 ["v6":reg, "s0":reg, "v11":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v6 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v6 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v6 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v6 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] s_add_i32 ["s1":reg, "s62":reg, "0x1000":imm]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v6":reg, "s1":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v6 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v6 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v6 offset:0x800":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v6 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v6":reg, "s1":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v6 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v6 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v6 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v6 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v6 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v6 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v6 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v6 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v6":reg, "s0":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v6 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v6 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v6 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v6 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v6 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v6 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v6 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v6 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_add_i32 ["s0":reg, "s5":reg, "0x80":imm]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] v_add_u32_e32 ["v6":reg, "s0":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v6 offset:0":expr]

[Instruction] s_add_i32 ["s0":reg, "s23":reg, "0x80":imm]
[Instruction] v_add_u32_e32 ["v6":reg, "s0":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v6 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] s_mul_i32 ["s15":reg, "s4":reg, "s36":reg]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] s_add_i32 ["s15":reg, "s15":reg, "s61":reg]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] s_mul_i32 ["s0":reg, "s15":reg, "s38":reg]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s3":reg]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s8":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s9":reg]
[Instruction] s_lshl_b32 ["s10":reg, "s3":reg, "5":imm]
[Instruction] v_or_b32_e32 ["v5":reg, "v5":reg, "v16":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_or_b32_e32 ["v6":reg, "0x100":imm, "v5":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] v_or_b32_e32 ["v7":reg, "0x200":imm, "v5":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_or_b32_e32 ["v8":reg, "0x300":imm, "v5":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] s_add_i32 ["s8":reg, "s66":reg, "0x60":imm]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] s_mul_i32 ["s8":reg, "s8":reg, "s22":reg]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] s_add_i32 ["s8":reg, "s8":reg, "s61":reg]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] s_mul_i32 ["s8":reg, "s8":reg, "s33":reg]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] s_add_i32 ["s1":reg, "s27":reg, "0x6000":imm]
[Instruction] s_ashr_i32 ["s9":reg, "s8":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["vmcnt(4) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[8:9]":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v18":reg, "s1":reg, "v17":reg]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] s_add_u32 ["s28":reg, "s50":reg, "s8":reg]
[Instruction] v_readfirstlane_b32 ["s1":reg, "v18":reg]
[Instruction] v_add_u32_e32 ["v18":reg, "0x1000":imm, "v18":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] s_addc_u32 ["s29":reg, "s51":reg, "s9":reg]
[Instruction] s_mov_b32 ["m0":label, "s1":reg]
[Instruction] v_readfirstlane_b32 ["s1":reg, "v18":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s1":reg]
[Instruction] v_add_u32_e32 ["v18":reg, "s70":reg, "v11":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v18 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v18 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v18 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v18 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v18":reg, "s71":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v18 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v18 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v18 offset:0x800":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v18 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v18":reg, "s71":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v18 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v18 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v18 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v18 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v18 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v18 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v18 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v18 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v18":reg, "s70":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v18 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v18 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v18 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v18 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v18 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v18 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v18 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v18 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_add_i32 ["s1":reg, "s5":reg, "0xc0":imm]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] v_add_u32_e32 ["v18":reg, "s1":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v18 offset:0":expr]

[Instruction] s_add_i32 ["s1":reg, "s23":reg, "0xc0":imm]
[Instruction] v_add_u32_e32 ["v18":reg, "s1":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v18 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] s_lshl_b32 ["s13":reg, "s3":reg, "4":imm]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s13":reg]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s8":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s9":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] s_add_i32 ["s8":reg, "s67":reg, "0x60":imm]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] s_mul_i32 ["s8":reg, "s8":reg, "s26":reg]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] s_add_i32 ["s8":reg, "s8":reg, "s61":reg]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] s_mul_i32 ["s8":reg, "s8":reg, "s60":reg]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] s_add_i32 ["s1":reg, "s62":reg, "0x6000":imm]
[Instruction] s_ashr_i32 ["s9":reg, "s8":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["vmcnt(4) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[8:9]":reg, "1":imm]
[Instruction] v_add_u32_e32 ["v17":reg, "s1":reg, "v17":reg]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] s_add_u32 ["s44":reg, "s52":reg, "s8":reg]
[Instruction] v_readfirstlane_b32 ["s1":reg, "v17":reg]
[Instruction] v_add_u32_e32 ["v17":reg, "0x1000":imm, "v17":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] s_addc_u32 ["s45":reg, "s53":reg, "s9":reg]
[Instruction] s_mov_b32 ["m0":label, "s1":reg]
[Instruction] v_readfirstlane_b32 ["s1":reg, "v17":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s1":reg]
[Instruction] s_add_i32 ["s1":reg, "s27":reg, "0x3000":imm]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_add_u32_e32 ["v17":reg, "s1":reg, "v11":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v17 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v17 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v17 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v17 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] s_add_i32 ["s8":reg, "s62":reg, "0x3000":imm]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v17":reg, "s8":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v17 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v17 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v17 offset:0x800":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v17 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v17":reg, "s8":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v17 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v17 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v17 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v17 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v17 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v17 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v17 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v17 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v17":reg, "s1":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v17 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v17 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v17 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v17 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v17 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v17 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v17 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v17 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] v_add_u32_e32 ["v17":reg, "s25":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v17 offset:0":expr]

[Instruction] v_add_u32_e32 ["v17":reg, "s39":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v17 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s13":reg]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s0":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s1":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["vmcnt(4) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_add_u32_e32 ["v17":reg, "s19":reg, "v11":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v17 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v17 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v17 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v17 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] s_movk_i32 ["s17":reg, "0x80":imm]
[Instruction] s_add_i32 ["s19":reg, "s66":reg, "32":imm]
[Instruction] s_add_i32 ["s25":reg, "s67":reg, "32":imm]
[Instruction] v_lshlrev_b32_e32 ["v2":reg, "1":imm, "v2":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Label] .LBB0_1:                                ; =>This Inner Loop Header: Depth=1
[Instruction] s_add_i32 ["s1":reg, "s37":reg, "-1":imm]
[Instruction] s_and_b32 ["s8":reg, "s1":reg, "0xffff":imm]
[Instruction] s_and_b32 ["s36":reg, "s17":reg, "0x1fc0":imm]
[Instruction] s_add_i32 ["s8":reg, "s8":reg, "0xffff":imm]
[Instruction] s_lshr_b32 ["s39":reg, "s37":reg, "7":imm]
[Instruction] s_add_i32 ["s9":reg, "s36":reg, "s66":reg]
[Instruction] s_sext_i32_i16 ["s28":reg, "s8":reg]
[Instruction] s_add_i32 ["s39":reg, "s39":reg, "s61":reg]
[Instruction] s_mul_i32 ["s9":reg, "s9":reg, "s22":reg]
[Instruction] s_bfe_u32 ["s29":reg, "s28":reg, "0x70018":imm]
[Instruction] s_add_i32 ["s9":reg, "s9":reg, "s39":reg]
[Instruction] s_add_i32 ["s41":reg, "s8":reg, "s29":reg]
[Instruction] s_mul_i32 ["s28":reg, "s9":reg, "s33":reg]
[Instruction] s_sext_i32_i16 ["s41":reg, "s41":reg]
[Instruction] s_lshl_b32 ["s0":reg, "s59":reg, "14":imm]
[Instruction] s_ashr_i32 ["s29":reg, "s28":reg, "31":imm]
[Instruction] s_ashr_i32 ["s44":reg, "s41":reg, "7":imm]
[Instruction] s_and_b32 ["s41":reg, "s41":reg, "0xffffff80":imm]
[Instruction] s_lshr_b32 ["s68":reg, "s1":reg, "7":imm]
[Instruction] s_add_i32 ["s1":reg, "s27":reg, "s0":reg]
[Instruction] s_lshl_b64 ["s[28:29]":reg, "s[28:29]":reg, "1":imm]
[Instruction] s_sub_i32 ["s8":reg, "s8":reg, "s41":reg]
[Instruction] s_add_u32 ["s28":reg, "s50":reg, "s28":reg]
[Instruction] v_add_u32_e32 ["v18":reg, "s1":reg, "v2":reg]
[Instruction] s_sext_i32_i16 ["s45":reg, "s8":reg]
[Instruction] s_addc_u32 ["s29":reg, "s51":reg, "s29":reg]
[Instruction] s_add_i32 ["s8":reg, "s39":reg, "s58":reg]
[Instruction] v_readfirstlane_b32 ["s40":reg, "v18":reg]
[Instruction] v_add_u32_e32 ["v18":reg, "0x1000":imm, "v18":reg]
[Instruction] s_mul_i32 ["s8":reg, "s63":reg, "s8":reg]
[Instruction] v_readfirstlane_b32 ["s9":reg, "v18":reg]
[Instruction] s_mov_b32 ["m0":label, "s40":reg]
[Instruction] s_add_i32 ["s8":reg, "s8":reg, "s36":reg]
[Instruction] s_lshl_b32 ["s72":reg, "s59":reg, "8":imm]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s9":reg]
[Instruction] s_ashr_i32 ["s9":reg, "s8":reg, "31":imm]
[Instruction] s_add_i32 ["s69":reg, "s5":reg, "s72":reg]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[8:9]":reg, "2":imm]
[Instruction] s_add_u32 ["s40":reg, "s54":reg, "s8":reg]
[Instruction] s_mov_b32 ["s43":reg, "s31":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] s_addc_u32 ["s41":reg, "s55":reg, "s9":reg]
[Instruction] s_mov_b32 ["m0":label, "s69":reg]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] s_lshl_b32 ["s8":reg, "s35":reg, "14":imm]
[Instruction] buffer_load_dword ["v16":reg, "s[40:43]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] v_add_u32_e32 ["v18":reg, "s69":reg, "v13":reg]
[Instruction] s_add_i32 ["s69":reg, "s62":reg, "s8":reg]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] v_add_u32_e32 ["v21":reg, "s69":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v21 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v21 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v21 offset:0x800":expr]
[Instruction] v_add_u32_e32 ["v20":reg, "s69":reg, "v12":reg]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v21 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v20 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v20 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v20 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v20 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v20 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v20 offset:0x900":expr]
[Instruction] s_add_i32 ["s70":reg, "s27":reg, "s8":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v20 offset:0xc00":expr]
[Instruction] v_add_u32_e32 ["v19":reg, "s70":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v20 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v19 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v19 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v19 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v19 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v19 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v19 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v19 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v19 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] s_lshl_b32 ["s9":reg, "s35":reg, "8":imm]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] s_add_i32 ["s74":reg, "s5":reg, "s9":reg]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_add_i32 ["s75":reg, "s23":reg, "s9":reg]
[Instruction] v_add3_u32 ["v24":reg, "s74":reg, "64":imm, "v13":reg]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v24 offset:0":expr]

[Instruction] v_add3_u32 ["v22":reg, "s75":reg, "64":imm, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v22 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] s_add_i32 ["s29":reg, "s15":reg, "s44":reg]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] s_lshl_b32 ["s28":reg, "s45":reg, "6":imm]
[Instruction] s_mul_i32 ["s8":reg, "s29":reg, "s38":reg]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] s_add_i32 ["s8":reg, "s8":reg, "s28":reg]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] s_add_i32 ["s8":reg, "s8":reg, "48":imm]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] s_mul_i32 ["s8":reg, "s8":reg, "s3":reg]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_ashr_i32 ["s9":reg, "s8":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[8:9]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s8":reg]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s9":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] s_add_i32 ["s71":reg, "s62":reg, "s0":reg]
[Instruction] s_add_i32 ["s0":reg, "s36":reg, "s67":reg]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s26":reg]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s39":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] s_mul_i32 ["s40":reg, "s0":reg, "s60":reg]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] s_ashr_i32 ["s41":reg, "s40":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] s_lshl_b64 ["s[40:41]":reg, "s[40:41]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] s_add_u32 ["s44":reg, "s52":reg, "s40":reg]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] v_add_u32_e32 ["v21":reg, "s71":reg, "v2":reg]
[Instruction] s_addc_u32 ["s45":reg, "s53":reg, "s41":reg]
[Instruction] s_add_i32 ["s28":reg, "s39":reg, "s64":reg]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["vmcnt(4) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] v_readfirstlane_b32 ["s29":reg, "v21":reg]
[Instruction] v_add_u32_e32 ["v21":reg, "0x1000":imm, "v21":reg]
[Instruction] s_mul_i32 ["s28":reg, "s65":reg, "s28":reg]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] s_mov_b32 ["s47":reg, "s31":reg]
[Instruction] v_readfirstlane_b32 ["s0":reg, "v21":reg]
[Instruction] s_add_i32 ["s40":reg, "s28":reg, "s36":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] s_mov_b32 ["m0":label, "s29":reg]
[Instruction] s_ashr_i32 ["s41":reg, "s40":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s0":reg]
[Instruction] s_add_i32 ["s78":reg, "s23":reg, "s72":reg]
[Instruction] s_lshl_b64 ["s[40:41]":reg, "s[40:41]":reg, "2":imm]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] s_add_u32 ["s40":reg, "s56":reg, "s40":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] s_addc_u32 ["s41":reg, "s57":reg, "s41":reg]
[Instruction] s_add_i32 ["s28":reg, "s70":reg, "0x1000":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] s_mov_b32 ["m0":label, "s78":reg]
[Instruction] v_add_u32_e32 ["v27":reg, "s28":reg, "v11":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] buffer_load_dword ["v16":reg, "s[40:43]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v27 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v27 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v27 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v27 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] s_add_i32 ["s72":reg, "s69":reg, "0x1000":imm]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] v_add_u32_e32 ["v25":reg, "s72":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v25 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v25 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v25 offset:0x800":expr]
[Instruction] v_add_u32_e32 ["v20":reg, "s72":reg, "v12":reg]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v25 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v20 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v20 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v20 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v20 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v20 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v20 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v20 offset:0xc00":expr]
[Instruction] v_add_u32_e32 ["v26":reg, "s28":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v20 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v26 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v26 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v26 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v26 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v26 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v26 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v26 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v26 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] s_add_i32 ["s73":reg, "s74":reg, "0x80":imm]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_add_i32 ["s76":reg, "s75":reg, "0x80":imm]
[Instruction] v_add_u32_e32 ["v21":reg, "s73":reg, "v13":reg]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v21 offset:0":expr]

[Instruction] v_add_u32_e32 ["v23":reg, "s76":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v23 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] s_sub_i32 ["s72":reg, "s17":reg, "64":imm]
[Instruction] s_add_i32 ["s68":reg, "s15":reg, "s68":reg]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] s_and_b32 ["s28":reg, "s72":reg, "0x1fc0":imm]
[Instruction] s_mul_i32 ["s68":reg, "s68":reg, "s38":reg]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] s_add_i32 ["s68":reg, "s68":reg, "s28":reg]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] s_mul_i32 ["s72":reg, "s68":reg, "s3":reg]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_ashr_i32 ["s73":reg, "s72":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_lshl_b64 ["s[72:73]":reg, "s[72:73]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s72":reg]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s73":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] s_add_i32 ["s28":reg, "s36":reg, "s19":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] v_add_u32_e32 ["v17":reg, "s1":reg, "v11":reg]
[Instruction] s_addk_i32 ["s1":reg, "0x2000":imm]
[Instruction] s_mul_i32 ["s28":reg, "s28":reg, "s22":reg]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] v_add_u32_e32 ["v22":reg, "s1":reg, "v2":reg]
[Instruction] s_add_i32 ["s1":reg, "s28":reg, "s39":reg]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] s_mul_i32 ["s76":reg, "s1":reg, "s33":reg]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] s_ashr_i32 ["s77":reg, "s76":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] s_lshl_b64 ["s[76:77]":reg, "s[76:77]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["vmcnt(4) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] v_readfirstlane_b32 ["s73":reg, "v22":reg]
[Instruction] v_add_u32_e32 ["v22":reg, "0x1000":imm, "v22":reg]
[Instruction] s_add_u32 ["s28":reg, "s50":reg, "s76":reg]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] v_readfirstlane_b32 ["s72":reg, "v22":reg]
[Instruction] s_addc_u32 ["s29":reg, "s51":reg, "s77":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] s_mov_b32 ["m0":label, "s73":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_add_i32 ["s1":reg, "s70":reg, "0x2000":imm]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s72":reg]
[Instruction] v_add_u32_e32 ["v28":reg, "s1":reg, "v11":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[28:31]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v28 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v28 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v28 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v28 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] s_add_i32 ["s76":reg, "s69":reg, "0x2000":imm]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] v_add_u32_e32 ["v22":reg, "s76":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v22 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v22 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v22 offset:0x800":expr]
[Instruction] v_add_u32_e32 ["v24":reg, "s76":reg, "v12":reg]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v22 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v24 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v24 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v24 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v24 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v24 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v24 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v24 offset:0xc00":expr]
[Instruction] v_add_u32_e32 ["v25":reg, "s1":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v24 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v25 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v25 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v25 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v25 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v25 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v25 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v25 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v25 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] s_addk_i32 ["s74":reg, "0xc0":imm]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_addk_i32 ["s75":reg, "0xc0":imm]
[Instruction] v_add_u32_e32 ["v20":reg, "s74":reg, "v13":reg]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v20 offset:0":expr]

[Instruction] v_add_u32_e32 ["v26":reg, "s75":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v26 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] s_add_i32 ["s77":reg, "s68":reg, "16":imm]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] s_mul_i32 ["s0":reg, "s77":reg, "s3":reg]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s0":reg]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s1":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] s_add_i32 ["s0":reg, "s36":reg, "s25":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s26":reg]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s39":reg]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s60":reg]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] s_addk_i32 ["s71":reg, "0x2000":imm]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] v_add_u32_e32 ["v21":reg, "s71":reg, "v2":reg]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["vmcnt(4) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] v_readfirstlane_b32 ["s36":reg, "v21":reg]
[Instruction] v_add_u32_e32 ["v21":reg, "0x1000":imm, "v21":reg]
[Instruction] s_add_u32 ["s44":reg, "s52":reg, "s0":reg]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] v_readfirstlane_b32 ["s39":reg, "v21":reg]
[Instruction] s_addc_u32 ["s45":reg, "s53":reg, "s1":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] s_mov_b32 ["m0":label, "s36":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_addk_i32 ["s70":reg, "0x3000":imm]
[Instruction] buffer_load_dwordx4 ["v14":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] s_mov_b32 ["m0":label, "s39":reg]
[Instruction] v_add_u32_e32 ["v27":reg, "s70":reg, "v11":reg]
[Instruction] buffer_load_dwordx4 ["v15":reg, "s[44:47]":reg, "0 offen lds":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v27 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v27 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v27 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v27 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] s_addk_i32 ["s69":reg, "0x3000":imm]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] v_add_u32_e32 ["v23":reg, "s69":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v23 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v23 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v23 offset:0x800":expr]
[Instruction] v_add_u32_e32 ["v21":reg, "s69":reg, "v12":reg]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v23 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v21 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v21 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v21 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v21 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v21 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v21 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v21 offset:0xc00":expr]
[Instruction] v_add_u32_e32 ["v22":reg, "s70":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v21 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v22 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v22 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v22 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v22 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v22 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v22 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v22 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v22 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v18 offset:0":expr]

[Instruction] v_add_u32_e32 ["v19":reg, "s78":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v19 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] s_add_i32 ["s0":reg, "s68":reg, "32":imm]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s3":reg]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s0":reg]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s1":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["vmcnt(4) lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v17 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v17 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v17 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v17 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] s_xor_b32 ["s35":reg, "s35":reg, "1":imm]
[Instruction] s_xor_b32 ["s59":reg, "s59":reg, "1":imm]
[Instruction] s_add_i32 ["s37":reg, "s37":reg, "1":imm]
[Instruction] s_add_i32 ["s17":reg, "s17":reg, "64":imm]
[Instruction] s_cmpk_eq_i32 ["s37":reg, "0x400":imm]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] s_cbranch_scc0 [".LBB0_1":label]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] s_lshl_b32 ["s0":reg, "s35":reg, "14":imm]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] s_add_i32 ["s17":reg, "s62":reg, "s0":reg]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s17":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v2 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v2 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s17":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v2 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v2 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v2 offset:0xc00":expr]
[Instruction] s_add_i32 ["s19":reg, "s27":reg, "s0":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s19":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v2 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v2 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v2 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] s_lshl_b32 ["s0":reg, "s35":reg, "8":imm]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_add_i32 ["s22":reg, "s5":reg, "s0":reg]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] v_add3_u32 ["v2":reg, "s22":reg, "64":imm, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v2 offset:0":expr]

[Instruction] s_add_i32 ["s23":reg, "s23":reg, "s0":reg]
[Instruction] v_add3_u32 ["v2":reg, "s23":reg, "64":imm, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v2 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] s_add_i32 ["s5":reg, "s15":reg, "7":imm]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] s_mul_i32 ["s5":reg, "s5":reg, "s38":reg]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] s_add_i32 ["s0":reg, "s5":reg, "0x1fb0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s3":reg]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s8":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s9":reg]
[Instruction] s_mov_b32 ["s11":reg, "0x20000":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] s_add_i32 ["s1":reg, "s19":reg, "0x1000":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s1":reg, "v11":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v2 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v2 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] s_add_i32 ["s8":reg, "s17":reg, "0x1000":imm]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s8":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v2 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v2 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s8":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v2 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v2 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v2 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s1":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v2 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v2 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v2 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_add_i32 ["s1":reg, "s22":reg, "0x80":imm]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s1":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v2 offset:0":expr]

[Instruction] s_add_i32 ["s1":reg, "s23":reg, "0x80":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s1":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v2 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s13":reg]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s8":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s9":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] s_add_i32 ["s1":reg, "s19":reg, "0x2000":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s1":reg, "v11":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v2 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v2 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] s_add_i32 ["s8":reg, "s17":reg, "0x2000":imm]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s8":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v2 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v2 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s8":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v2 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v2 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v2 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s1":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v2 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v2 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v2 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] s_addk_i32 ["s22":reg, "0xc0":imm]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s22":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7e]":reg, "v2 offset:0":expr]

[Instruction] s_addk_i32 ["s23":reg, "0xc0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s23":reg, "v13":reg]
[Instruction] ds_read_b32 ["v[0x7f]":reg, "v2 offset:0":expr]

[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s13":reg]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_lshl_b64 ["s[8:9]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s8":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0x7e]":reg, "0x3fb8aa3b":imm, "v[0x7e]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s9":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] s_addk_i32 ["s19":reg, "0x3000":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s19":reg, "v11":reg]
[Instruction] ds_read_b128 ["a[0x70:0x73]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b128 ["a[0x74:0x77]":reg, "v2 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b128 ["a[0x78:0x7b]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[0x7c:0x7f]":reg, "v2 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[0:3]":reg, "v10 offset:0":expr]
[Instruction] ds_read_b128 ["a[4:7]":reg, "v10 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[8:11]":reg, "v10 offset:0x800":expr]
[Instruction] ds_read_b128 ["a[12:15]":reg, "v10 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[16:19]":reg, "v10 offset:0x1000":expr]
[Instruction] ds_read_b128 ["a[20:23]":reg, "v10 offset:0x1400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] ds_read_b128 ["a[24:27]":reg, "v10 offset:0x1800":expr]
[Instruction] ds_read_b128 ["a[28:31]":reg, "v10 offset:0x1c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x70:0x73]":reg, "a[0:3]":reg, "0":imm]
[Instruction] ds_read_b128 ["a[32:35]":reg, "v10 offset:0x2000":expr]
[Instruction] ds_read_b128 ["a[36:39]":reg, "v10 offset:0x2400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x74:0x77]":reg, "a[4:7]":reg, "v[46:49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x78:0x7b]":reg, "a[8:11]":reg, "v[46:49]":reg]
[Instruction] ds_read_b128 ["a[40:43]":reg, "v10 offset:0x2800":expr]
[Instruction] ds_read_b128 ["a[44:47]":reg, "v10 offset:0x2c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[46:49]":reg, "a[0x7c:0x7f]":reg, "a[12:15]":reg, "v[46:49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x70:0x73]":reg, "a[16:19]":reg, "0":imm]
[Instruction] ds_read_b128 ["v[62:0x41]":reg, "v10 offset:0x3000":expr]
[Instruction] ds_read_b128 ["v[0x42:0x45]":reg, "v10 offset:0x3400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x74:0x77]":reg, "a[20:23]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x78:0x7b]":reg, "a[24:27]":reg, "v[50:53]":reg]
[Instruction] ds_read_b128 ["v[0x46:0x49]":reg, "v10 offset:0x3800":expr]
[Instruction] s_addk_i32 ["s17":reg, "0x3000":imm]
[Instruction] ds_read_b128 ["v[0x4a:0x4d]":reg, "v10 offset:0x3c00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[50:53]":reg, "a[0x7c:0x7f]":reg, "a[28:31]":reg, "v[50:53]":reg]
[Instruction] v_mul_f32_e32 ["v[46]":reg, "0x3e0293ee":imm, "v[46]":reg]
[Instruction] v_mul_f32_e32 ["v[47]":reg, "0x3e0293ee":imm, "v[47]":reg]
[Instruction] v_mul_f32_e32 ["v[48]":reg, "0x3e0293ee":imm, "v[48]":reg]
[Instruction] v_mul_f32_e32 ["v[49]":reg, "0x3e0293ee":imm, "v[49]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x70:0x73]":reg, "a[32:35]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s17":reg, "v11":reg]
[Instruction] ds_read_b128 ["v[0x4e:0x51]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b128 ["v[0x52:0x55]":reg, "v2 offset:0x400":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x74:0x77]":reg, "a[36:39]":reg, "v[54:57]":reg]
[Instruction] v_subrev_f32_dpp ["v[46]":reg, "v[0x7e]":reg, "v[46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[47]":reg, "v[0x7e]":reg, "v[47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[48]":reg, "v[0x7e]":reg, "v[48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[49]":reg, "v[0x7e]":reg, "v[49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x78:0x7b]":reg, "a[40:43]":reg, "v[54:57]":reg]
[Instruction] ds_read_b128 ["v[0x56:0x59]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b128 ["v[0x5a:0x5d]":reg, "v2 offset:0xc00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[54:57]":reg, "a[0x7c:0x7f]":reg, "a[44:47]":reg, "v[54:57]":reg]
[Instruction] v_mul_f32_e32 ["v[50]":reg, "0x3e0293ee":imm, "v[50]":reg]
[Instruction] v_mul_f32_e32 ["v[51]":reg, "0x3e0293ee":imm, "v[51]":reg]
[Instruction] v_mul_f32_e32 ["v[52]":reg, "0x3e0293ee":imm, "v[52]":reg]
[Instruction] v_mul_f32_e32 ["v[53]":reg, "0x3e0293ee":imm, "v[53]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "0":imm]
[Instruction] v_add_u32_e32 ["v2":reg, "s17":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x5e:0x5f]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x60:0x61]":reg, "v2 offset:0x100":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x62:0x63]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x64:0x65]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "v[58:61]":reg]
[Instruction] v_subrev_f32_dpp ["v[50]":reg, "v[0x7e]":reg, "v[50] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[51]":reg, "v[0x7e]":reg, "v[51] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[52]":reg, "v[0x7e]":reg, "v[52] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[53]":reg, "v[0x7e]":reg, "v[53] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x78:0x7b]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x66:0x67]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x68:0x69]":reg, "v2 offset:0x900":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6a:0x6b]":reg, "v2 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[0x6c:0x6d]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[58:61]":reg, "a[0x7c:0x7f]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg]
[Instruction] v_mul_f32_e32 ["v[54]":reg, "0x3e0293ee":imm, "v[54]":reg]
[Instruction] v_mul_f32_e32 ["v[55]":reg, "0x3e0293ee":imm, "v[55]":reg]
[Instruction] v_mul_f32_e32 ["v[56]":reg, "0x3e0293ee":imm, "v[56]":reg]
[Instruction] v_mul_f32_e32 ["v[57]":reg, "0x3e0293ee":imm, "v[57]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x4e:0x51]":reg, "a[48:51]":reg, "0":imm]
[Instruction] v_subrev_f32_dpp ["v[54]":reg, "v[0x7e]":reg, "v[54] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[55]":reg, "v[0x7e]":reg, "v[55] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[56]":reg, "v[0x7e]":reg, "v[56] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[57]":reg, "v[0x7e]":reg, "v[57] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x52:0x55]":reg, "a[52:55]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[46]":reg, "v[46]":reg]
[Instruction] v_exp_f32_e32 ["v[47]":reg, "v[47]":reg]
[Instruction] v_exp_f32_e32 ["v[48]":reg, "v[48]":reg]
[Instruction] v_exp_f32_e32 ["v[49]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x56:0x59]":reg, "a[56:59]":reg, "v[62:0x41]":reg]
[Instruction] v_add_u32_e32 ["v2":reg, "s19":reg, "v12":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x70:0x71]":reg, "v2 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x72:0x73]":reg, "v2 offset:0x100":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[62:0x41]":reg, "v[0x5a:0x5d]":reg, "a[60:63]":reg, "v[62:0x41]":reg]
[Instruction] v_exp_f32_e32 ["v[50]":reg, "v[50]":reg]
[Instruction] v_exp_f32_e32 ["v[51]":reg, "v[51]":reg]
[Instruction] v_exp_f32_e32 ["v[52]":reg, "v[52]":reg]
[Instruction] v_exp_f32_e32 ["v[53]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x4e:0x51]":reg, "a[64:0x43]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x74:0x75]":reg, "v2 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x76:0x77]":reg, "v2 offset:0x500":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x52:0x55]":reg, "a[0x44:0x47]":reg, "v[0x42:0x45]":reg]
[Instruction] v_mul_f32_e32 ["v[58]":reg, "0x3e0293ee":imm, "v[58]":reg]
[Instruction] v_mul_f32_e32 ["v[59]":reg, "0x3e0293ee":imm, "v[59]":reg]
[Instruction] v_mul_f32_e32 ["v[60]":reg, "0x3e0293ee":imm, "v[60]":reg]
[Instruction] v_mul_f32_e32 ["v[61]":reg, "0x3e0293ee":imm, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x56:0x59]":reg, "a[0x48:0x4b]":reg, "v[0x42:0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[58]":reg, "v[0x7e]":reg, "v[58] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[59]":reg, "v[0x7e]":reg, "v[59] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[60]":reg, "v[0x7e]":reg, "v[60] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[61]":reg, "v[0x7e]":reg, "v[61] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x42:0x45]":reg, "v[0x5a:0x5d]":reg, "a[0x4c:0x4f]":reg, "v[0x42:0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x76]":reg, "v[46]":reg, "v[47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x77]":reg, "v[48]":reg, "v[49]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x4e:0x51]":reg, "a[0x50:0x53]":reg, "0":imm]
[Instruction] v_exp_f32_e32 ["v[54]":reg, "v[54]":reg]
[Instruction] v_exp_f32_e32 ["v[55]":reg, "v[55]":reg]
[Instruction] v_exp_f32_e32 ["v[56]":reg, "v[56]":reg]
[Instruction] v_exp_f32_e32 ["v[57]":reg, "v[57]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x52:0x55]":reg, "a[0x54:0x57]":reg, "v[0x46:0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x78]":reg, "v[50]":reg, "v[51]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x79]":reg, "v[52]":reg, "v[53]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x56:0x59]":reg, "a[0x58:0x5b]":reg, "v[0x46:0x49]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0x78:0x79]":reg, "v2 offset:0x800":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7a:0x7b]":reg, "v2 offset:0x900":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x46:0x49]":reg, "v[0x5a:0x5d]":reg, "a[0x5c:0x5f]":reg, "v[0x46:0x49]":reg]
[Instruction] v_exp_f32_e32 ["v[58]":reg, "v[58]":reg]
[Instruction] v_exp_f32_e32 ["v[59]":reg, "v[59]":reg]
[Instruction] v_exp_f32_e32 ["v[60]":reg, "v[60]":reg]
[Instruction] v_exp_f32_e32 ["v[61]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x4e:0x51]":reg, "a[0x60:0x63]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["a[0x7c:0x7d]":reg, "v2 offset:0xc00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[0x7e:0x7f]":reg, "v2 offset:0xd00":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x52:0x55]":reg, "a[0x64:0x67]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7a]":reg, "v[54]":reg, "v[55]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7b]":reg, "v[56]":reg, "v[57]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7c]":reg, "v[58]":reg, "v[59]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x7d]":reg, "v[60]":reg, "v[61]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x56:0x59]":reg, "a[0x68:0x6b]":reg, "v[0x4a:0x4d]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x76]":reg, "v[0x78]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x77]":reg, "v[0x79]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7a]":reg, "v[0x7c]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x7b]":reg, "v[0x7d]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x4a:0x4d]":reg, "v[0x5a:0x5d]":reg, "a[0x6c:0x6f]":reg, "v[0x4a:0x4d]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x80:0x8f]":reg, "v[0x5e:0x61]":reg, "v[0x76:0x79]":reg, "v[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[0:1]":reg, "v1 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["a[2:3]":reg, "v1 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[4:5]":reg, "v1 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[6:7]":reg, "v1 offset:0x1200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0x90:0x9f]":reg, "v[0x5e:0x61]":reg, "v[0x7a:0x7d]":reg, "v[0x90:0x9f]":reg]
[Instruction] v_subrev_f32_dpp ["v[62]":reg, "v[0x7f]":reg, "v[62] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[63]":reg, "v[0x7f]":reg, "v[63] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[64]":reg, "v[0x7f]":reg, "v[64] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x41]":reg, "v[0x7f]":reg, "v[0x41] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x42]":reg, "v[0x7f]":reg, "v[0x42] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x43]":reg, "v[0x7f]":reg, "v[0x43] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x44]":reg, "v[0x7f]":reg, "v[0x44] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x45]":reg, "v[0x7f]":reg, "v[0x45] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xa0:0xaf]":reg, "v[0x62:0x65]":reg, "v[0x76:0x79]":reg, "v[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[8:9]":reg, "v1 offset:0x2000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[10:11]":reg, "v1 offset:0x3000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[12:13]":reg, "v1 offset:0x2200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[14:15]":reg, "v1 offset:0x3200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xb0:0xbf]":reg, "v[0x62:0x65]":reg, "v[0x7a:0x7d]":reg, "v[0xb0:0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[62]":reg, "v[46]":reg, "v[62]":reg]
[Instruction] v_mul_f32_e32 ["v[63]":reg, "v[47]":reg, "v[63]":reg]
[Instruction] v_mul_f32_e32 ["v[64]":reg, "v[48]":reg, "v[64]":reg]
[Instruction] v_mul_f32_e32 ["v[0x41]":reg, "v[49]":reg, "v[0x41]":reg]
[Instruction] v_mul_f32_e32 ["v[0x42]":reg, "v[50]":reg, "v[0x42]":reg]
[Instruction] v_mul_f32_e32 ["v[0x43]":reg, "v[51]":reg, "v[0x43]":reg]
[Instruction] v_mul_f32_e32 ["v[0x44]":reg, "v[52]":reg, "v[0x44]":reg]
[Instruction] v_mul_f32_e32 ["v[0x45]":reg, "v[53]":reg, "v[0x45]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[62]":reg, "v[62]":reg, "v[63]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[63]":reg, "v[64]":reg, "v[0x41]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[64]":reg, "v[0x42]":reg, "v[0x43]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x41]":reg, "v[0x44]":reg, "v[0x45]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x46]":reg, "v[0x7f]":reg, "v[0x46] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x47]":reg, "v[0x7f]":reg, "v[0x47] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x48]":reg, "v[0x7f]":reg, "v[0x48] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x49]":reg, "v[0x7f]":reg, "v[0x49] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xc0:0xcf]":reg, "v[0x66:0x69]":reg, "v[0x76:0x79]":reg, "v[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[16:17]":reg, "v1 offset:0x4000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[18:19]":reg, "v1 offset:0x5000":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[62:63]":reg, "offset:0":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[64:0x41]":reg, "offset:0x200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xd0:0xdf]":reg, "v[0x66:0x69]":reg, "v[0x7a:0x7d]":reg, "v[0xd0:0xdf]":reg]
[Instruction] v_subrev_f32_dpp ["v[0x4a]":reg, "v[0x7f]":reg, "v[0x4a] quad_perm:[0":reg, "0":imm, "0":imm, "0] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4b]":reg, "v[0x7f]":reg, "v[0x4b] quad_perm:[1":reg, "1":imm, "1":imm, "1] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4c]":reg, "v[0x7f]":reg, "v[0x4c] quad_perm:[2":reg, "2":imm, "2":imm, "2] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_subrev_f32_dpp ["v[0x4d]":reg, "v[0x7f]":reg, "v[0x4d] quad_perm:[3":reg, "3":imm, "3":imm, "3] row_mask:0xf bank_mask:0xf":expr]
[Instruction] v_mul_f32_e32 ["v[0x46]":reg, "v[54]":reg, "v[0x46]":reg]
[Instruction] v_mul_f32_e32 ["v[0x47]":reg, "v[55]":reg, "v[0x47]":reg]
[Instruction] v_mul_f32_e32 ["v[0x48]":reg, "v[56]":reg, "v[0x48]":reg]
[Instruction] v_mul_f32_e32 ["v[0x49]":reg, "v[57]":reg, "v[0x49]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4a]":reg, "v[58]":reg, "v[0x4a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4b]":reg, "v[59]":reg, "v[0x4b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4c]":reg, "v[60]":reg, "v[0x4c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x4d]":reg, "v[61]":reg, "v[0x4d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x42]":reg, "v[0x46]":reg, "v[0x47]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x43]":reg, "v[0x48]":reg, "v[0x49]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x44]":reg, "v[0x4a]":reg, "v[0x4b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x45]":reg, "v[0x4c]":reg, "v[0x4d]":reg]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xe0:0xef]":reg, "v[0x6a:0x6d]":reg, "v[0x76:0x79]":reg, "v[0xe0:0xef]":reg]
[Instruction] ds_write_b64 ["v9":reg, "v[0x42:0x43]":reg, "offset:0x400":expr]
[Instruction] ds_write_b64 ["v9":reg, "v[0x44:0x45]":reg, "offset:0x600":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["v[0xf0:0xff]":reg, "v[0x6a:0x6d]":reg, "v[0x7a:0x7d]":reg, "v[0xf0:0xff]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[62]":reg, "v[64]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[63]":reg, "v[0x41]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x42]":reg, "v[0x44]":reg]
[Instruction] v_permlane16_swap_b32_e32 ["v[0x43]":reg, "v[0x45]":reg]
[Instruction] s_waitcnt ["lgkmcnt(12)":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x80:0x8f]":reg, "a[0x70:0x73]":reg, "v[62:0x41]":reg, "a[0x80:0x8f]":reg]
[Instruction] ds_read_b64_tr_b16 ["a[20:21]":reg, "v1 offset:0x4200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[22:23]":reg, "v1 offset:0x5200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[24:25]":reg, "v1 offset:0x6000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[26:27]":reg, "v1 offset:0x7000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[28:29]":reg, "v1 offset:0x6200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[30:31]":reg, "v1 offset:0x7200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[32:33]":reg, "v1 offset:0x8000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[34:35]":reg, "v1 offset:0x9000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0x90:0x9f]":reg, "a[0x70:0x73]":reg, "v[0x42:0x45]":reg, "a[0x90:0x9f]":reg]
[Instruction] s_waitcnt ["lgkmcnt(8)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xa0:0xaf]":reg, "a[0x74:0x77]":reg, "v[62:0x41]":reg, "a[0xa0:0xaf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[30:31]":reg, "v4 offset:0":expr]
[Instruction] ds_read_b64_tr_b16 ["v[32:33]":reg, "v4 offset:0x200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[34:35]":reg, "v4 offset:0x400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[36:37]":reg, "v4 offset:0x600":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s13":reg]
[Instruction] ds_read_b64_tr_b16 ["v[38:39]":reg, "v4 offset:0x800":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[40:41]":reg, "v4 offset:0xa00":expr]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] ds_read_b64_tr_b16 ["v[42:43]":reg, "v4 offset:0xc00":expr]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s0":reg]
[Instruction] ds_read_b64_tr_b16 ["v[44:45]":reg, "v4 offset:0xe00":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xb0:0xbf]":reg, "a[0x74:0x77]":reg, "v[0x42:0x45]":reg, "a[0xb0:0xbf]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s1":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xc0:0xcf]":reg, "a[0x78:0x7b]":reg, "v[62:0x41]":reg, "a[0xc0:0xcf]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[46:47]":reg, "v4 offset:0x1000":expr]
[Instruction] ds_read_b64_tr_b16 ["v[48:49]":reg, "v4 offset:0x1200":expr]
[Instruction] ds_read_b64_tr_b16 ["v[50:51]":reg, "v4 offset:0x1400":expr]
[Instruction] ds_read_b64_tr_b16 ["v[52:53]":reg, "v4 offset:0x1600":expr]
[Instruction] ds_read_b64_tr_b16 ["a[36:37]":reg, "v1 offset:0x8200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[38:39]":reg, "v1 offset:0x9200":expr]
[Instruction] ds_read_b64_tr_b16 ["a[40:41]":reg, "v1 offset:0xa000":expr]
[Instruction] ds_read_b64_tr_b16 ["a[42:43]":reg, "v1 offset:0xb000":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xd0:0xdf]":reg, "a[0x78:0x7b]":reg, "v[0x42:0x45]":reg, "a[0xd0:0xdf]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xe0:0xef]":reg, "a[0x7c:0x7f]":reg, "v[62:0x41]":reg, "a[0xe0:0xef]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[54:55]":reg, "v4 offset:0x1800":expr]
[Instruction] ds_read_b64_tr_b16 ["v[56:57]":reg, "v4 offset:0x1a00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[58:59]":reg, "v4 offset:0x1c00":expr]
[Instruction] ds_read_b64_tr_b16 ["v[60:61]":reg, "v4 offset:0x1e00":expr]
[Instruction] ds_read_b64_tr_b16 ["a[44:45]":reg, "v1 offset:0xa200":expr]
[Instruction] s_mul_i32 ["s0":reg, "s4":reg, "s16":reg]
[Instruction] ds_read_b64_tr_b16 ["a[46:47]":reg, "v1 offset:0xb200":expr]
[Instruction] v_mfma_f32_32x32x16_bf16 ["a[0xf0:0xff]":reg, "a[0x7c:0x7f]":reg, "v[0x42:0x45]":reg, "a[0xf0:0xff]":reg]
[Instruction] s_waitcnt ["lgkmcnt(6)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[0:3]":reg, "v[30:33]":reg, "0":imm]
[Instruction] ds_read_b64_tr_b16 ["v[62:63]":reg, "v1 offset:0xc000":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s18":reg]
[Instruction] ds_read_b64_tr_b16 ["v[64:0x41]":reg, "v1 offset:0xd000":expr]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s2":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x42:0x43]":reg, "v1 offset:0xc200":expr]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s34":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x44:0x45]":reg, "v1 offset:0xd200":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[8:11]":reg, "v[34:37]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[16:19]":reg, "v[38:41]":reg, "v[0x6e:0x71]":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x46:0x47]":reg, "v1 offset:0xe000":expr]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] ds_read_b64_tr_b16 ["v[0x48:0x49]":reg, "v1 offset:0xf000":expr]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] s_mul_i32 ["s8":reg, "s18":reg, "s34":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x4a:0x4b]":reg, "v1 offset:0xe200":expr]
[Instruction] s_add_u32 ["s16":reg, "s48":reg, "s0":reg]
[Instruction] v_mul_lo_u32 ["v4":reg, "s8":reg, "v3":reg]
[Instruction] v_and_b32_e32 ["v23":reg, "31":imm, "v0":reg]
[Instruction] v_lshrrev_b32_e32 ["v0":reg, "3":imm, "v0":reg]
[Instruction] ds_read_b64_tr_b16 ["v[0x4c:0x4d]":reg, "v1 offset:0xf200":expr]
[Instruction] s_addc_u32 ["s17":reg, "s49":reg, "s1":reg]
[Instruction] v_and_b32_e32 ["v2":reg, "4":imm, "v0":reg]
[Instruction] v_mad_u64_u32 ["v[0:1]":reg, "s[0:1]":reg, "v23":reg, "s8":reg, "v[4:5]":reg]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v2":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v10":reg, "8":imm, "v2":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[24:27]":reg, "v[42:45]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[32:35]":reg, "v[46:49]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "a[40:43]":reg, "v[50:53]":reg, "v[0x6e:0x71]":reg]
[Instruction] s_waitcnt ["lgkmcnt(4)":expr]
[Instruction] s_barrier
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[62:0x41]":reg, "v[54:57]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x6e:0x71]":reg, "v[0x46:0x49]":reg, "v[58:61]":reg, "v[0x6e:0x71]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[4:7]":reg, "v[30:33]":reg, "0":imm]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[12:15]":reg, "v[34:37]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[20:23]":reg, "v[38:41]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[28:31]":reg, "v[42:45]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[36:39]":reg, "v[46:49]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "a[44:47]":reg, "v[50:53]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(10)":expr]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x42:0x45]":reg, "v[54:57]":reg, "v[0x72:0x75]":reg]
[Instruction] v_mfma_f32_16x16x32_bf16 ["v[0x72:0x75]":reg, "v[0x4a:0x4d]":reg, "v[58:61]":reg, "v[0x72:0x75]":reg]
[Instruction] s_waitcnt ["lgkmcnt(2)":expr]
[Instruction] s_mov_b32 ["s18":reg, "-1":imm]
[Instruction] s_mov_b32 ["s19":reg, "s11":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x80]":reg, "v[0x80]":reg, "v[0x81]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x81]":reg, "v[0x82]":reg, "v[0x83]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x82]":reg, "v[0x84]":reg, "v[0x85]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x83]":reg, "v[0x86]":reg, "v[0x87]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x84]":reg, "v[0x88]":reg, "v[0x89]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x85]":reg, "v[0x8a]":reg, "v[0x8b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x86]":reg, "v[0x8c]":reg, "v[0x8d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x87]":reg, "v[0x8e]":reg, "v[0x8f]":reg]
[Instruction] buffer_store_dwordx2 ["v[0x80:0x81]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v10":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v11":reg, "16":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0x82:0x83]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v11":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v12":reg, "24":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0x84:0x85]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v12":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v4":reg, "32":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0x86:0x87]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v4":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v14":reg, "40":imm, "v2":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa0]":reg, "v[0xa0]":reg, "v[0xa1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa1]":reg, "v[0xa2]":reg, "v[0xa3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa2]":reg, "v[0xa4]":reg, "v[0xa5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa3]":reg, "v[0xa6]":reg, "v[0xa7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa4]":reg, "v[0xa8]":reg, "v[0xa9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa5]":reg, "v[0xaa]":reg, "v[0xab]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa6]":reg, "v[0xac]":reg, "v[0xad]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa7]":reg, "v[0xae]":reg, "v[0xaf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xa0:0xa1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v14":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v15":reg, "48":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xa2:0xa3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v15":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v16":reg, "56":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xa4:0xa5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v16":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v9":reg, "64":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xa6:0xa7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v9":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v17":reg, "0x48":imm, "v2":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc0]":reg, "v[0xc0]":reg, "v[0xc1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc1]":reg, "v[0xc2]":reg, "v[0xc3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc2]":reg, "v[0xc4]":reg, "v[0xc5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc3]":reg, "v[0xc6]":reg, "v[0xc7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc4]":reg, "v[0xc8]":reg, "v[0xc9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc5]":reg, "v[0xca]":reg, "v[0xcb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc6]":reg, "v[0xcc]":reg, "v[0xcd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc7]":reg, "v[0xce]":reg, "v[0xcf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xc0:0xc1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v17":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v18":reg, "0x50":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xc2:0xc3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v18":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v19":reg, "0x58":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xc4:0xc5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v19":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v13":reg, "0x60":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xc6:0xc7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v13":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v20":reg, "0x68":imm, "v2":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe0]":reg, "v[0xe0]":reg, "v[0xe1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe1]":reg, "v[0xe2]":reg, "v[0xe3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe2]":reg, "v[0xe4]":reg, "v[0xe5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe3]":reg, "v[0xe6]":reg, "v[0xe7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe4]":reg, "v[0xe8]":reg, "v[0xe9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe5]":reg, "v[0xea]":reg, "v[0xeb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe6]":reg, "v[0xec]":reg, "v[0xed]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe7]":reg, "v[0xee]":reg, "v[0xef]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xe0:0xe1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v20":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v21":reg, "0x70":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xe2:0xe3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v21":reg, "1":imm]
[Instruction] v_or_b32_e32 ["v22":reg, "0x78":imm, "v2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xe4:0xe5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v22":reg, "1":imm]
[Instruction] v_lshl_add_u32 ["v0":reg, "s8":reg, "5":imm, "v0":reg]
[Instruction] buffer_store_dwordx2 ["v[0xe6:0xe7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v2":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x90]":reg, "v[0x90]":reg, "v[0x91]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x91]":reg, "v[0x92]":reg, "v[0x93]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x92]":reg, "v[0x94]":reg, "v[0x95]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x93]":reg, "v[0x96]":reg, "v[0x97]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x94]":reg, "v[0x98]":reg, "v[0x99]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x95]":reg, "v[0x9a]":reg, "v[0x9b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x96]":reg, "v[0x9c]":reg, "v[0x9d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x97]":reg, "v[0x9e]":reg, "v[0x9f]":reg]
[Instruction] buffer_store_dwordx2 ["v[0x90:0x91]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v10":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x92:0x93]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v11":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x94:0x95]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v12":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x96:0x97]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v4":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb0]":reg, "v[0xb0]":reg, "v[0xb1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb1]":reg, "v[0xb2]":reg, "v[0xb3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb2]":reg, "v[0xb4]":reg, "v[0xb5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb3]":reg, "v[0xb6]":reg, "v[0xb7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb4]":reg, "v[0xb8]":reg, "v[0xb9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb5]":reg, "v[0xba]":reg, "v[0xbb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb6]":reg, "v[0xbc]":reg, "v[0xbd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb7]":reg, "v[0xbe]":reg, "v[0xbf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xb0:0xb1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v14":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xb2:0xb3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v15":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xb4:0xb5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v16":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xb6:0xb7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v9":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd0]":reg, "v[0xd0]":reg, "v[0xd1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd1]":reg, "v[0xd2]":reg, "v[0xd3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd2]":reg, "v[0xd4]":reg, "v[0xd5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd3]":reg, "v[0xd6]":reg, "v[0xd7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd4]":reg, "v[0xd8]":reg, "v[0xd9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd5]":reg, "v[0xda]":reg, "v[0xdb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd6]":reg, "v[0xdc]":reg, "v[0xdd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd7]":reg, "v[0xde]":reg, "v[0xdf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xd0:0xd1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v17":reg, "1":imm]
[Instruction] s_mul_i32 ["s0":reg, "s4":reg, "s12":reg]
[Instruction] buffer_store_dwordx2 ["v[0xd2:0xd3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v18":reg, "1":imm]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s14":reg]
[Instruction] buffer_store_dwordx2 ["v[0xd4:0xd5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v19":reg, "1":imm]
[Instruction] s_add_i32 ["s0":reg, "s0":reg, "s2":reg]
[Instruction] buffer_store_dwordx2 ["v[0xd6:0xd7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf0]":reg, "v[0xf0]":reg, "v[0xf1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf1]":reg, "v[0xf2]":reg, "v[0xf3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf2]":reg, "v[0xf4]":reg, "v[0xf5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf3]":reg, "v[0xf6]":reg, "v[0xf7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf4]":reg, "v[0xf8]":reg, "v[0xf9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf5]":reg, "v[0xfa]":reg, "v[0xfb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf6]":reg, "v[0xfc]":reg, "v[0xfd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf7]":reg, "v[0xfe]":reg, "v[0xff]":reg]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v13":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xf0:0xf1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s24":reg]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v20":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xf2:0xf3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v21":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xf4:0xf5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v0":reg, "v0":reg, "v22":reg, "1":imm]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] s_mul_i32 ["s2":reg, "s14":reg, "s24":reg]
[Instruction] buffer_store_dwordx2 ["v[0xf6:0xf7]":reg, "v0":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] s_add_u32 ["s16":reg, "s20":reg, "s0":reg]
[Instruction] v_mul_lo_u32 ["v0":reg, "s2":reg, "v3":reg]
[Instruction] s_addc_u32 ["s17":reg, "s21":reg, "s1":reg]
[Instruction] v_mad_u64_u32 ["v[0:1]":reg, "s[0:1]":reg, "v23":reg, "s2":reg, "v[0:1]":reg]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v2":reg, "1":imm]
[Instruction] s_waitcnt ["vmcnt(0) expcnt(0) lgkmcnt(0)":expr]
[Instruction] s_barrier
[Instruction] v_accvgpr_read_b32 ["v[0x80]":reg, "a[0x80]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x81]":reg, "a[0x81]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x82]":reg, "a[0x82]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x83]":reg, "a[0x83]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x84]":reg, "a[0x84]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x85]":reg, "a[0x85]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x86]":reg, "a[0x86]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x87]":reg, "a[0x87]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x88]":reg, "a[0x88]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x89]":reg, "a[0x89]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x8a]":reg, "a[0x8a]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x8b]":reg, "a[0x8b]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x8c]":reg, "a[0x8c]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x8d]":reg, "a[0x8d]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x8e]":reg, "a[0x8e]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x8f]":reg, "a[0x8f]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x90]":reg, "a[0x90]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x91]":reg, "a[0x91]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x92]":reg, "a[0x92]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x93]":reg, "a[0x93]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x94]":reg, "a[0x94]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x95]":reg, "a[0x95]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x96]":reg, "a[0x96]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x97]":reg, "a[0x97]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x98]":reg, "a[0x98]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x99]":reg, "a[0x99]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x9a]":reg, "a[0x9a]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x9b]":reg, "a[0x9b]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x9c]":reg, "a[0x9c]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x9d]":reg, "a[0x9d]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x9e]":reg, "a[0x9e]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0x9f]":reg, "a[0x9f]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa0]":reg, "a[0xa0]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa1]":reg, "a[0xa1]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa2]":reg, "a[0xa2]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa3]":reg, "a[0xa3]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa4]":reg, "a[0xa4]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa5]":reg, "a[0xa5]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa6]":reg, "a[0xa6]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa7]":reg, "a[0xa7]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa8]":reg, "a[0xa8]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xa9]":reg, "a[0xa9]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xaa]":reg, "a[0xaa]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xab]":reg, "a[0xab]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xac]":reg, "a[0xac]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xad]":reg, "a[0xad]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xae]":reg, "a[0xae]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xaf]":reg, "a[0xaf]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb0]":reg, "a[0xb0]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb1]":reg, "a[0xb1]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb2]":reg, "a[0xb2]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb3]":reg, "a[0xb3]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb4]":reg, "a[0xb4]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb5]":reg, "a[0xb5]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb6]":reg, "a[0xb6]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb7]":reg, "a[0xb7]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb8]":reg, "a[0xb8]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xb9]":reg, "a[0xb9]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xba]":reg, "a[0xba]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xbb]":reg, "a[0xbb]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xbc]":reg, "a[0xbc]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xbd]":reg, "a[0xbd]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xbe]":reg, "a[0xbe]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xbf]":reg, "a[0xbf]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc0]":reg, "a[0xc0]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc1]":reg, "a[0xc1]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc2]":reg, "a[0xc2]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc3]":reg, "a[0xc3]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc4]":reg, "a[0xc4]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc5]":reg, "a[0xc5]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc6]":reg, "a[0xc6]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc7]":reg, "a[0xc7]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc8]":reg, "a[0xc8]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xc9]":reg, "a[0xc9]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xca]":reg, "a[0xca]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xcb]":reg, "a[0xcb]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xcc]":reg, "a[0xcc]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xcd]":reg, "a[0xcd]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xce]":reg, "a[0xce]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xcf]":reg, "a[0xcf]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd0]":reg, "a[0xd0]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd1]":reg, "a[0xd1]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd2]":reg, "a[0xd2]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd3]":reg, "a[0xd3]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd4]":reg, "a[0xd4]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd5]":reg, "a[0xd5]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd6]":reg, "a[0xd6]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd7]":reg, "a[0xd7]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd8]":reg, "a[0xd8]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xd9]":reg, "a[0xd9]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xda]":reg, "a[0xda]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xdb]":reg, "a[0xdb]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xdc]":reg, "a[0xdc]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xdd]":reg, "a[0xdd]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xde]":reg, "a[0xde]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xdf]":reg, "a[0xdf]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe0]":reg, "a[0xe0]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe1]":reg, "a[0xe1]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe2]":reg, "a[0xe2]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe3]":reg, "a[0xe3]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe4]":reg, "a[0xe4]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe5]":reg, "a[0xe5]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe6]":reg, "a[0xe6]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe7]":reg, "a[0xe7]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe8]":reg, "a[0xe8]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xe9]":reg, "a[0xe9]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xea]":reg, "a[0xea]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xeb]":reg, "a[0xeb]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xec]":reg, "a[0xec]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xed]":reg, "a[0xed]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xee]":reg, "a[0xee]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xef]":reg, "a[0xef]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf0]":reg, "a[0xf0]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf1]":reg, "a[0xf1]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf2]":reg, "a[0xf2]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf3]":reg, "a[0xf3]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf4]":reg, "a[0xf4]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf5]":reg, "a[0xf5]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf6]":reg, "a[0xf6]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf7]":reg, "a[0xf7]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf8]":reg, "a[0xf8]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xf9]":reg, "a[0xf9]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xfa]":reg, "a[0xfa]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xfb]":reg, "a[0xfb]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xfc]":reg, "a[0xfc]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xfd]":reg, "a[0xfd]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xfe]":reg, "a[0xfe]":reg]
[Instruction] v_accvgpr_read_b32 ["v[0xff]":reg, "a[0xff]":reg]
[Instruction] v_mul_f32_e32 ["v[0x80]":reg, "0x3db504f3":imm, "v[0x80]":reg]
[Instruction] v_mul_f32_e32 ["v[0x81]":reg, "0x3db504f3":imm, "v[0x81]":reg]
[Instruction] v_mul_f32_e32 ["v[0x82]":reg, "0x3db504f3":imm, "v[0x82]":reg]
[Instruction] v_mul_f32_e32 ["v[0x83]":reg, "0x3db504f3":imm, "v[0x83]":reg]
[Instruction] v_mul_f32_e32 ["v[0x84]":reg, "0x3db504f3":imm, "v[0x84]":reg]
[Instruction] v_mul_f32_e32 ["v[0x85]":reg, "0x3db504f3":imm, "v[0x85]":reg]
[Instruction] v_mul_f32_e32 ["v[0x86]":reg, "0x3db504f3":imm, "v[0x86]":reg]
[Instruction] v_mul_f32_e32 ["v[0x87]":reg, "0x3db504f3":imm, "v[0x87]":reg]
[Instruction] v_mul_f32_e32 ["v[0x88]":reg, "0x3db504f3":imm, "v[0x88]":reg]
[Instruction] v_mul_f32_e32 ["v[0x89]":reg, "0x3db504f3":imm, "v[0x89]":reg]
[Instruction] v_mul_f32_e32 ["v[0x8a]":reg, "0x3db504f3":imm, "v[0x8a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x8b]":reg, "0x3db504f3":imm, "v[0x8b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x8c]":reg, "0x3db504f3":imm, "v[0x8c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x8d]":reg, "0x3db504f3":imm, "v[0x8d]":reg]
[Instruction] v_mul_f32_e32 ["v[0x8e]":reg, "0x3db504f3":imm, "v[0x8e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x8f]":reg, "0x3db504f3":imm, "v[0x8f]":reg]
[Instruction] v_mul_f32_e32 ["v[0x90]":reg, "0x3db504f3":imm, "v[0x90]":reg]
[Instruction] v_mul_f32_e32 ["v[0x91]":reg, "0x3db504f3":imm, "v[0x91]":reg]
[Instruction] v_mul_f32_e32 ["v[0x92]":reg, "0x3db504f3":imm, "v[0x92]":reg]
[Instruction] v_mul_f32_e32 ["v[0x93]":reg, "0x3db504f3":imm, "v[0x93]":reg]
[Instruction] v_mul_f32_e32 ["v[0x94]":reg, "0x3db504f3":imm, "v[0x94]":reg]
[Instruction] v_mul_f32_e32 ["v[0x95]":reg, "0x3db504f3":imm, "v[0x95]":reg]
[Instruction] v_mul_f32_e32 ["v[0x96]":reg, "0x3db504f3":imm, "v[0x96]":reg]
[Instruction] v_mul_f32_e32 ["v[0x97]":reg, "0x3db504f3":imm, "v[0x97]":reg]
[Instruction] v_mul_f32_e32 ["v[0x98]":reg, "0x3db504f3":imm, "v[0x98]":reg]
[Instruction] v_mul_f32_e32 ["v[0x99]":reg, "0x3db504f3":imm, "v[0x99]":reg]
[Instruction] v_mul_f32_e32 ["v[0x9a]":reg, "0x3db504f3":imm, "v[0x9a]":reg]
[Instruction] v_mul_f32_e32 ["v[0x9b]":reg, "0x3db504f3":imm, "v[0x9b]":reg]
[Instruction] v_mul_f32_e32 ["v[0x9c]":reg, "0x3db504f3":imm, "v[0x9c]":reg]
[Instruction] v_mul_f32_e32 ["v[0x9d]":reg, "0x3db504f3":imm, "v[0x9d]":reg]
[Instruction] v_mul_f32_e32 ["v[0x9e]":reg, "0x3db504f3":imm, "v[0x9e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x9f]":reg, "0x3db504f3":imm, "v[0x9f]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa0]":reg, "0x3db504f3":imm, "v[0xa0]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa1]":reg, "0x3db504f3":imm, "v[0xa1]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa2]":reg, "0x3db504f3":imm, "v[0xa2]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa3]":reg, "0x3db504f3":imm, "v[0xa3]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa4]":reg, "0x3db504f3":imm, "v[0xa4]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa5]":reg, "0x3db504f3":imm, "v[0xa5]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa6]":reg, "0x3db504f3":imm, "v[0xa6]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa7]":reg, "0x3db504f3":imm, "v[0xa7]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa8]":reg, "0x3db504f3":imm, "v[0xa8]":reg]
[Instruction] v_mul_f32_e32 ["v[0xa9]":reg, "0x3db504f3":imm, "v[0xa9]":reg]
[Instruction] v_mul_f32_e32 ["v[0xaa]":reg, "0x3db504f3":imm, "v[0xaa]":reg]
[Instruction] v_mul_f32_e32 ["v[0xab]":reg, "0x3db504f3":imm, "v[0xab]":reg]
[Instruction] v_mul_f32_e32 ["v[0xac]":reg, "0x3db504f3":imm, "v[0xac]":reg]
[Instruction] v_mul_f32_e32 ["v[0xad]":reg, "0x3db504f3":imm, "v[0xad]":reg]
[Instruction] v_mul_f32_e32 ["v[0xae]":reg, "0x3db504f3":imm, "v[0xae]":reg]
[Instruction] v_mul_f32_e32 ["v[0xaf]":reg, "0x3db504f3":imm, "v[0xaf]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb0]":reg, "0x3db504f3":imm, "v[0xb0]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb1]":reg, "0x3db504f3":imm, "v[0xb1]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb2]":reg, "0x3db504f3":imm, "v[0xb2]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb3]":reg, "0x3db504f3":imm, "v[0xb3]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb4]":reg, "0x3db504f3":imm, "v[0xb4]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb5]":reg, "0x3db504f3":imm, "v[0xb5]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb6]":reg, "0x3db504f3":imm, "v[0xb6]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb7]":reg, "0x3db504f3":imm, "v[0xb7]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb8]":reg, "0x3db504f3":imm, "v[0xb8]":reg]
[Instruction] v_mul_f32_e32 ["v[0xb9]":reg, "0x3db504f3":imm, "v[0xb9]":reg]
[Instruction] v_mul_f32_e32 ["v[0xba]":reg, "0x3db504f3":imm, "v[0xba]":reg]
[Instruction] v_mul_f32_e32 ["v[0xbb]":reg, "0x3db504f3":imm, "v[0xbb]":reg]
[Instruction] v_mul_f32_e32 ["v[0xbc]":reg, "0x3db504f3":imm, "v[0xbc]":reg]
[Instruction] v_mul_f32_e32 ["v[0xbd]":reg, "0x3db504f3":imm, "v[0xbd]":reg]
[Instruction] v_mul_f32_e32 ["v[0xbe]":reg, "0x3db504f3":imm, "v[0xbe]":reg]
[Instruction] v_mul_f32_e32 ["v[0xbf]":reg, "0x3db504f3":imm, "v[0xbf]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc0]":reg, "0x3db504f3":imm, "v[0xc0]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc1]":reg, "0x3db504f3":imm, "v[0xc1]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc2]":reg, "0x3db504f3":imm, "v[0xc2]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc3]":reg, "0x3db504f3":imm, "v[0xc3]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc4]":reg, "0x3db504f3":imm, "v[0xc4]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc5]":reg, "0x3db504f3":imm, "v[0xc5]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc6]":reg, "0x3db504f3":imm, "v[0xc6]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc7]":reg, "0x3db504f3":imm, "v[0xc7]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc8]":reg, "0x3db504f3":imm, "v[0xc8]":reg]
[Instruction] v_mul_f32_e32 ["v[0xc9]":reg, "0x3db504f3":imm, "v[0xc9]":reg]
[Instruction] v_mul_f32_e32 ["v[0xca]":reg, "0x3db504f3":imm, "v[0xca]":reg]
[Instruction] v_mul_f32_e32 ["v[0xcb]":reg, "0x3db504f3":imm, "v[0xcb]":reg]
[Instruction] v_mul_f32_e32 ["v[0xcc]":reg, "0x3db504f3":imm, "v[0xcc]":reg]
[Instruction] v_mul_f32_e32 ["v[0xcd]":reg, "0x3db504f3":imm, "v[0xcd]":reg]
[Instruction] v_mul_f32_e32 ["v[0xce]":reg, "0x3db504f3":imm, "v[0xce]":reg]
[Instruction] v_mul_f32_e32 ["v[0xcf]":reg, "0x3db504f3":imm, "v[0xcf]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd0]":reg, "0x3db504f3":imm, "v[0xd0]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd1]":reg, "0x3db504f3":imm, "v[0xd1]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd2]":reg, "0x3db504f3":imm, "v[0xd2]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd3]":reg, "0x3db504f3":imm, "v[0xd3]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd4]":reg, "0x3db504f3":imm, "v[0xd4]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd5]":reg, "0x3db504f3":imm, "v[0xd5]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd6]":reg, "0x3db504f3":imm, "v[0xd6]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd7]":reg, "0x3db504f3":imm, "v[0xd7]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd8]":reg, "0x3db504f3":imm, "v[0xd8]":reg]
[Instruction] v_mul_f32_e32 ["v[0xd9]":reg, "0x3db504f3":imm, "v[0xd9]":reg]
[Instruction] v_mul_f32_e32 ["v[0xda]":reg, "0x3db504f3":imm, "v[0xda]":reg]
[Instruction] v_mul_f32_e32 ["v[0xdb]":reg, "0x3db504f3":imm, "v[0xdb]":reg]
[Instruction] v_mul_f32_e32 ["v[0xdc]":reg, "0x3db504f3":imm, "v[0xdc]":reg]
[Instruction] v_mul_f32_e32 ["v[0xdd]":reg, "0x3db504f3":imm, "v[0xdd]":reg]
[Instruction] v_mul_f32_e32 ["v[0xde]":reg, "0x3db504f3":imm, "v[0xde]":reg]
[Instruction] v_mul_f32_e32 ["v[0xdf]":reg, "0x3db504f3":imm, "v[0xdf]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe0]":reg, "0x3db504f3":imm, "v[0xe0]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe1]":reg, "0x3db504f3":imm, "v[0xe1]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe2]":reg, "0x3db504f3":imm, "v[0xe2]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe3]":reg, "0x3db504f3":imm, "v[0xe3]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe4]":reg, "0x3db504f3":imm, "v[0xe4]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe5]":reg, "0x3db504f3":imm, "v[0xe5]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe6]":reg, "0x3db504f3":imm, "v[0xe6]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe7]":reg, "0x3db504f3":imm, "v[0xe7]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe8]":reg, "0x3db504f3":imm, "v[0xe8]":reg]
[Instruction] v_mul_f32_e32 ["v[0xe9]":reg, "0x3db504f3":imm, "v[0xe9]":reg]
[Instruction] v_mul_f32_e32 ["v[0xea]":reg, "0x3db504f3":imm, "v[0xea]":reg]
[Instruction] v_mul_f32_e32 ["v[0xeb]":reg, "0x3db504f3":imm, "v[0xeb]":reg]
[Instruction] v_mul_f32_e32 ["v[0xec]":reg, "0x3db504f3":imm, "v[0xec]":reg]
[Instruction] v_mul_f32_e32 ["v[0xed]":reg, "0x3db504f3":imm, "v[0xed]":reg]
[Instruction] v_mul_f32_e32 ["v[0xee]":reg, "0x3db504f3":imm, "v[0xee]":reg]
[Instruction] v_mul_f32_e32 ["v[0xef]":reg, "0x3db504f3":imm, "v[0xef]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf0]":reg, "0x3db504f3":imm, "v[0xf0]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf1]":reg, "0x3db504f3":imm, "v[0xf1]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf2]":reg, "0x3db504f3":imm, "v[0xf2]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf3]":reg, "0x3db504f3":imm, "v[0xf3]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf4]":reg, "0x3db504f3":imm, "v[0xf4]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf5]":reg, "0x3db504f3":imm, "v[0xf5]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf6]":reg, "0x3db504f3":imm, "v[0xf6]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf7]":reg, "0x3db504f3":imm, "v[0xf7]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf8]":reg, "0x3db504f3":imm, "v[0xf8]":reg]
[Instruction] v_mul_f32_e32 ["v[0xf9]":reg, "0x3db504f3":imm, "v[0xf9]":reg]
[Instruction] v_mul_f32_e32 ["v[0xfa]":reg, "0x3db504f3":imm, "v[0xfa]":reg]
[Instruction] v_mul_f32_e32 ["v[0xfb]":reg, "0x3db504f3":imm, "v[0xfb]":reg]
[Instruction] v_mul_f32_e32 ["v[0xfc]":reg, "0x3db504f3":imm, "v[0xfc]":reg]
[Instruction] v_mul_f32_e32 ["v[0xfd]":reg, "0x3db504f3":imm, "v[0xfd]":reg]
[Instruction] v_mul_f32_e32 ["v[0xfe]":reg, "0x3db504f3":imm, "v[0xfe]":reg]
[Instruction] v_mul_f32_e32 ["v[0xff]":reg, "0x3db504f3":imm, "v[0xff]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x80]":reg, "v[0x80]":reg, "v[0x81]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x81]":reg, "v[0x82]":reg, "v[0x83]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x82]":reg, "v[0x84]":reg, "v[0x85]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x83]":reg, "v[0x86]":reg, "v[0x87]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x84]":reg, "v[0x88]":reg, "v[0x89]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x85]":reg, "v[0x8a]":reg, "v[0x8b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x86]":reg, "v[0x8c]":reg, "v[0x8d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x87]":reg, "v[0x8e]":reg, "v[0x8f]":reg]
[Instruction] buffer_store_dwordx2 ["v[0x80:0x81]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v10":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x82:0x83]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v11":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x84:0x85]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v12":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x86:0x87]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v4":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa0]":reg, "v[0xa0]":reg, "v[0xa1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa1]":reg, "v[0xa2]":reg, "v[0xa3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa2]":reg, "v[0xa4]":reg, "v[0xa5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa3]":reg, "v[0xa6]":reg, "v[0xa7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa4]":reg, "v[0xa8]":reg, "v[0xa9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa5]":reg, "v[0xaa]":reg, "v[0xab]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa6]":reg, "v[0xac]":reg, "v[0xad]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xa7]":reg, "v[0xae]":reg, "v[0xaf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xa0:0xa1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v14":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xa2:0xa3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v15":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xa4:0xa5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v16":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xa6:0xa7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v9":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc0]":reg, "v[0xc0]":reg, "v[0xc1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc1]":reg, "v[0xc2]":reg, "v[0xc3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc2]":reg, "v[0xc4]":reg, "v[0xc5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc3]":reg, "v[0xc6]":reg, "v[0xc7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc4]":reg, "v[0xc8]":reg, "v[0xc9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc5]":reg, "v[0xca]":reg, "v[0xcb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc6]":reg, "v[0xcc]":reg, "v[0xcd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xc7]":reg, "v[0xce]":reg, "v[0xcf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xc0:0xc1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v17":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xc2:0xc3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v18":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xc4:0xc5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v19":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xc6:0xc7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v13":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe0]":reg, "v[0xe0]":reg, "v[0xe1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe1]":reg, "v[0xe2]":reg, "v[0xe3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe2]":reg, "v[0xe4]":reg, "v[0xe5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe3]":reg, "v[0xe6]":reg, "v[0xe7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe4]":reg, "v[0xe8]":reg, "v[0xe9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe5]":reg, "v[0xea]":reg, "v[0xeb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe6]":reg, "v[0xec]":reg, "v[0xed]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xe7]":reg, "v[0xee]":reg, "v[0xef]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xe0:0xe1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v20":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xe2:0xe3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v21":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xe4:0xe5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v22":reg, "1":imm]
[Instruction] v_lshl_add_u32 ["v0":reg, "s2":reg, "5":imm, "v0":reg]
[Instruction] buffer_store_dwordx2 ["v[0xe6:0xe7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v2":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x90]":reg, "v[0x90]":reg, "v[0x91]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x91]":reg, "v[0x92]":reg, "v[0x93]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x92]":reg, "v[0x94]":reg, "v[0x95]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x93]":reg, "v[0x96]":reg, "v[0x97]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x94]":reg, "v[0x98]":reg, "v[0x99]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x95]":reg, "v[0x9a]":reg, "v[0x9b]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x96]":reg, "v[0x9c]":reg, "v[0x9d]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x97]":reg, "v[0x9e]":reg, "v[0x9f]":reg]
[Instruction] buffer_store_dwordx2 ["v[0x90:0x91]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v10":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x92:0x93]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v11":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x94:0x95]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v12":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0x96:0x97]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v4":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb0]":reg, "v[0xb0]":reg, "v[0xb1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb1]":reg, "v[0xb2]":reg, "v[0xb3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb2]":reg, "v[0xb4]":reg, "v[0xb5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb3]":reg, "v[0xb6]":reg, "v[0xb7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb4]":reg, "v[0xb8]":reg, "v[0xb9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb5]":reg, "v[0xba]":reg, "v[0xbb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb6]":reg, "v[0xbc]":reg, "v[0xbd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xb7]":reg, "v[0xbe]":reg, "v[0xbf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xb0:0xb1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v14":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xb2:0xb3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v15":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xb4:0xb5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v16":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xb6:0xb7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v9":reg, "1":imm]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd0]":reg, "v[0xd0]":reg, "v[0xd1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd1]":reg, "v[0xd2]":reg, "v[0xd3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd2]":reg, "v[0xd4]":reg, "v[0xd5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd3]":reg, "v[0xd6]":reg, "v[0xd7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd4]":reg, "v[0xd8]":reg, "v[0xd9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd5]":reg, "v[0xda]":reg, "v[0xdb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd6]":reg, "v[0xdc]":reg, "v[0xdd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xd7]":reg, "v[0xde]":reg, "v[0xdf]":reg]
[Instruction] buffer_store_dwordx2 ["v[0xd0:0xd1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v17":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xd2:0xd3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v18":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xd4:0xd5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v19":reg, "1":imm]
[Instruction] s_add_i32 ["s0":reg, "s5":reg, "0x1ff0":imm]
[Instruction] buffer_store_dwordx2 ["v[0xd6:0xd7]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf0]":reg, "v[0xf0]":reg, "v[0xf1]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf1]":reg, "v[0xf2]":reg, "v[0xf3]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf2]":reg, "v[0xf4]":reg, "v[0xf5]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf3]":reg, "v[0xf6]":reg, "v[0xf7]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf4]":reg, "v[0xf8]":reg, "v[0xf9]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf5]":reg, "v[0xfa]":reg, "v[0xfb]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf6]":reg, "v[0xfc]":reg, "v[0xfd]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0xf7]":reg, "v[0xfe]":reg, "v[0xff]":reg]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v13":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xf0:0xf1]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] s_mul_i32 ["s0":reg, "s0":reg, "s3":reg]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v20":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xf2:0xf3]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] s_ashr_i32 ["s1":reg, "s0":reg, "31":imm]
[Instruction] v_add_lshl_u32 ["v1":reg, "v0":reg, "v21":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xf4:0xf5]":reg, "v1":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] s_lshl_b64 ["s[0:1]":reg, "s[0:1]":reg, "1":imm]
[Instruction] v_add_lshl_u32 ["v0":reg, "v0":reg, "v22":reg, "1":imm]
[Instruction] buffer_store_dwordx2 ["v[0xf6:0xf7]":reg, "v0":reg, "s[16:19]":reg, "0 offen":label]
[Instruction] s_add_u32 ["s8":reg, "s6":reg, "s0":reg]
[Instruction] v_mul_f32_e32 ["v[0x6e]":reg, "0x3db504f3":imm, "v[0x6e]":reg]
[Instruction] v_mul_f32_e32 ["v[0x6f]":reg, "0x3db504f3":imm, "v[0x6f]":reg]
[Instruction] v_mul_f32_e32 ["v[0x70]":reg, "0x3db504f3":imm, "v[0x70]":reg]
[Instruction] v_mul_f32_e32 ["v[0x71]":reg, "0x3db504f3":imm, "v[0x71]":reg]
[Instruction] v_mul_f32_e32 ["v[0x72]":reg, "0x3db504f3":imm, "v[0x72]":reg]
[Instruction] v_mul_f32_e32 ["v[0x73]":reg, "0x3db504f3":imm, "v[0x73]":reg]
[Instruction] v_mul_f32_e32 ["v[0x74]":reg, "0x3db504f3":imm, "v[0x74]":reg]
[Instruction] v_mul_f32_e32 ["v[0x75]":reg, "0x3db504f3":imm, "v[0x75]":reg]
[Instruction] s_addc_u32 ["s9":reg, "s7":reg, "s1":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6e]":reg, "v[0x6e]":reg, "v[0x6f]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x6f]":reg, "v[0x70]":reg, "v[0x71]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6e]":reg, "v5":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x6f]":reg, "v6":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x72]":reg, "v[0x72]":reg, "v[0x73]":reg]
[Instruction] v_cvt_pk_bf16_f32 ["v[0x73]":reg, "v[0x74]":reg, "v[0x75]":reg]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x72]":reg, "v7":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] buffer_atomic_pk_add_bf16 ["v[0x73]":reg, "v8":reg, "s[8:11]":reg, "0 offen":label]
[Instruction] s_endpgm
[Directive] .section	.rodata,"a",@progbits
[Directive] .p2align	6, 0x0
[Directive] .amdhsa_kernel _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
[Directive] .amdhsa_group_segment_fixed_size 0
[Directive] .amdhsa_private_segment_fixed_size 0
[Directive] .amdhsa_kernarg_size 440
[Directive] .amdhsa_user_sgpr_count 2
[Directive] .amdhsa_user_sgpr_dispatch_ptr 0
[Directive] .amdhsa_user_sgpr_queue_ptr 0
[Directive] .amdhsa_user_sgpr_kernarg_segment_ptr 1
[Directive] .amdhsa_user_sgpr_dispatch_id 0
[Directive] .amdhsa_user_sgpr_kernarg_preload_length 0
[Directive] .amdhsa_user_sgpr_kernarg_preload_offset 0
[Directive] .amdhsa_user_sgpr_private_segment_size 0
[Directive] .amdhsa_uses_dynamic_stack 0
[Directive] .amdhsa_enable_private_segment 0
[Directive] .amdhsa_system_sgpr_workgroup_id_x 1
[Directive] .amdhsa_system_sgpr_workgroup_id_y 1
[Directive] .amdhsa_system_sgpr_workgroup_id_z 1
[Directive] .amdhsa_system_sgpr_workgroup_info 0
[Directive] .amdhsa_system_vgpr_workitem_id 0
[Directive] .amdhsa_next_free_vgpr 512
[Directive] .amdhsa_next_free_sgpr 79
[Directive] .amdhsa_accum_offset 256
[Directive] .amdhsa_reserve_vcc 0
[Directive] .amdhsa_float_round_mode_32 0
[Directive] .amdhsa_float_round_mode_16_64 0
[Directive] .amdhsa_float_denorm_mode_32 3
[Directive] .amdhsa_float_denorm_mode_16_64 3
[Directive] .amdhsa_dx10_clamp 1
[Directive] .amdhsa_ieee_mode 1
[Directive] .amdhsa_fp16_overflow 0
[Directive] .amdhsa_tg_split 0
[Directive] .amdhsa_exception_fp_ieee_invalid_op 0
[Directive] .amdhsa_exception_fp_denorm_src 0
[Directive] .amdhsa_exception_fp_ieee_div_zero 0
[Directive] .amdhsa_exception_fp_ieee_overflow 0
[Directive] .amdhsa_exception_fp_ieee_underflow 0
[Directive] .amdhsa_exception_fp_ieee_inexact 0
[Directive] .amdhsa_exception_int_div_zero 0
[Directive] .end_amdhsa_kernel
[Directive] .section	.text._Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,"axG",@progbits,_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE,comdat
[Label] .Lfunc_end0:
[Directive] .size	_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE, .Lfunc_end0-_Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.num_vgpr, 256
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.num_agpr, 256
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.numbered_sgpr, 79
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.private_seg_size, 0
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.uses_vcc, 0
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.uses_flat_scratch, 0
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.has_dyn_sized_stack, 0
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.has_recursion, 0
[Directive] .set _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.has_indirect_call, 0
[Directive] .section	.AMDGPU.csdata,"",@progbits
[Directive] .text
[Directive] .p2alignl 6, 3212836864
[Directive] .fill 256, 4, 3212836864
[Directive] .section	.AMDGPU.gpr_maximums,"",@progbits
[Directive] .set amdgpu.max_num_vgpr, 0
[Directive] .set amdgpu.max_num_agpr, 0
[Directive] .set amdgpu.max_num_sgpr, 0
[Directive] .text
[Directive] .type	__hip_cuid_d4519934d15c1d39,@object ; @__hip_cuid_d4519934d15c1d39
[Directive] .section	.bss,"aw",@nobits
[Kernel Name] .globl	__hip_cuid_d4519934d15c1d39
[Label] __hip_cuid_d4519934d15c1d39:
[Directive] .byte	0                               ; 0x0
[Directive] .size	__hip_cuid_d4519934d15c1d39, 1

[Directive] .ident	"AMD clang version 20.0.0git (https://github.com/RadeonOpenCompute/llvm-project roc-7.0.0 25304 82aed4e69d70bef3c89c38a2ee85c8c41294dfc9)"
[Directive] .section	".note.GNU-stack","",@progbits
[Directive] .addrsig
[Directive] .addrsig_sym __shm
[Directive] .addrsig_sym __hip_cuid_d4519934d15c1d39
	.amdgpu_metadata
---
amdhsa.kernels:
  - .agpr_count:     256
    .args:
      - .offset:         0
        .size:           440
        .value_kind:     by_value
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 440
    .language:       OpenCL C
    .language_version:
      - 2
      - 0
    .max_flat_workgroup_size: 256
    .name:           _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE
    .private_segment_fixed_size: 0
    .sgpr_count:     85
    .sgpr_spill_count: 0
    .symbol:         _Z23attend_bwd_combined_kerILi128EEv25attn_bwd_combined_globalsIXT_EE.kd
    .uniform_work_group_size: 1
    .uses_dynamic_stack: false
    .vgpr_count:     512
    .vgpr_spill_count: 0
    .wavefront_size: 64
amdhsa.target:   amdgcn-amd-amdhsa--gfx950
amdhsa.version:
  - 1
  - 2
...

	.end_amdgpu_metadata

