<stg><name>conv1_1</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="9" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %input_r) nounwind, !map !30

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %kernel) nounwind, !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([3136 x i32]* %output_r) nounwind, !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @conv1_1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.loopexit:0  %nb_filtre_0 = phi i3 [ 0, %0 ], [ %nb_filtre, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="nb_filtre_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:1  %icmp_ln64 = icmp eq i3 %nb_filtre_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %nb_filtre = add i3 %nb_filtre_0, 1

]]></Node>
<StgValue><ssdm name="nb_filtre"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln64, label %3, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="3">
<![CDATA[
.preheader3.preheader:0  %zext_ln71 = zext i3 %nb_filtre_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader3.preheader:1  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %nb_filtre_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="5">
<![CDATA[
.preheader3.preheader:2  %zext_ln71_1 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="5">
<![CDATA[
.preheader3.preheader:3  %zext_ln71_2 = zext i5 %tmp to i9

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.preheader:4  %add_ln71_2 = add i6 %zext_ln71, %zext_ln71_1

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
.preheader3.preheader:5  %tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %nb_filtre_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
.preheader3.preheader:6  %zext_ln75 = zext i8 %tmp_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader3.preheader:7  %sub_ln75 = sub i9 %zext_ln75, %zext_ln71_2

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="9">
<![CDATA[
.preheader3.preheader:8  %sext_ln75 = sext i9 %sub_ln75 to i10

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:9  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %i_0 = phi i5 [ 0, %.preheader3.preheader ], [ %i, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %icmp_ln65 = icmp eq i5 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln65, label %.loopexit.loopexit, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="5">
<![CDATA[
.preheader2.preheader:0  %zext_ln75_1 = zext i5 %i_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2.preheader:1  %add_ln75 = add i10 %sext_ln75, %zext_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="10">
<![CDATA[
.preheader2.preheader:2  %trunc_ln75 = trunc i10 %add_ln75 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader2.preheader:3  %p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %trunc_ln75, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader2.preheader:4  %tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln75, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="12">
<![CDATA[
.preheader2.preheader:5  %sext_ln75_1 = sext i12 %tmp_2 to i13

]]></Node>
<StgValue><ssdm name="sext_ln75_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader2.preheader:6  %sub_ln75_1 = sub i13 %p_shl3_cast, %sext_ln75_1

]]></Node>
<StgValue><ssdm name="sub_ln75_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:7  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i5 [ %j, %2 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:1  %icmp_ln66 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln66, label %.preheader3.loopexit, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %k_0 = phi i3 [ %k, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:1  %x_assign = phi i32 [ %res_4, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="3">
<![CDATA[
.preheader1:2  %zext_ln68 = zext i3 %k_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %icmp_ln68 = icmp eq i3 %k_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:5  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6  br i1 %icmp_ln68, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:0  %add_ln71 = add i5 %i_0, %zext_ln68

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="3">
<![CDATA[
.preheader.preheader:1  %zext_ln71_4 = zext i3 %k_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:2  %add_ln71_3 = add i6 %zext_ln71_4, %add_ln71_2

]]></Node>
<StgValue><ssdm name="add_ln71_3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %zext_ln71_5 = zext i6 %add_ln71_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln71_5"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader.preheader:4  %p_shl5_cast = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln71_3, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:5  %add_ln71_4 = add i8 %p_shl5_cast, %zext_ln71_5

]]></Node>
<StgValue><ssdm name="add_ln71_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="32">
<![CDATA[
:0  %trunc_ln68 = trunc i32 %x_assign to i31

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln13 = icmp sgt i32 %x_assign, 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:2  %return_value = select i1 %icmp_ln13, i31 %trunc_ln68, i31 0

]]></Node>
<StgValue><ssdm name="return_value"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="31">
<![CDATA[
:3  %zext_ln13 = zext i31 %return_value to i32

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="5">
<![CDATA[
:4  %zext_ln75_2 = zext i5 %j_0 to i13

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln75_1 = add i13 %sub_ln75_1, %zext_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
:6  %zext_ln75_3 = zext i13 %add_ln75_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_addr = getelementptr [3136 x i32]* %output_r, i64 0, i64 %zext_ln75_3

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:8  store i32 %zext_ln13, i32* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %l_0 = phi i3 [ %l, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %res_4 = phi i32 [ %res, %1 ], [ %x_assign, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="res_4"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="3">
<![CDATA[
.preheader:2  %zext_ln69 = zext i3 %l_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %icmp_ln69 = icmp eq i3 %l_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %l = add i3 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln69, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln71_1 = add i5 %zext_ln69, %j_0

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:1  %tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln71, i5 %add_ln71_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln71_3 = zext i10 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [1024 x i32]* %input_r, i64 0, i64 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
:4  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="3">
<![CDATA[
:5  %zext_ln71_6 = zext i3 %l_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln71_6"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln71_5 = add i8 %add_ln71_4, %zext_ln71_6

]]></Node>
<StgValue><ssdm name="add_ln71_5"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln71_7 = zext i8 %add_ln71_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_addr = getelementptr [100 x i32]* %kernel, i64 0, i64 %zext_ln71_7

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="7">
<![CDATA[
:9  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
:4  %input_load = load i32* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="7">
<![CDATA[
:9  %kernel_load = load i32* %kernel_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="96" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %mul_ln71 = mul nsw i32 %kernel_load, %input_load

]]></Node>
<StgValue><ssdm name="mul_ln71"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %res = add nsw i32 %res_4, %mul_ln71

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="113" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="kernel" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="117" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="116" toId="10">
</dataflow>
<dataflow id="118" from="input_r" to="specbitsmap_ln0" fromId="113" toId="10">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="116" toId="11">
</dataflow>
<dataflow id="120" from="kernel" to="specbitsmap_ln0" fromId="114" toId="11">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="116" toId="12">
</dataflow>
<dataflow id="122" from="output_r" to="specbitsmap_ln0" fromId="115" toId="12">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="126" from="conv1_1_str" to="spectopmodule_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="128" from="StgValue_127" to="nb_filtre_0" fromId="127" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="129" from="br_ln64" to="nb_filtre_0" fromId="14" toId="15">
</dataflow>
<dataflow id="130" from="nb_filtre" to="nb_filtre_0" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="131" from="br_ln0" to="nb_filtre_0" fromId="44" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="132" from="nb_filtre_0" to="icmp_ln64" fromId="15" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_133" to="icmp_ln64" fromId="133" toId="16">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="135" toId="17">
</dataflow>
<dataflow id="138" from="StgValue_137" to="empty" fromId="137" toId="17">
</dataflow>
<dataflow id="139" from="StgValue_137" to="empty" fromId="137" toId="17">
</dataflow>
<dataflow id="140" from="StgValue_137" to="empty" fromId="137" toId="17">
</dataflow>
<dataflow id="141" from="nb_filtre_0" to="nb_filtre" fromId="15" toId="18">
</dataflow>
<dataflow id="143" from="StgValue_142" to="nb_filtre" fromId="142" toId="18">
</dataflow>
<dataflow id="144" from="icmp_ln64" to="br_ln64" fromId="16" toId="19">
</dataflow>
<dataflow id="145" from="nb_filtre_0" to="zext_ln71" fromId="15" toId="20">
</dataflow>
<dataflow id="147" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp" fromId="146" toId="21">
</dataflow>
<dataflow id="148" from="nb_filtre_0" to="tmp" fromId="15" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp" fromId="149" toId="21">
</dataflow>
<dataflow id="151" from="tmp" to="zext_ln71_1" fromId="21" toId="22">
</dataflow>
<dataflow id="152" from="tmp" to="zext_ln71_2" fromId="21" toId="23">
</dataflow>
<dataflow id="153" from="zext_ln71" to="add_ln71_2" fromId="20" toId="24">
</dataflow>
<dataflow id="154" from="zext_ln71_1" to="add_ln71_2" fromId="22" toId="24">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_1" fromId="155" toId="25">
</dataflow>
<dataflow id="157" from="nb_filtre_0" to="tmp_1" fromId="15" toId="25">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp_1" fromId="158" toId="25">
</dataflow>
<dataflow id="160" from="tmp_1" to="zext_ln75" fromId="25" toId="26">
</dataflow>
<dataflow id="161" from="zext_ln75" to="sub_ln75" fromId="26" toId="27">
</dataflow>
<dataflow id="162" from="zext_ln71_2" to="sub_ln75" fromId="23" toId="27">
</dataflow>
<dataflow id="163" from="sub_ln75" to="sext_ln75" fromId="27" toId="28">
</dataflow>
<dataflow id="164" from="StgValue_158" to="i_0" fromId="158" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln65" to="i_0" fromId="29" toId="31">
</dataflow>
<dataflow id="166" from="i" to="i_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln0" to="i_0" fromId="51" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="168" from="i_0" to="icmp_ln65" fromId="31" toId="32">
</dataflow>
<dataflow id="170" from="StgValue_169" to="icmp_ln65" fromId="169" toId="32">
</dataflow>
<dataflow id="171" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="135" toId="33">
</dataflow>
<dataflow id="173" from="StgValue_172" to="empty_2" fromId="172" toId="33">
</dataflow>
<dataflow id="174" from="StgValue_172" to="empty_2" fromId="172" toId="33">
</dataflow>
<dataflow id="175" from="StgValue_172" to="empty_2" fromId="172" toId="33">
</dataflow>
<dataflow id="176" from="i_0" to="i" fromId="31" toId="34">
</dataflow>
<dataflow id="178" from="StgValue_177" to="i" fromId="177" toId="34">
</dataflow>
<dataflow id="179" from="icmp_ln65" to="br_ln65" fromId="32" toId="35">
</dataflow>
<dataflow id="180" from="i_0" to="zext_ln75_1" fromId="31" toId="36">
</dataflow>
<dataflow id="181" from="sext_ln75" to="add_ln75" fromId="28" toId="37">
</dataflow>
<dataflow id="182" from="zext_ln75_1" to="add_ln75" fromId="36" toId="37">
</dataflow>
<dataflow id="183" from="add_ln75" to="trunc_ln75" fromId="37" toId="38">
</dataflow>
<dataflow id="185" from="_ssdm_op_BitConcatenate.i13.i8.i5" to="p_shl3_cast" fromId="184" toId="39">
</dataflow>
<dataflow id="186" from="trunc_ln75" to="p_shl3_cast" fromId="38" toId="39">
</dataflow>
<dataflow id="187" from="StgValue_158" to="p_shl3_cast" fromId="158" toId="39">
</dataflow>
<dataflow id="189" from="_ssdm_op_BitConcatenate.i12.i10.i2" to="tmp_2" fromId="188" toId="40">
</dataflow>
<dataflow id="190" from="add_ln75" to="tmp_2" fromId="37" toId="40">
</dataflow>
<dataflow id="191" from="StgValue_149" to="tmp_2" fromId="149" toId="40">
</dataflow>
<dataflow id="192" from="tmp_2" to="sext_ln75_1" fromId="40" toId="41">
</dataflow>
<dataflow id="193" from="p_shl3_cast" to="sub_ln75_1" fromId="39" toId="42">
</dataflow>
<dataflow id="194" from="sext_ln75_1" to="sub_ln75_1" fromId="41" toId="42">
</dataflow>
<dataflow id="195" from="j" to="j_0" fromId="48" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="br_ln66" to="j_0" fromId="75" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="197" from="StgValue_158" to="j_0" fromId="158" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="br_ln66" to="j_0" fromId="43" toId="45">
</dataflow>
<dataflow id="199" from="j_0" to="icmp_ln66" fromId="45" toId="46">
</dataflow>
<dataflow id="200" from="StgValue_169" to="icmp_ln66" fromId="169" toId="46">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="135" toId="47">
</dataflow>
<dataflow id="202" from="StgValue_172" to="empty_3" fromId="172" toId="47">
</dataflow>
<dataflow id="203" from="StgValue_172" to="empty_3" fromId="172" toId="47">
</dataflow>
<dataflow id="204" from="StgValue_172" to="empty_3" fromId="172" toId="47">
</dataflow>
<dataflow id="205" from="j_0" to="j" fromId="45" toId="48">
</dataflow>
<dataflow id="206" from="StgValue_177" to="j" fromId="177" toId="48">
</dataflow>
<dataflow id="207" from="icmp_ln66" to="br_ln66" fromId="46" toId="49">
</dataflow>
<dataflow id="208" from="k" to="k_0" fromId="57" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln0" to="k_0" fromId="93" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="210" from="StgValue_127" to="k_0" fromId="127" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln68" to="k_0" fromId="50" toId="52">
</dataflow>
<dataflow id="212" from="res_4" to="x_assign" fromId="77" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="213" from="br_ln0" to="x_assign" fromId="93" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="215" from="StgValue_214" to="x_assign" fromId="214" toId="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="br_ln68" to="x_assign" fromId="50" toId="53">
</dataflow>
<dataflow id="217" from="k_0" to="zext_ln68" fromId="52" toId="54">
</dataflow>
<dataflow id="218" from="k_0" to="icmp_ln68" fromId="52" toId="55">
</dataflow>
<dataflow id="220" from="StgValue_219" to="icmp_ln68" fromId="219" toId="55">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="135" toId="56">
</dataflow>
<dataflow id="223" from="StgValue_222" to="empty_4" fromId="222" toId="56">
</dataflow>
<dataflow id="224" from="StgValue_222" to="empty_4" fromId="222" toId="56">
</dataflow>
<dataflow id="225" from="StgValue_222" to="empty_4" fromId="222" toId="56">
</dataflow>
<dataflow id="226" from="k_0" to="k" fromId="52" toId="57">
</dataflow>
<dataflow id="227" from="StgValue_142" to="k" fromId="142" toId="57">
</dataflow>
<dataflow id="228" from="icmp_ln68" to="br_ln68" fromId="55" toId="58">
</dataflow>
<dataflow id="229" from="i_0" to="add_ln71" fromId="31" toId="59">
</dataflow>
<dataflow id="230" from="zext_ln68" to="add_ln71" fromId="54" toId="59">
</dataflow>
<dataflow id="231" from="k_0" to="zext_ln71_4" fromId="52" toId="60">
</dataflow>
<dataflow id="232" from="zext_ln71_4" to="add_ln71_3" fromId="60" toId="61">
</dataflow>
<dataflow id="233" from="add_ln71_2" to="add_ln71_3" fromId="24" toId="61">
</dataflow>
<dataflow id="234" from="add_ln71_3" to="zext_ln71_5" fromId="61" toId="62">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="p_shl5_cast" fromId="235" toId="63">
</dataflow>
<dataflow id="237" from="add_ln71_3" to="p_shl5_cast" fromId="61" toId="63">
</dataflow>
<dataflow id="238" from="StgValue_149" to="p_shl5_cast" fromId="149" toId="63">
</dataflow>
<dataflow id="239" from="p_shl5_cast" to="add_ln71_4" fromId="63" toId="64">
</dataflow>
<dataflow id="240" from="zext_ln71_5" to="add_ln71_4" fromId="62" toId="64">
</dataflow>
<dataflow id="241" from="x_assign" to="trunc_ln68" fromId="53" toId="66">
</dataflow>
<dataflow id="242" from="x_assign" to="icmp_ln13" fromId="53" toId="67">
</dataflow>
<dataflow id="243" from="StgValue_214" to="icmp_ln13" fromId="214" toId="67">
</dataflow>
<dataflow id="244" from="icmp_ln13" to="return_value" fromId="67" toId="68">
</dataflow>
<dataflow id="245" from="trunc_ln68" to="return_value" fromId="66" toId="68">
</dataflow>
<dataflow id="247" from="StgValue_246" to="return_value" fromId="246" toId="68">
</dataflow>
<dataflow id="248" from="return_value" to="zext_ln13" fromId="68" toId="69">
</dataflow>
<dataflow id="249" from="j_0" to="zext_ln75_2" fromId="45" toId="70">
</dataflow>
<dataflow id="250" from="sub_ln75_1" to="add_ln75_1" fromId="42" toId="71">
</dataflow>
<dataflow id="251" from="zext_ln75_2" to="add_ln75_1" fromId="70" toId="71">
</dataflow>
<dataflow id="252" from="add_ln75_1" to="zext_ln75_3" fromId="71" toId="72">
</dataflow>
<dataflow id="253" from="output_r" to="output_addr" fromId="115" toId="73">
</dataflow>
<dataflow id="255" from="StgValue_254" to="output_addr" fromId="254" toId="73">
</dataflow>
<dataflow id="256" from="zext_ln75_3" to="output_addr" fromId="72" toId="73">
</dataflow>
<dataflow id="257" from="zext_ln13" to="store_ln75" fromId="69" toId="74">
</dataflow>
<dataflow id="258" from="output_addr" to="store_ln75" fromId="73" toId="74">
</dataflow>
<dataflow id="259" from="l" to="l_0" fromId="81" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="260" from="br_ln69" to="l_0" fromId="98" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="261" from="StgValue_127" to="l_0" fromId="127" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="262" from="br_ln69" to="l_0" fromId="65" toId="76">
</dataflow>
<dataflow id="263" from="res" to="res_4" fromId="97" toId="77">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="264" from="br_ln69" to="res_4" fromId="98" toId="77">
<BackEdge/>
</dataflow>
<dataflow id="265" from="x_assign" to="res_4" fromId="53" toId="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="266" from="br_ln69" to="res_4" fromId="65" toId="77">
</dataflow>
<dataflow id="267" from="l_0" to="zext_ln69" fromId="76" toId="78">
</dataflow>
<dataflow id="268" from="l_0" to="icmp_ln69" fromId="76" toId="79">
</dataflow>
<dataflow id="269" from="StgValue_219" to="icmp_ln69" fromId="219" toId="79">
</dataflow>
<dataflow id="270" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="135" toId="80">
</dataflow>
<dataflow id="271" from="StgValue_222" to="empty_5" fromId="222" toId="80">
</dataflow>
<dataflow id="272" from="StgValue_222" to="empty_5" fromId="222" toId="80">
</dataflow>
<dataflow id="273" from="StgValue_222" to="empty_5" fromId="222" toId="80">
</dataflow>
<dataflow id="274" from="l_0" to="l" fromId="76" toId="81">
</dataflow>
<dataflow id="275" from="StgValue_142" to="l" fromId="142" toId="81">
</dataflow>
<dataflow id="276" from="icmp_ln69" to="br_ln69" fromId="79" toId="82">
</dataflow>
<dataflow id="277" from="zext_ln69" to="add_ln71_1" fromId="78" toId="83">
</dataflow>
<dataflow id="278" from="j_0" to="add_ln71_1" fromId="45" toId="83">
</dataflow>
<dataflow id="280" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_6" fromId="279" toId="84">
</dataflow>
<dataflow id="281" from="add_ln71" to="tmp_6" fromId="59" toId="84">
</dataflow>
<dataflow id="282" from="add_ln71_1" to="tmp_6" fromId="83" toId="84">
</dataflow>
<dataflow id="283" from="tmp_6" to="zext_ln71_3" fromId="84" toId="85">
</dataflow>
<dataflow id="284" from="input_r" to="input_addr" fromId="113" toId="86">
</dataflow>
<dataflow id="285" from="StgValue_254" to="input_addr" fromId="254" toId="86">
</dataflow>
<dataflow id="286" from="zext_ln71_3" to="input_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="287" from="input_addr" to="input_load" fromId="86" toId="87">
</dataflow>
<dataflow id="288" from="l_0" to="zext_ln71_6" fromId="76" toId="88">
</dataflow>
<dataflow id="289" from="add_ln71_4" to="add_ln71_5" fromId="64" toId="89">
</dataflow>
<dataflow id="290" from="zext_ln71_6" to="add_ln71_5" fromId="88" toId="89">
</dataflow>
<dataflow id="291" from="add_ln71_5" to="zext_ln71_7" fromId="89" toId="90">
</dataflow>
<dataflow id="292" from="kernel" to="kernel_addr" fromId="114" toId="91">
</dataflow>
<dataflow id="293" from="StgValue_254" to="kernel_addr" fromId="254" toId="91">
</dataflow>
<dataflow id="294" from="zext_ln71_7" to="kernel_addr" fromId="90" toId="91">
</dataflow>
<dataflow id="295" from="kernel_addr" to="kernel_load" fromId="91" toId="92">
</dataflow>
<dataflow id="296" from="input_addr" to="input_load" fromId="86" toId="94">
</dataflow>
<dataflow id="297" from="kernel_addr" to="kernel_load" fromId="91" toId="95">
</dataflow>
<dataflow id="298" from="kernel_load" to="mul_ln71" fromId="95" toId="96">
</dataflow>
<dataflow id="299" from="input_load" to="mul_ln71" fromId="94" toId="96">
</dataflow>
<dataflow id="300" from="res_4" to="res" fromId="77" toId="97">
</dataflow>
<dataflow id="301" from="mul_ln71" to="res" fromId="96" toId="97">
</dataflow>
<dataflow id="302" from="icmp_ln64" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="303" from="icmp_ln65" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="304" from="icmp_ln66" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="305" from="icmp_ln68" to="StgValue_5" fromId="55" toId="5">
</dataflow>
<dataflow id="306" from="icmp_ln69" to="StgValue_6" fromId="79" toId="6">
</dataflow>
</dataflows>


</stg>
