#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed May 17 17:44:23 2023
# Process ID: 6536
# Current directory: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19236 D:\Git\cuhk-ceng3430\Project\ceng3430_proj_renderer3d\ceng3430_proj_renderer3d.xpr
# Log file: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/vivado.log
# Journal file: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.xpr
INFO: [Project 1-313] Project file moved from 'D:/Workspace/ceng3430_proj_renderer3d' since last save.
WARNING: [Project 1-312] File not found as 'D:/Git/cuhk-ceng3430/Git/cuhk-ceng3430/Project/srcs/vga/vga_controller.vhd'; using path 'D:/Git/cuhk-ceng3430/Project/srcs/vga/vga_controller.vhd' instead.
WARNING: [Project 1-312] File not found as 'D:/Git/cuhk-ceng3430/Git/cuhk-ceng3430/Project/srcs/renderer3D.vhd'; using path 'D:/Git/cuhk-ceng3430/Project/srcs/renderer3D.vhd' instead.
WARNING: [Project 1-312] File not found as 'D:/Git/cuhk-ceng3430/Git/cuhk-ceng3430/Project/constrs/board.xdc'; using path 'D:/Git/cuhk-ceng3430/Project/constrs/board.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.cache/ip', nor could it be found using path 'D:/Workspace/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
create_peripheral xilinx.com user object_renderer_controller 1.0 -dir D:/Git/cuhk-ceng3430/Project/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]
set_property VALUE 128 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:object_renderer_controller:1.0]
set_property  ip_repo_paths  D:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_object_renderer_controller_v1_0 -directory D:/Git/cuhk-ceng3430/Project/ip_repo d:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
current_project ceng3430_proj_renderer3d
current_project edit_object_renderer_controller_v1_0
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source d:/git/cuhk-ceng3430/project/ip_repo/edit_object_renderer_controller_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 17 19:21:45 2023...
update_ip_catalog -rebuild -repo_path d:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Git/cuhk-ceng3430/Project/ip_repo/object_renderer_controller_1.0'
create_bd_design "design_1"
Wrote  : <D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 860.719 ; gain = 41.496
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 908.461 ; gain = 37.883
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
validate_bd_design
save_bd_design
Wrote  : <D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed May 17 19:22:57 2023] Launched synth_1...
Run output will be captured here: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/synth_1/runme.log
[Wed May 17 19:22:57 2023] Launched impl_1...
Run output will be captured here: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/runme.log
set_property is_enabled false [get_files  D:/Git/cuhk-ceng3430/Project/srcs/vga/vga_controller.vhd]
reset_run synth_1
set_property is_enabled false [get_files  D:/Git/cuhk-ceng3430/Project/srcs/renderer3D.vhd]
make_wrapper -files [get_files D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed May 17 19:23:59 2023] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/synth_1/runme.log
[Wed May 17 19:23:59 2023] Launched impl_1...
Run output will be captured here: D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1076.313 ; gain = 81.629
file mkdir D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk
file copy -force D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/design_1_wrapper.sysdef D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk -hwspec D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk -hwspec D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.runs/impl_1/design_1_wrapper.sysdef D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.sdk/design_1_wrapper.hdf

remove_files  D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files  D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1/design_1.bd
file delete -force D:/Git/cuhk-ceng3430/Project/ceng3430_proj_renderer3d/ceng3430_proj_renderer3d.srcs/sources_1/bd/design_1
