Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 00:53:05 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.014        0.000                      0                28128        0.046        0.000                      0                28128        4.423        0.000                       0                  5746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.014        0.000                      0                28128        0.046        0.000                      0                28128        4.423        0.000                       0                  5746  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 4.138ns (46.404%)  route 4.779ns (53.596%))
  Logic Levels:           17  (CARRY8=8 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.031 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.061    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2_n_0
    SLICE_X37Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.167 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_3/O[1]
                         net (fo=2, routed)           0.387     8.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[25]
    SLICE_X37Y68         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.636 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8/O
                         net (fo=1, routed)           0.022     8.658    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.991 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.024    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2__0[29]
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[29]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X37Y68         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[29]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 4.118ns (46.278%)  route 4.780ns (53.722%))
  Logic Levels:           17  (CARRY8=8 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.031 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.061    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2_n_0
    SLICE_X37Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.167 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_3/O[1]
                         net (fo=2, routed)           0.387     8.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[25]
    SLICE_X37Y68         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.636 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8/O
                         net (fo=1, routed)           0.022     8.658    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     8.971 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]_i_1/O[6]
                         net (fo=1, routed)           0.034     9.005    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2__0[30]
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[30]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X37Y68         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[30]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 4.091ns (46.125%)  route 4.778ns (53.875%))
  Logic Levels:           17  (CARRY8=8 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.031 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.061    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2_n_0
    SLICE_X37Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.167 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_3/O[1]
                         net (fo=2, routed)           0.387     8.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[25]
    SLICE_X37Y68         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.636 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8/O
                         net (fo=1, routed)           0.022     8.658    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     8.944 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]_i_1/O[4]
                         net (fo=1, routed)           0.032     8.976    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2__0[28]
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[28]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X37Y68         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[28]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 3.988ns (45.482%)  route 4.780ns (54.518%))
  Logic Levels:           17  (CARRY8=8 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.031 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.061    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2_n_0
    SLICE_X37Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.167 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_3/O[1]
                         net (fo=2, routed)           0.387     8.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[25]
    SLICE_X37Y68         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.636 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8/O
                         net (fo=1, routed)           0.022     8.658    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     8.841 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.034     8.875    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2__1[27]
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X37Y68         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 3.984ns (45.457%)  route 4.780ns (54.543%))
  Logic Levels:           17  (CARRY8=8 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     8.031 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.061    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2_n_0
    SLICE_X37Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.167 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_3/O[1]
                         net (fo=2, routed)           0.387     8.554    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[25]
    SLICE_X37Y68         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.636 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8/O
                         net (fo=1, routed)           0.022     8.658    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[25]_i_8_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     8.837 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.034     8.871    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2__1[26]
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[26]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X37Y68         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[26]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.746ns  (logic 3.929ns (44.922%)  route 4.817ns (55.078%))
  Logic Levels:           17  (CARRY8=8 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.122     7.978 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/O[7]
                         net (fo=2, routed)           0.426     8.404    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[23]
    SLICE_X37Y67         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.488 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_3/O
                         net (fo=1, routed)           0.021     8.509    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_3_n_0
    SLICE_X37Y67         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.684 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.714    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]_i_1_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.820 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.033     8.853    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2[25]
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X37Y68         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 3.901ns (44.750%)  route 4.816ns (55.250%))
  Logic Levels:           17  (CARRY8=8 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.122     7.978 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/O[7]
                         net (fo=2, routed)           0.426     8.404    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[23]
    SLICE_X37Y67         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.488 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_3/O
                         net (fo=1, routed)           0.021     8.509    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_3_n_0
    SLICE_X37Y67         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.684 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     8.714    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]_i_1_n_0
    SLICE_X37Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.792 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.032     8.824    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2[24]
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[24]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X37Y68         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[24]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 3.728ns (43.719%)  route 4.799ns (56.281%))
  Logic Levels:           16  (CARRY8=7 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.082     7.938 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/O[6]
                         net (fo=2, routed)           0.437     8.375    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[22]
    SLICE_X37Y67         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     8.457 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_4/O
                         net (fo=1, routed)           0.021     8.478    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_4_n_0
    SLICE_X37Y67         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[7])
                                                      0.122     8.600 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.034     8.634    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2[23]
    SLICE_X37Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X37Y67         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 3.688ns (43.454%)  route 4.799ns (56.546%))
  Logic Levels:           16  (CARRY8=7 LUT2=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.107     0.107    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=213, routed)         1.139     2.644    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/A[0]
    SLICE_X50Y98         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     2.726 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215/O
                         net (fo=1, routed)           0.014     2.740    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_215_n_0
    SLICE_X50Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.285     3.025 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_139/O[4]
                         net (fo=2, routed)           0.933     3.958    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp1_cast_fu_7018_p1[4]
    SLICE_X41Y83         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.090     4.048 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71/O
                         net (fo=2, routed)           0.253     4.300    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_71_n_0
    SLICE_X42Y83         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.056     4.356 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79/O
                         net (fo=1, routed)           0.015     4.371    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_79_n_0
    SLICE_X42Y83         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.603 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53/CO[7]
                         net (fo=1, routed)           0.030     4.633    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_53_n_0
    SLICE_X42Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     4.739 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_58/O[1]
                         net (fo=6, routed)           0.411     5.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/tmp15_fu_7022_p2[9]
    SLICE_X36Y86         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.082     5.232 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65/O
                         net (fo=1, routed)           0.178     5.410    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_65_n_0
    SLICE_X36Y85         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.687 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47/O[5]
                         net (fo=6, routed)           0.212     5.899    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_47_n_10
    SLICE_X36Y87         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.135     6.034 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35/O
                         net (fo=1, routed)           0.356     6.390    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[25]_i_35_n_0
    SLICE_X37Y86         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.658 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[25]_i_22/O[5]
                         net (fo=3, routed)           0.348     7.006    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[21]
    SLICE_X34Y80         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     7.157 f  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28/O
                         net (fo=2, routed)           0.067     7.224    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_28_n_0
    SLICE_X34Y80         LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     7.447 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12/O
                         net (fo=2, routed)           0.331     7.778    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_12_n_0
    SLICE_X37Y80         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     7.835 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20/O
                         net (fo=1, routed)           0.021     7.856    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_20_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.082     7.938 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/O[6]
                         net (fo=2, routed)           0.437     8.375    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[22]
    SLICE_X37Y67         LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     8.457 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_4/O
                         net (fo=1, routed)           0.021     8.478    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_4_n_0
    SLICE_X37Y67         CARRY8 (Prop_CARRY8_SLICEM_S[6]_O[6])
                                                      0.082     8.560 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.034     8.594    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2[22]
    SLICE_X37Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[22]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X37Y67         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[22]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 4.019ns (47.849%)  route 4.380ns (52.151%))
  Logic Levels:           15  (CARRY8=7 LUT2=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.106ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.106     0.106    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ap_clk
    RAMB18_X1Y22         RAMB18E2                                     r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y22         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      1.382     1.488 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=239, routed)         1.203     2.691    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0_0[0]
    SLICE_X51Y98         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     2.773 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_88/O
                         net (fo=1, routed)           0.014     2.787    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_88_n_0
    SLICE_X51Y98         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.132     2.919 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[15]_i_65/O[1]
                         net (fo=3, routed)           0.231     3.150    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[15]_i_65_n_14
    SLICE_X51Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.224     3.374 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_62/O
                         net (fo=1, routed)           0.013     3.387    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_62_n_0
    SLICE_X51Y95         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     3.562 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[15]_i_41/O[2]
                         net (fo=7, routed)           0.984     4.546    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[15]_i_41_n_13
    SLICE_X35Y84         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     4.700 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_58/O
                         net (fo=1, routed)           0.272     4.972    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_58_n_0
    SLICE_X36Y84         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_O[4])
                                                      0.219     5.191 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_52/O[4]
                         net (fo=3, routed)           0.209     5.400    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_52_n_11
    SLICE_X35Y85         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     5.590 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_40/O
                         net (fo=1, routed)           0.215     5.805    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[23]_i_40_n_0
    SLICE_X37Y85         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     6.073 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_33/O[5]
                         net (fo=3, routed)           0.400     6.473    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/sext_ln26_86_fu_7159_p1[13]
    SLICE_X34Y79         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.084     6.557 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_28/O
                         net (fo=2, routed)           0.177     6.734    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_28_n_0
    SLICE_X36Y79         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.187     6.921 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_12/O
                         net (fo=2, routed)           0.170     7.090    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_12_n_0
    SLICE_X37Y79         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     7.316 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_20/O
                         net (fo=1, routed)           0.021     7.337    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357[15]_i_20_n_0
    SLICE_X37Y79         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     7.512 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.542    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[15]_i_2_n_0
    SLICE_X37Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.648 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/add_ln26_117_reg_9357_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.387     8.035    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/sext_ln26_97_fu_7184_p1[17]
    SLICE_X37Y67         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     8.117 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_9/O
                         net (fo=1, routed)           0.022     8.139    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357[23]_i_9_n_0
    SLICE_X37Y67         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.472 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.033     8.505    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_fu_7188_p2[21]
    SLICE_X37Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X37Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[21]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X37Y67         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/add_ln26_117_reg_9357_reg[21]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  1.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.042ns
    Source Clock Delay      (SCD):    0.034ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.034     0.034    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.081     0.115 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.115    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X9Y21        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.033     0.148 r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.148    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.042     0.042    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y21        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.042    
    DSP48E2_X9Y21        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.060     0.102    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y21   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U18/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X11Y20  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10ns_28_4_1_U46/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X12Y14  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10s_26_4_1_U37/FIR_HLS_am_addmul_16s_16s_10s_26_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X8Y14   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10s_27_4_1_U26/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X8Y16   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_10s_27_4_1_U27/FIR_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X7Y22   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_11s_28_4_1_U22/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X9Y25   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_11s_28_4_1_U23/FIR_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.850         10.000      9.150      DSP48E2_X7Y19   bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/am_addmul_16s_16s_12ns_30_4_1_U7/FIR_HLS_am_addmul_16s_16s_12ns_30_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.577         5.000       4.423      RAMB18_X1Y22    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X34Y68    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.159    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[12]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[12]
                                                                      r  output_r_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[14]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[14]
                                                                      r  output_r_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[15]
                                                                      r  output_r_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[1]
                                                                      r  output_r_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[4]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[4]
                                                                      r  output_r_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.116ns  (logic 0.116ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[6]/Q
                         net (fo=0)                   0.000     0.159    output_r_tdata[6]
                                                                      r  output_r_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.114ns  (logic 0.114ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[11]/Q
                         net (fo=0)                   0.000     0.157    output_r_tdata[11]
                                                                      r  output_r_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.113ns  (logic 0.113ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.156    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[0]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[0]
                                                                      r  output_r_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[13]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[13]
                                                                      r  output_r_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[2]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[2]
                                                                      r  output_r_tdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[3]
                                                                      r  output_r_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[5]
                                                                      r  output_r_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[7]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[7]
                                                                      r  output_r_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[8]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[8]
                                                                      r  output_r_tdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.082ns  (logic 0.082ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y65         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[9]/Q
                         net (fo=0)                   0.000     0.096    output_r_tdata[9]
                                                                      r  output_r_tdata[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_r_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y103        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/ack_in_t_reg/Q
                         net (fo=4, unset)            0.000     0.097    input_r_tready
                                                                      r  input_r_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.014     0.014    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X34Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     0.097 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.097    output_r_tdata[10]
                                                                      r  output_r_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           431 Endpoints
Min Delay           431 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.082ns (11.261%)  route 0.646ns (88.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X37Y103        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.646     0.728    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[5]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.082ns (11.261%)  route 0.646ns (88.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X37Y103        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.646     0.728    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[6]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.082ns (11.261%)  route 0.646ns (88.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X37Y103        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.646     0.728    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[7]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.728ns  (logic 0.082ns (11.261%)  route 0.646ns (88.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X37Y103        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.646     0.728    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X43Y97         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[8]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.060ns (9.576%)  route 0.567ns (90.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X34Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.567     0.627    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[15]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.060ns (9.576%)  route 0.567ns (90.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X34Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.567     0.627    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[1]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.060ns (9.576%)  route 0.567ns (90.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X34Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.567     0.627    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[3]/C

Slack:                    inf
  Source:                 output_r_tready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.060ns (9.576%)  route 0.567ns (90.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  output_r_tready (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_output_r_U/output_r_TREADY
    SLICE_X34Y67         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.060     0.060 r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1[15]_i_1__0/O
                         net (fo=16, routed)          0.567     0.627    bd_0_i/hls_inst/inst/regslice_both_output_r_U/load_p1
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.030     0.030    bd_0_i/hls_inst/inst/regslice_both_output_r_U/ap_clk
    SLICE_X35Y62         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_output_r_U/data_p1_reg[5]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.596ns  (logic 0.082ns (13.763%)  route 0.514ns (86.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X37Y103        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.514     0.596    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X43Y100        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X43Y100        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[0]/C

Slack:                    inf
  Source:                 input_r_tvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.596ns  (logic 0.082ns (13.763%)  route 0.514ns (86.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tvalid (IN)
                         net (fo=6, unset)            0.000     0.000    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TVALID
    SLICE_X37Y103        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     0.082 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2[15]_i_1/O
                         net (fo=16, routed)          0.514     0.596    bd_0_i/hls_inst/inst/regslice_both_input_r_U/load_p2
    SLICE_X43Y100        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.031     0.031    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X43Y100        FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_r_tdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  input_r_tdata[3] (IN)
                         net (fo=1, unset)            0.009     0.009    bd_0_i/hls_inst/inst/regslice_both_input_r_U/input_r_TDATA[3]
    SLICE_X42Y98         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.020     0.020    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X42Y98         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p2_reg[3]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[101]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X39Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[101]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X39Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[101]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[104]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X39Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[104]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X39Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[104]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X48Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[108]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X48Y16         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[108]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[109]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X55Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[109]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X55Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[109]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X36Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[10]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X36Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[110]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X48Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[110]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X48Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[110]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[111]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X48Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[111]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X48Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[111]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[112]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X48Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[112]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X48Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[112]/C

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.010ns  (logic 0.000ns (0.000%)  route 0.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=338, unset)          0.010     0.010    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_rst_n
    SLICE_X47Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[113]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6150, unset)         0.020     0.020    bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_clk
    SLICE_X47Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_filter_fu_47/ap_CS_fsm_reg[113]/C





