Virendra Singh , Michiko Inoue , Kewal K. Saluja , Hideo Fujiwara, Instruction-based self-testing of delay faults in pipelined processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1203-1215, November 2006
Ran Wang , Krishnendu Chakrabarty , Sudipta Bhawmik, Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.4, p.1-24, September 2015
