-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Variable_Left_Shift.vhd
-- Created: 2024-08-10 11:14:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Variable_Left_Shift
-- Source Path: HDLRx/full_rx/rx_demodulator_full/ofdm_separator/Real Divide HDL Optimized/ForEach - Real Divide/Shift 
-- and cast to output type/Variable Left Shif
-- Hierarchy Level: 6
-- Model version: 1.14
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Variable_Left_Shift IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        x                                 :   IN    std_logic_vector(38 DOWNTO 0);  -- sfix39_En23
        leftShift                         :   IN    std_logic_vector(31 DOWNTO 0);  -- int32
        y                                 :   OUT   std_logic_vector(38 DOWNTO 0)  -- sfix39_En23
        );
END full_rx_ip_src_Variable_Left_Shift;


ARCHITECTURE rtl OF full_rx_ip_src_Variable_Left_Shift IS

  -- Signals
  SIGNAL leftShift_signed                 : signed(31 DOWNTO 0);  -- int32
  SIGNAL Bit_Slice8_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice7_out1                  : std_logic;  -- ufix1
  SIGNAL Delay3_out1                      : std_logic;  -- ufix1
  SIGNAL Bit_Slice6_out1                  : std_logic;  -- ufix1
  SIGNAL Delay2_out1                      : std_logic;  -- ufix1
  SIGNAL Bit_Slice5_out1                  : std_logic;  -- ufix1
  SIGNAL Delay1_out1                      : std_logic;  -- ufix1
  SIGNAL Bit_Slice4_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice3_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice2_out1                  : std_logic;  -- ufix1
  SIGNAL Bit_Slice1_out1                  : std_logic;  -- ufix1
  SIGNAL x_signed                         : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Bit_Shift_out1                   : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch1_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Bit_Shift1_out1                  : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch2_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Bit_Shift2_out1                  : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch3_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Bit_Shift3_out1                  : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch4_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Delay_out1                       : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Bit_Shift4_out1                  : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch5_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Bit_Shift5_out1                  : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch6_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Delay4_out1                      : std_logic;  -- ufix1
  SIGNAL Bit_Shift6_out1                  : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch7_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Bit_Shift7_out1                  : signed(38 DOWNTO 0);  -- sfix39_En23
  SIGNAL Switch8_out1                     : signed(38 DOWNTO 0);  -- sfix39_En23

BEGIN
  leftShift_signed <= signed(leftShift);

  Bit_Slice8_out1 <= leftShift_signed(7);

  Bit_Slice7_out1 <= leftShift_signed(6);

  Delay3_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay3_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay3_out1 <= Bit_Slice7_out1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  Bit_Slice6_out1 <= leftShift_signed(5);

  Delay2_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay2_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay2_out1 <= Bit_Slice6_out1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Bit_Slice5_out1 <= leftShift_signed(4);

  Delay1_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay1_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay1_out1 <= Bit_Slice5_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Bit_Slice4_out1 <= leftShift_signed(3);

  Bit_Slice3_out1 <= leftShift_signed(2);

  Bit_Slice2_out1 <= leftShift_signed(1);

  Bit_Slice1_out1 <= leftShift_signed(0);

  x_signed <= signed(x);

  Bit_Shift_out1 <= x_signed sll 1;

  
  Switch1_out1 <= x_signed WHEN Bit_Slice1_out1 = '0' ELSE
      Bit_Shift_out1;

  Bit_Shift1_out1 <= Switch1_out1 sll 2;

  
  Switch2_out1 <= Switch1_out1 WHEN Bit_Slice2_out1 = '0' ELSE
      Bit_Shift1_out1;

  Bit_Shift2_out1 <= Switch2_out1 sll 4;

  
  Switch3_out1 <= Switch2_out1 WHEN Bit_Slice3_out1 = '0' ELSE
      Bit_Shift2_out1;

  Bit_Shift3_out1 <= Switch3_out1 sll 8;

  
  Switch4_out1 <= Switch3_out1 WHEN Bit_Slice4_out1 = '0' ELSE
      Bit_Shift3_out1;

  Delay_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay_out1 <= to_signed(0, 39);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay_out1 <= Switch4_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  Bit_Shift4_out1 <= Delay_out1 sll 16;

  
  Switch5_out1 <= Delay_out1 WHEN Delay1_out1 = '0' ELSE
      Bit_Shift4_out1;

  Bit_Shift5_out1 <= Switch5_out1 sll 32;

  
  Switch6_out1 <= Switch5_out1 WHEN Delay2_out1 = '0' ELSE
      Bit_Shift5_out1;

  Delay4_process : PROCESS (clk, reset_x)
  BEGIN
    IF reset_x = '1' THEN
      Delay4_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_2_0 = '1' THEN
        Delay4_out1 <= Bit_Slice8_out1;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  Bit_Shift6_out1 <= to_signed(0, 39);

  
  Switch7_out1 <= Switch6_out1 WHEN Delay3_out1 = '0' ELSE
      Bit_Shift6_out1;

  Bit_Shift7_out1 <= to_signed(0, 39);

  
  Switch8_out1 <= Switch7_out1 WHEN Delay4_out1 = '0' ELSE
      Bit_Shift7_out1;

  y <= std_logic_vector(Switch8_out1);

END rtl;

