#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000001d4c1367990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001d4c1337050 .scope module, "frame_assembly_tb" "frame_assembly_tb" 3 4;
 .timescale -9 -12;
enum000001d4c12e85b0 .enum2 (8)
   "START0" 232,
   "START1" 23,
   "LEFT0" 226,
   "LEFT1" 29,
   "RIGHT0" 228,
   "RIGHT1" 27
 ;
v000001d4c13d1e50_0 .var "clk", 0 0;
v000001d4c13d1810_0 .var "din", 19 0;
v000001d4c13d1590_0 .net "dout", 0 0, v000001d4c13d1c70_0;  1 drivers
v000001d4c13d13b0_0 .var "fail", 0 0;
v000001d4c13d18b0_0 .var "fifo_ready", 0 0;
v000001d4c13d1450_0 .net "frame_ready", 0 0, v000001d4c13d20d0_0;  1 drivers
v000001d4c13d14f0_0 .var/2u "preamblestate", 7 0;
v000001d4c13d3e70_0 .var "rst", 0 0;
v000001d4c13d2b10_0 .var "test1", 19 0;
v000001d4c13d2d90_0 .var "vin", 0 0;
S_000001d4c13371e0 .scope module, "my_frame_assembly" "frame_assembly" 3 13, 4 4 0, S_000001d4c1337050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "din";
    .port_info 3 /INPUT 1 "vin";
    .port_info 4 /INPUT 1 "fifo_ready";
    .port_info 5 /OUTPUT 1 "dout";
    .port_info 6 /OUTPUT 1 "frame_ready";
P_000001d4c1302dd0 .param/l "CHANNEL_A" 1 4 30, C4<00>;
P_000001d4c1302e08 .param/l "CHANNEL_B" 1 4 31, C4<01>;
enum000001d4c12e9690 .enum2/s (32)
   "PREAMBLE" 0,
   "AUX" 1,
   "DATA" 2,
   "VALID" 3,
   "USER" 4,
   "CHANNEL" 5,
   "PARITY" 6
 ;
enum000001d4c12e9b40 .enum2 (8)
   "START0" 232,
   "START1" 23,
   "LEFT0" 226,
   "LEFT1" 29,
   "RIGHT0" 228,
   "RIGHT1" 27
 ;
v000001d4c135dbc0_0 .var "aux_counter", 2 0;
v000001d4c135dc60_0 .net "biphaseout", 0 0, v000001d4c13754c0_0;  1 drivers
v000001d4c135dd00_0 .var "channel", 191 0;
v000001d4c135dda0_0 .var "channel_counter", 1 0;
v000001d4c13d1040_0 .var "channel_state", 1 0;
v000001d4c13d10e0_0 .net "clk", 0 0, v000001d4c13d1e50_0;  1 drivers
v000001d4c13d11d0_0 .var "data_counter", 5 0;
v000001d4c13d1f90_0 .net "din", 19 0, v000001d4c13d1810_0;  1 drivers
v000001d4c13d1c70_0 .var "dout", 0 0;
v000001d4c13d1b30_0 .var "evenparitytracker", 0 0;
v000001d4c13d1630_0 .net "fifo_ready", 0 0, v000001d4c13d18b0_0;  1 drivers
v000001d4c13d1950_0 .var "frame_counter", 7 0;
v000001d4c13d20d0_0 .var "frame_ready", 0 0;
v000001d4c13d1d10_0 .var "logicalin", 0 0;
v000001d4c13d1db0_0 .var "newdatain", 0 0;
v000001d4c13d1ef0_0 .var "parity_counter", 1 0;
v000001d4c13d2030_0 .var "preamble_counter", 2 0;
v000001d4c13d19f0_0 .var/2u "preamblestate", 7 0;
v000001d4c13d1a90_0 .var "previousbit", 0 0;
v000001d4c13d16d0_0 .net "rst", 0 0, v000001d4c13d3e70_0;  1 drivers
v000001d4c13d1270_0 .var/2s "subframestate", 31 0;
v000001d4c13d1310_0 .var "user_counter", 1 0;
v000001d4c13d1770_0 .var "valid_counter", 1 0;
v000001d4c13d1bd0_0 .net "vin", 0 0, v000001d4c13d2d90_0;  1 drivers
E_000001d4c136d670 .event posedge, v000001d4c13d10e0_0;
S_000001d4c135da30 .scope module, "mybiphase" "biphase" 4 47, 5 12 0, S_000001d4c13371e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "logicalin";
    .port_info 1 /INPUT 1 "newdatain";
    .port_info 2 /INPUT 1 "previousbit";
    .port_info 3 /OUTPUT 1 "biphaseout";
v000001d4c13754c0_0 .var "biphaseout", 0 0;
v000001d4c1302b20_0 .net "logicalin", 0 0, v000001d4c13d1d10_0;  1 drivers
v000001d4c1337370_0 .net "newdatain", 0 0, v000001d4c13d1db0_0;  1 drivers
v000001d4c1337410_0 .net "previousbit", 0 0, v000001d4c13d1a90_0;  1 drivers
E_000001d4c136d970 .event anyedge, v000001d4c1337370_0, v000001d4c1337410_0, v000001d4c1302b20_0;
    .scope S_000001d4c135da30;
T_0 ;
    %wait E_000001d4c136d970;
    %load/vec4 v000001d4c1337370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001d4c1337410_0;
    %inv;
    %store/vec4 v000001d4c13754c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d4c1337370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001d4c1302b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000001d4c1337410_0;
    %store/vec4 v000001d4c13754c0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001d4c1302b20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000001d4c1337410_0;
    %inv;
    %store/vec4 v000001d4c13754c0_0, 0, 1;
T_0.6 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d4c13371e0;
T_1 ;
    %pushi/vec4 2147484160, 0, 43;
    %concati/vec4 0, 0, 149;
    %store/vec4 v000001d4c135dd00_0, 0, 192;
    %end;
    .thread T_1, $init;
    .scope S_000001d4c13371e0;
T_2 ;
    %wait E_000001d4c136d670;
    %load/vec4 v000001d4c13d16d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v000001d4c13d1630_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d4c13d1950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4c13d1040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d20d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d4c13d2030_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d4c135dbc0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001d4c13d11d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c13d1770_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c13d1310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c135dda0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c13d1ef0_0, 0;
    %pushi/vec4 232, 0, 8;
    %assign/vec4 v000001d4c13d19f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1b30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d4c13d1630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v000001d4c13d1270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c13d1ef0_0, 0;
    %load/vec4 v000001d4c13d1040_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v000001d4c13d2030_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d4c13d2030_0, 0;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d20d0_0, 0;
    %load/vec4 v000001d4c13d1950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v000001d4c13d1a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 232, 0, 8;
    %assign/vec4 v000001d4c13d19f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v000001d4c13d1a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %pushi/vec4 23, 0, 8;
    %assign/vec4 v000001d4c13d19f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
T_2.22 ;
T_2.21 ;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v000001d4c13d1a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %pushi/vec4 226, 0, 8;
    %assign/vec4 v000001d4c13d19f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v000001d4c13d1a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 29, 0, 8;
    %assign/vec4 v000001d4c13d19f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
T_2.26 ;
T_2.25 ;
T_2.19 ;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.28, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d20d0_0, 0;
    %load/vec4 v000001d4c13d19f0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c13d19f0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.30, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1d10_0, 0;
    %load/vec4 v000001d4c13d1b30_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %assign/vec4 v000001d4c13d1b30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1db0_0, 0;
T_2.30 ;
T_2.28 ;
T_2.17 ;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001d4c13d1040_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v000001d4c13d2030_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d4c13d2030_0, 0;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v000001d4c13d1a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.36, 4;
    %pushi/vec4 228, 0, 8;
    %assign/vec4 v000001d4c13d19f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %jmp T_2.37;
T_2.36 ;
    %load/vec4 v000001d4c13d1a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.38, 4;
    %pushi/vec4 27, 0, 8;
    %assign/vec4 v000001d4c13d19f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
T_2.38 ;
T_2.37 ;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.40, 5;
    %load/vec4 v000001d4c13d19f0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c13d19f0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %load/vec4 v000001d4c13d2030_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.42, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %load/vec4 v000001d4c13d1b30_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %assign/vec4 v000001d4c13d1b30_0, 0;
T_2.42 ;
T_2.40 ;
T_2.35 ;
T_2.32 ;
T_2.15 ;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d4c13d2030_0, 0;
    %load/vec4 v000001d4c135dbc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001d4c135dbc0_0, 0;
    %load/vec4 v000001d4c135dbc0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.44, 5;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %load/vec4 v000001d4c13d1db0_0;
    %inv;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %load/vec4 v000001d4c135dbc0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.46, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %load/vec4 v000001d4c13d1f90_0;
    %parti/s 1, 19, 6;
    %assign/vec4 v000001d4c13d1d10_0, 0;
    %load/vec4 v000001d4c13d1b30_0;
    %load/vec4 v000001d4c13d1f90_0;
    %parti/s 1, 19, 6;
    %xor;
    %assign/vec4 v000001d4c13d1b30_0, 0;
T_2.46 ;
T_2.44 ;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d4c135dbc0_0, 0;
    %load/vec4 v000001d4c13d11d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001d4c13d11d0_0, 0;
    %load/vec4 v000001d4c13d11d0_0;
    %pad/u 32;
    %cmpi/u 41, 0, 32;
    %jmp/0xz  T_2.48, 5;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %load/vec4 v000001d4c13d1db0_0;
    %inv;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %load/vec4 v000001d4c13d11d0_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_2.50, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1d10_0, 0;
    %load/vec4 v000001d4c13d1b30_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %assign/vec4 v000001d4c13d1b30_0, 0;
    %jmp T_2.51;
T_2.50 ;
    %load/vec4 v000001d4c13d1db0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.52, 8;
    %load/vec4 v000001d4c13d1b30_0;
    %load/vec4 v000001d4c13d1f90_0;
    %pushi/vec4 19, 0, 32;
    %load/vec4 v000001d4c13d11d0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %sub;
    %part/u 1;
    %xor;
    %assign/vec4 v000001d4c13d1b30_0, 0;
    %load/vec4 v000001d4c13d1f90_0;
    %pushi/vec4 19, 0, 32;
    %load/vec4 v000001d4c13d11d0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %sub;
    %part/u 1;
    %assign/vec4 v000001d4c13d1d10_0, 0;
T_2.52 ;
T_2.51 ;
T_2.48 ;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001d4c13d11d0_0, 0;
    %load/vec4 v000001d4c13d1770_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001d4c13d1770_0, 0;
    %load/vec4 v000001d4c13d1db0_0;
    %inv;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %load/vec4 v000001d4c13d1770_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.54, 4;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1d10_0, 0;
    %load/vec4 v000001d4c13d1b30_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %assign/vec4 v000001d4c13d1b30_0, 0;
T_2.54 ;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c13d1770_0, 0;
    %load/vec4 v000001d4c13d1310_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001d4c13d1310_0, 0;
    %load/vec4 v000001d4c13d1db0_0;
    %inv;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %load/vec4 v000001d4c13d1310_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %load/vec4 v000001d4c135dd00_0;
    %pushi/vec4 191, 0, 32;
    %load/vec4 v000001d4c13d1950_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001d4c13d1d10_0, 0;
    %load/vec4 v000001d4c13d1b30_0;
    %load/vec4 v000001d4c135dd00_0;
    %pushi/vec4 191, 0, 32;
    %load/vec4 v000001d4c13d1950_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %xor;
    %assign/vec4 v000001d4c13d1b30_0, 0;
T_2.56 ;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c13d1310_0, 0;
    %load/vec4 v000001d4c135dda0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001d4c135dda0_0, 0;
    %load/vec4 v000001d4c13d1db0_0;
    %inv;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %load/vec4 v000001d4c135dda0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %load/vec4 v000001d4c13d1b30_0;
    %assign/vec4 v000001d4c13d1d10_0, 0;
T_2.58 ;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1c70_0, 0;
    %load/vec4 v000001d4c135dc60_0;
    %assign/vec4 v000001d4c13d1a90_0, 0;
    %load/vec4 v000001d4c13d1db0_0;
    %inv;
    %assign/vec4 v000001d4c13d1db0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c135dda0_0, 0;
    %load/vec4 v000001d4c13d1ef0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001d4c13d1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d4c13d1b30_0, 0;
    %load/vec4 v000001d4c13d1ef0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.60, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d4c13d1270_0, 0;
    %load/vec4 v000001d4c13d1040_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001d4c13d1040_0, 0;
T_2.62 ;
    %load/vec4 v000001d4c13d1040_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d4c13d1040_0, 0;
    %load/vec4 v000001d4c13d1950_0;
    %pad/u 32;
    %cmpi/e 191, 0, 32;
    %jmp/0xz  T_2.66, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d4c13d1950_0, 0;
    %jmp T_2.67;
T_2.66 ;
    %load/vec4 v000001d4c13d1950_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001d4c13d1950_0, 0;
T_2.67 ;
T_2.64 ;
T_2.60 ;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d4c1337050;
T_3 ;
    %pushi/vec4 1048574, 0, 20;
    %store/vec4 v000001d4c13d2b10_0, 0, 20;
    %end;
    .thread T_3, $init;
    .scope S_000001d4c1337050;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v000001d4c13d1e50_0;
    %nor/r;
    %store/vec4 v000001d4c13d1e50_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d4c1337050;
T_5 ;
    %vpi_call/w 3 29 "$dumpfile", "frame_assembly.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d4c1337050 {0 0 0};
    %vpi_call/w 3 31 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c13d1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c13d3e70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c13d3e70_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c13d3e70_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4c13d13b0_0, 0, 1;
    %pushi/vec4 232, 0, 8;
    %store/vec4 v000001d4c13d14f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4c13d18b0_0, 0, 1;
    %load/vec4 v000001d4c13d2b10_0;
    %store/vec4 v000001d4c13d1810_0, 0, 20;
    %vpi_call/w 3 82 "$display", "%h", v000001d4c13d2b10_0 {0 0 0};
    %vpi_call/w 3 83 "$display", "%b", v000001d4c13d2b10_0 {0 0 0};
    %delay 500000000, 0;
    %vpi_call/w 3 100 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 101 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/frame_assembly_tb.sv";
    "src/frame_assembly.sv";
    "src/biphase.sv";
