#include "DpPathConnection.h"
#include "DpPathBase.h"
#include "DpWrapper_ISP.h"
#include "mmsys_config.h"

// multi output path map, should refer block diagram
const DpPathConnection::mout_t DpPathConnection::s_moutMap[MOUT_MAP_SIZE] =
{
    { tCAMIN,       { tSCL0,    tSCL1,   tCCORR0,   tNone,   tNone },  ISP_MOUT_EN         },
    { tRDMA0,       { tSCL0,    tSCL1,   tWROT0,    tCCORR0, tNone },  MDP_RDMA0_MOUT_EN   },
    { tRDMA1,       { tSCL0,    tSCL1,   tWROT0,    tCCORR0, tNone },  MDP_RDMA1_MOUT_EN   },
    { tCCORR0,      { tSCL0,    tSCL1,   tNone,     tNone,   tNone },  MDP_CCORR0_MOUT_EN  },
    { tSCL0,        { tWROT1,   tWROT0,  tTDSHP0,   tSCL1,   tNone },  MDP_PRZ0_MOUT_EN    },
    { tSCL1,        { tWROT1,   tWROT0,  tTDSHP0,   tNone,   tNone },  MDP_PRZ1_MOUT_EN    },
    { tCOLOR0,      { tWROT1,   tWROT0,  tNone,     tNone,   tNone },  MDP_COLOR0_MOUT_EN  },
};

// input selecter path map, should refer block diagram
const DpPathConnection::sel_t DpPathConnection::s_selInMap[SEL_IN_SIZE] =
{
    { tCCORR0,  { tCAMIN,  tRDMA0, tRDMA1,  tNone,   tNone,  tNone, tNone, tNone },  MDP_CCORR0_SEL_IN  },
    { tSCL0,    { tCAMIN,  tRDMA0, tCCORR0, tRDMA1,  tNone,  tNone, tNone, tNone },  MDP_PRZ0_SEL_IN    },
    { tSCL1,    { tCAMIN,  tRDMA0, tSCL0,   tCCORR0, tRDMA1, tNone, tNone, tNone },  MDP_PRZ1_SEL_IN    },
    { tTDSHP0,  { tSCL0,   tSCL1,  tNone,   tNone,   tNone,  tNone, tNone, tNone },  MDP_TDSHP_SEL_IN   },
    { tWROT1,   { tSCL0,   tSCL1,  tCOLOR0, tNone,   tNone,  tNone, tNone, tNone },  MDP_WROT1_SEL_IN   },
    { tWROT0,   { tSCL0,   tSCL1,  tCOLOR0, tRDMA0,  tNone,  tNone, tNone, tNone },  MDP_WROT0_SEL_IN   },
};

// single out path map
const DpPathConnection::sout_t DpPathConnection::s_selOutMap[SOUT_MAP_SIZE] =
{
    { tNone,    { tNone,  tNone }, 0},
};


DP_STATUS_ENUM DpPathConnection::initTilePath(struct TILE_PARAM_STRUCT *p_tile_param)
{
    DpPathBase::iterator  iterator;
    DpEngineType          curType;
    int32_t               index;

    /* tile core property */
    TILE_REG_MAP_STRUCT *ptr_tile_reg_map = p_tile_param->ptr_tile_reg_map;

    if (false == m_connected)
    {
        if (false == queryMuxInfo())
        {
            return DP_STATUS_INVALID_PATH;
        }
    }

    for (iterator = m_pPath->begin(); iterator != m_pPath->end(); iterator++)
    {
        if (true == iterator->isOutputDisable())
        {
            continue;
        }

        curType = iterator->getEngineType();
        switch (curType)
        {
        //ISP
        case tIMGI:
            static_cast<DpWrapper_ISP*>(&*iterator)->initTilePath(p_tile_param);
            break;
        //MDP
        case tCAMIN:    ptr_tile_reg_map->CAMIN_EN      = 1; break;
        case tRDMA0:    ptr_tile_reg_map->RDMA0_EN      = 1; break;
        case tRDMA1:    ptr_tile_reg_map->RDMA1_EN      = 1; break;
        case tCCORR0:   ptr_tile_reg_map->CCORR0_EN     = 1; break;
        case tSCL0:     ptr_tile_reg_map->PRZ0_EN       = 1; break;
        case tSCL1:     ptr_tile_reg_map->PRZ1_EN       = 1; break;
        case tCOLOR0:   ptr_tile_reg_map->COLOR0_EN     = 1; break;
        case tTDSHP0:   ptr_tile_reg_map->TDSHP0_EN     = 1; break;
        case tWROT0:    ptr_tile_reg_map->WROT0_EN      = 1; break;
        case tWROT1:    ptr_tile_reg_map->WROT1_EN      = 1; break;
        default:        break;
        }
    }

    for (index = 0; index < MOUT_NUM; index++)
    {
        switch (s_moutMap[index].id)
        {
        case tCAMIN:    ptr_tile_reg_map->CAMIN_OUT     = m_mOutInfo[index]; break;
        case tRDMA0:    ptr_tile_reg_map->RDMA0_OUT     = m_mOutInfo[index]; break;
        case tRDMA1:    ptr_tile_reg_map->RDMA1_OUT     = m_mOutInfo[index]; break;
        case tCCORR0:   ptr_tile_reg_map->CCORR0_OUT    = m_mOutInfo[index]; break;
        case tSCL0:     ptr_tile_reg_map->PRZ0_OUT      = m_mOutInfo[index]; break;
        case tSCL1:     ptr_tile_reg_map->PRZ1_OUT      = m_mOutInfo[index]; break;
        case tCOLOR0:   ptr_tile_reg_map->COLOR0_OUT    = m_mOutInfo[index]; break;
        default:        assert(0);
        }
    }

    for (index = 0; index < SEL_IN_NUM; index++)
    {
        switch (s_selInMap[index].id)
        {
        case tCCORR0:   ptr_tile_reg_map->CCORR0_SEL    = m_sInInfo[index]; break;
        case tSCL0:     ptr_tile_reg_map->PRZ0_SEL      = m_sInInfo[index]; break;
        case tSCL1:     ptr_tile_reg_map->PRZ1_SEL      = m_sInInfo[index]; break;
        case tTDSHP0:   ptr_tile_reg_map->TDSHP0_SEL    = m_sInInfo[index]; break;
        case tWROT1:    ptr_tile_reg_map->WROT1_SEL     = m_sInInfo[index]; break;
        case tWROT0:    ptr_tile_reg_map->WROT0_SEL     = m_sInInfo[index]; break;
        default:        assert(0);
        }
    }

#if 0
    for (index = 0; index < SEL_OUT_NUM; index++)
    {
        switch (s_selOutMap[index].id)
        {
        //case tBLS:      ptr_tile_reg_map->BLS_SLO       = m_sOutInfo[index]; break;
        //case tTO_WROT_SOUT:    ptr_tile_reg_map->TO_WROT_SOUT     = m_sOutInfo[index]; break;
        //case tPATH0_SOUT:      ptr_tile_reg_map->PATH0_SOUT       = m_sOutInfo[index]; break;
        //case tPATH1_SOUT:      ptr_tile_reg_map->PATH1_SOUT       = m_sOutInfo[index]; break;
        //case tTDSHP0:     ptr_tile_reg_map->TDSHP0_SOUT      = m_sOutInfo[index]; break;
        default:        assert(0);
        }
    }
#endif

    return DP_STATUS_RETURN_SUCCESS;
}

