// Seed: 4156061549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 ();
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    output wor id_2,
    input supply0 id_3,
    output wire id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input wire id_8,
    output tri id_9
    , id_20,
    input wire id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input wor id_14,
    output supply1 id_15,
    input wire id_16,
    output tri0 id_17,
    input tri0 id_18
);
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20, id_20
  ); id_21(
      .id_0(id_14 - id_12), .id_1(1), .id_2(1), .id_3(id_11), .id_4(id_4)
  ); id_22(
      .id_0(id_12), .id_1(id_1), .id_2(id_15)
  );
  wire id_23;
  xor (id_6, id_13, id_18, id_3, id_12, id_16, id_8, id_20, id_10, id_0, id_14, id_5);
endmodule
