$date
	Thu Sep 15 11:15:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mul_tb $end
$var wire 4 ! p [3:0] $end
$var reg 2 " x [1:0] $end
$var reg 2 # y [1:0] $end
$scope module m1 $end
$var wire 2 $ x [1:0] $end
$var wire 2 % y [1:0] $end
$var wire 4 & p [3:0] $end
$var wire 2 ' b [1:0] $end
$var wire 2 ( a [1:0] $end
$scope module stage0 $end
$var wire 1 ) cin $end
$var wire 2 * x [1:0] $end
$var wire 2 + y [1:0] $end
$var wire 2 , s [1:0] $end
$var wire 1 - cout $end
$var wire 1 . c1 $end
$scope module stage0 $end
$var wire 1 ) Cin $end
$var wire 1 . Cout $end
$var wire 1 / s $end
$var wire 1 0 x $end
$var wire 1 1 y $end
$upscope $end
$scope module stage1 $end
$var wire 1 . Cin $end
$var wire 1 - Cout $end
$var wire 1 2 s $end
$var wire 1 3 x $end
$var wire 1 4 y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
13
12
11
00
1/
0.
0-
b11 ,
b1 +
b10 *
0)
b10 (
b1 '
b110 &
b11 %
b10 $
b11 #
b10 "
b110 !
$end
#20
