/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_extras.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/31/11 3:24p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue May 31 13:51:53 2011
 *                 MD5 Checksum         b0a0062767e487fe78d25d07b5b21b78
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_moca_extras.h $
 * 
 * Hydra_Software_Devel/2   5/31/11 3:24p albertl
 * SW7344-40: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_EXTRAS_H__
#define BCHP_MOCA_EXTRAS_H__

/***************************************************************************
 *MOCA_EXTRAS - MOCA_EXTRAS registers
 ***************************************************************************/
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN    0x002a1400 /* interrupt enable from host to moca */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG  0x002a1404 /* Host to Moca interrupt trigger the host need to write one to this bit in order to set the interrupt status */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS 0x002a1408 /* Host to moca interrupt status */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN    0x002a140c /* interrupt enable from moca to host */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG  0x002a1410 /* MoCA to Host interrupt trigger MoCA need to write one to this bit in order to set the interrupt status */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS 0x002a1414 /* MoCA to Host interrupt status */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE0        0x002a1418 /* "Generalpurpose register 0,  contains the base address of the shared mailbox (HOST - CORE) " */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE1        0x002a141c /* General purpose register 1 contains the IQ Diagram buffer pointer for LAB mode use The  SNR buffer pointer is equal to (gen_purpose1_reg + 1024 bytes) */
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC   0x002a1420 /* This register is set by MoCAs CPU and drives a signal to Host which indicates that the queues reached the watermark Bit per queue */
#define BCHP_MOCA_EXTRAS_REG_LEDS                0x002a1424 /* Register that control the leds */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS         0x002a1428 /* "Holdsgeneral status bits of the moca block, sample the data from the interface pin" */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL        0x002a142c /* Mux select of test prorts */
#define BCHP_MOCA_EXTRAS_REG_BACKPRESSURE_ALL    0x002a1430 /* Mux select of test prorts */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG        0x002a1450 /* MoCA version register */
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL            0x002a1454 /* Configuration of the PHY APB interface */
#define BCHP_MOCA_EXTRAS_TP_SEL                  0x002a1458 /* Selection of the tp overlay */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL               0x002a145c /* Selection of data forwarded towards the TPCAP */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE2        0x002a1460 /* "Generalpurpose register 2, can be used by the Host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE3        0x002a1464 /* "Generalpurpose register 3, can be used by the host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE4        0x002a1468 /* "Generalpurpose register 4, can be used by the Host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE5        0x002a146c /* "Generalpurpose register 5, can be used by the host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE6        0x002a1470 /* "Generalpurpose register 6, can be used by the Host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE7        0x002a1474 /* "Generalpurpose register 7, can be used by the host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE8        0x002a1478 /* "Generalpurpose register 8, can be used by the Host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE9        0x002a147c /* "Generalpurpose register 9, can be used by the host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE10       0x002a1480 /* "Generalpurpose register 0, can be used by the Host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE11       0x002a1484 /* "Generalpurpose register 11, can be used by the host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE12       0x002a1488 /* "Generalpurpose register 12, can be used by the Host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE13       0x002a148c /* "Generalpurpose register 13, can be used by the host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE14       0x002a1490 /* "Generalpurpose register 14, can be used by the Host for transferring data to MoCAs CPU" */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE15       0x002a1494 /* "Generalpurpose register 15, can be used by the host for transferring data to MoCAs CPU" */

/***************************************************************************
 *REG_HOST2MOCA_INT_EN - interrupt enable from host to moca
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_EN :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_reserved0_MASK       0xffffff00
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_reserved0_SHIFT      8

/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_EN :: ie [07:00] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_ie_MASK              0x000000ff
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_ie_SHIFT             0
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_EN_ie_DEFAULT           0

/***************************************************************************
 *REG_HOST2MOCA_INT_TRIG - Host to Moca interrupt trigger the host need to write one to this bit in order to set the interrupt status
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_TRIG :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_reserved0_MASK     0xffffff00
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_reserved0_SHIFT    8

/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_TRIG :: it [07:00] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_it_MASK            0x000000ff
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_it_SHIFT           0
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_TRIG_it_DEFAULT         0

/***************************************************************************
 *REG_HOST2MOCA_INT_STATUS - Host to moca interrupt status
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_STATUS :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_reserved0_MASK   0xffffff00
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_reserved0_SHIFT  8

/* MOCA_EXTRAS :: REG_HOST2MOCA_INT_STATUS :: is [07:00] */
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_is_MASK          0x000000ff
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_is_SHIFT         0
#define BCHP_MOCA_EXTRAS_REG_HOST2MOCA_INT_STATUS_is_DEFAULT       0

/***************************************************************************
 *REG_MOCA2HOST_INT_EN - interrupt enable from moca to host
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: reserved0 [31:10] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_reserved0_MASK       0xfffffc00
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_reserved0_SHIFT      10

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: ddr_end_ie [09:09] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_end_ie_MASK      0x00000200
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_end_ie_SHIFT     9
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_end_ie_DEFAULT   0

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: ddr_start_ie [08:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_start_ie_MASK    0x00000100
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_start_ie_SHIFT   8
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_ddr_start_ie_DEFAULT 0

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_EN :: gen_ie [07:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_gen_ie_MASK          0x000000ff
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_gen_ie_SHIFT         0
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_EN_gen_ie_DEFAULT       0

/***************************************************************************
 *REG_MOCA2HOST_INT_TRIG - MoCA to Host interrupt trigger MoCA need to write one to this bit in order to set the interrupt status
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: reserved0 [31:10] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_reserved0_MASK     0xfffffc00
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_reserved0_SHIFT    10

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: ddr_end_it [09:09] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_end_it_MASK    0x00000200
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_end_it_SHIFT   9
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_end_it_DEFAULT 0

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: ddr_start_it [08:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_start_it_MASK  0x00000100
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_start_it_SHIFT 8
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_ddr_start_it_DEFAULT 0

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_TRIG :: gen_it [07:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_gen_it_MASK        0x000000ff
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_gen_it_SHIFT       0
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_TRIG_gen_it_DEFAULT     0

/***************************************************************************
 *REG_MOCA2HOST_INT_STATUS - MoCA to Host interrupt status
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: reserved0 [31:10] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_reserved0_MASK   0xfffffc00
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_reserved0_SHIFT  10

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: ddr_end_is [09:09] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_end_is_MASK  0x00000200
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_end_is_SHIFT 9
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_end_is_DEFAULT 0

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: ddr_start_is [08:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_start_is_MASK 0x00000100
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_start_is_SHIFT 8
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_ddr_start_is_DEFAULT 0

/* MOCA_EXTRAS :: REG_MOCA2HOST_INT_STATUS :: gen_is [07:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_gen_is_MASK      0x000000ff
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_gen_is_SHIFT     0
#define BCHP_MOCA_EXTRAS_REG_MOCA2HOST_INT_STATUS_gen_is_DEFAULT   0

/***************************************************************************
 *REG_GEN_PURPOSE0 - "Generalpurpose register 0,  contains the base address of the shared mailbox (HOST - CORE) "
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE0 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE0_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE0_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE0_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE1 - General purpose register 1 contains the IQ Diagram buffer pointer for LAB mode use The  SNR buffer pointer is equal to (gen_purpose1_reg + 1024 bytes)
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE1 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE1_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE1_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE1_gen_DEFAULT              0

/***************************************************************************
 *REG_SIDE_BAND_GMII_FC - This register is set by MoCAs CPU and drives a signal to Host which indicates that the queues reached the watermark Bit per queue
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_SIDE_BAND_GMII_FC :: reserved0 [31:16] */
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_reserved0_MASK      0xffff0000
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_reserved0_SHIFT     16

/* MOCA_EXTRAS :: REG_SIDE_BAND_GMII_FC :: fc [15:00] */
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_fc_MASK             0x0000ffff
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_fc_SHIFT            0
#define BCHP_MOCA_EXTRAS_REG_SIDE_BAND_GMII_FC_fc_DEFAULT          0

/***************************************************************************
 *REG_LEDS - Register that control the leds
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_LEDS :: reserved0 [31:02] */
#define BCHP_MOCA_EXTRAS_REG_LEDS_reserved0_MASK                   0xfffffffc
#define BCHP_MOCA_EXTRAS_REG_LEDS_reserved0_SHIFT                  2

/* MOCA_EXTRAS :: REG_LEDS :: led_link [01:01] */
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_link_MASK                    0x00000002
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_link_SHIFT                   1
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_link_DEFAULT                 0

/* MOCA_EXTRAS :: REG_LEDS :: led_active [00:00] */
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_active_MASK                  0x00000001
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_active_SHIFT                 0
#define BCHP_MOCA_EXTRAS_REG_LEDS_led_active_DEFAULT               0

/***************************************************************************
 *REG_MOCA_STATUS - "Holdsgeneral status bits of the moca block, sample the data from the interface pin"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_MOCA_STATUS :: reserved0 [31:13] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved0_MASK            0xffffe000
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved0_SHIFT           13

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: endian [12:12] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_endian_MASK               0x00001000
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_endian_SHIFT              12
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_endian_DEFAULT            0

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: reserved1 [11:08] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved1_MASK            0x00000f00
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved1_SHIFT           8

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: dbg_mode [07:07] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_dbg_mode_MASK             0x00000080
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_dbg_mode_SHIFT            7
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_dbg_mode_DEFAULT          0

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: reserved2 [06:05] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved2_MASK            0x00000060
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_reserved2_SHIFT           5

/* MOCA_EXTRAS :: REG_MOCA_STATUS :: misc_stat [04:00] */
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_misc_stat_MASK            0x0000001f
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_misc_stat_SHIFT           0
#define BCHP_MOCA_EXTRAS_REG_MOCA_STATUS_misc_stat_DEFAULT         0

/***************************************************************************
 *REG_TEST_MUX_SEL - Mux select of test prorts
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: reserved0 [31:10] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_reserved0_MASK           0xfffffc00
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_reserved0_SHIFT          10

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: tp_in_en [09:09] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_tp_in_en_MASK            0x00000200
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_tp_in_en_SHIFT           9
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_tp_in_en_DEFAULT         0

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: tp_lsb_msb_3bit_drop [08:08] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_tp_lsb_msb_3bit_drop_MASK 0x00000100
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_tp_lsb_msb_3bit_drop_SHIFT 8
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_tp_lsb_msb_3bit_drop_DEFAULT 0

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: clk_sel2 [07:05] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel2_MASK            0x000000e0
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel2_SHIFT           5
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel2_DEFAULT         0

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: clk_sel [04:02] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel_MASK             0x0000001c
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel_SHIFT            2
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_clk_sel_DEFAULT          0

/* MOCA_EXTRAS :: REG_TEST_MUX_SEL :: phy_mac_sel [01:00] */
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_phy_mac_sel_MASK         0x00000003
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_phy_mac_sel_SHIFT        0
#define BCHP_MOCA_EXTRAS_REG_TEST_MUX_SEL_phy_mac_sel_DEFAULT      0

/***************************************************************************
 *REG_BACKPRESSURE_ALL - Mux select of test prorts
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_BACKPRESSURE_ALL :: reserved0 [31:01] */
#define BCHP_MOCA_EXTRAS_REG_BACKPRESSURE_ALL_reserved0_MASK       0xfffffffe
#define BCHP_MOCA_EXTRAS_REG_BACKPRESSURE_ALL_reserved0_SHIFT      1

/* MOCA_EXTRAS :: REG_BACKPRESSURE_ALL :: backpressure_all [00:00] */
#define BCHP_MOCA_EXTRAS_REG_BACKPRESSURE_ALL_backpressure_all_MASK 0x00000001
#define BCHP_MOCA_EXTRAS_REG_BACKPRESSURE_ALL_backpressure_all_SHIFT 0
#define BCHP_MOCA_EXTRAS_REG_BACKPRESSURE_ALL_backpressure_all_DEFAULT 0

/***************************************************************************
 *MOCA_VERSION_REG - MoCA version register
 ***************************************************************************/
/* MOCA_EXTRAS :: MOCA_VERSION_REG :: moca_id [31:16] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_moca_id_MASK             0xffff0000
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_moca_id_SHIFT            16
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_moca_id_DEFAULT          26146

/* MOCA_EXTRAS :: MOCA_VERSION_REG :: moca_spec_ver [15:12] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_moca_spec_ver_MASK       0x0000f000
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_moca_spec_ver_SHIFT      12
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_moca_spec_ver_DEFAULT    1

/* MOCA_EXTRAS :: MOCA_VERSION_REG :: core_version [11:08] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_version_MASK        0x00000f00
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_version_SHIFT       8
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_version_DEFAULT     1

/* MOCA_EXTRAS :: MOCA_VERSION_REG :: core_revision [07:04] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_revision_MASK       0x000000f0
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_revision_SHIFT      4
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_revision_DEFAULT    1

/* MOCA_EXTRAS :: MOCA_VERSION_REG :: core_mask [03:00] */
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_mask_MASK           0x0000000f
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_mask_SHIFT          0
#define BCHP_MOCA_EXTRAS_MOCA_VERSION_REG_core_mask_DEFAULT        0

/***************************************************************************
 *PHY_APB_CTRL - Configuration of the PHY APB interface
 ***************************************************************************/
/* MOCA_EXTRAS :: PHY_APB_CTRL :: reserved0 [31:02] */
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_reserved0_MASK               0xfffffffc
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_reserved0_SHIFT              2

/* MOCA_EXTRAS :: PHY_APB_CTRL :: ratio [01:00] */
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_ratio_MASK                   0x00000003
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_ratio_SHIFT                  0
#define BCHP_MOCA_EXTRAS_PHY_APB_CTRL_ratio_DEFAULT                0

/***************************************************************************
 *TP_SEL - Selection of the tp overlay
 ***************************************************************************/
/* MOCA_EXTRAS :: TP_SEL :: overlay_gpio_sel [31:00] */
#define BCHP_MOCA_EXTRAS_TP_SEL_overlay_gpio_sel_MASK              0xffffffff
#define BCHP_MOCA_EXTRAS_TP_SEL_overlay_gpio_sel_SHIFT             0
#define BCHP_MOCA_EXTRAS_TP_SEL_overlay_gpio_sel_DEFAULT           0

/***************************************************************************
 *TPCAP_SEL - Selection of data forwarded towards the TPCAP
 ***************************************************************************/
/* MOCA_EXTRAS :: TPCAP_SEL :: reserved0 [31:08] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_reserved0_MASK                  0xffffff00
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_reserved0_SHIFT                 8

/* MOCA_EXTRAS :: TPCAP_SEL :: tpcap_stop_trigger [07:07] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_stop_trigger_MASK         0x00000080
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_stop_trigger_SHIFT        7
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_stop_trigger_DEFAULT      0

/* MOCA_EXTRAS :: TPCAP_SEL :: tpcap_start_trigger [06:06] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_start_trigger_MASK        0x00000040
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_start_trigger_SHIFT       6
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_start_trigger_DEFAULT     0

/* MOCA_EXTRAS :: TPCAP_SEL :: tpcap_force_clken [05:05] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_force_clken_MASK          0x00000020
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_force_clken_SHIFT         5
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_force_clken_DEFAULT       0

/* MOCA_EXTRAS :: TPCAP_SEL :: tp_on_tpcap [04:04] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tp_on_tpcap_MASK                0x00000010
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tp_on_tpcap_SHIFT               4
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tp_on_tpcap_DEFAULT             0

/* MOCA_EXTRAS :: TPCAP_SEL :: overlay_tp_sel [03:03] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_overlay_tp_sel_MASK             0x00000008
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_overlay_tp_sel_SHIFT            3
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_overlay_tp_sel_DEFAULT          0

/* MOCA_EXTRAS :: TPCAP_SEL :: tpcap_src_sel [02:00] */
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_src_sel_MASK              0x00000007
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_src_sel_SHIFT             0
#define BCHP_MOCA_EXTRAS_TPCAP_SEL_tpcap_src_sel_DEFAULT           0

/***************************************************************************
 *REG_GEN_PURPOSE2 - "Generalpurpose register 2, can be used by the Host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE2 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE2_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE2_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE2_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE3 - "Generalpurpose register 3, can be used by the host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE3 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE3_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE3_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE3_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE4 - "Generalpurpose register 4, can be used by the Host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE4 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE4_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE4_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE4_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE5 - "Generalpurpose register 5, can be used by the host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE5 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE5_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE5_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE5_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE6 - "Generalpurpose register 6, can be used by the Host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE6 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE6_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE6_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE6_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE7 - "Generalpurpose register 7, can be used by the host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE7 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE7_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE7_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE7_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE8 - "Generalpurpose register 8, can be used by the Host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE8 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE8_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE8_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE8_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE9 - "Generalpurpose register 9, can be used by the host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE9 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE9_gen_MASK                 0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE9_gen_SHIFT                0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE9_gen_DEFAULT              0

/***************************************************************************
 *REG_GEN_PURPOSE10 - "Generalpurpose register 0, can be used by the Host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE10 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE10_gen_MASK                0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE10_gen_SHIFT               0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE10_gen_DEFAULT             0

/***************************************************************************
 *REG_GEN_PURPOSE11 - "Generalpurpose register 11, can be used by the host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE11 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE11_gen_MASK                0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE11_gen_SHIFT               0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE11_gen_DEFAULT             0

/***************************************************************************
 *REG_GEN_PURPOSE12 - "Generalpurpose register 12, can be used by the Host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE12 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE12_gen_MASK                0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE12_gen_SHIFT               0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE12_gen_DEFAULT             0

/***************************************************************************
 *REG_GEN_PURPOSE13 - "Generalpurpose register 13, can be used by the host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE13 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE13_gen_MASK                0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE13_gen_SHIFT               0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE13_gen_DEFAULT             0

/***************************************************************************
 *REG_GEN_PURPOSE14 - "Generalpurpose register 14, can be used by the Host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE14 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE14_gen_MASK                0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE14_gen_SHIFT               0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE14_gen_DEFAULT             0

/***************************************************************************
 *REG_GEN_PURPOSE15 - "Generalpurpose register 15, can be used by the host for transferring data to MoCAs CPU"
 ***************************************************************************/
/* MOCA_EXTRAS :: REG_GEN_PURPOSE15 :: gen [31:00] */
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE15_gen_MASK                0xffffffff
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE15_gen_SHIFT               0
#define BCHP_MOCA_EXTRAS_REG_GEN_PURPOSE15_gen_DEFAULT             0

#endif /* #ifndef BCHP_MOCA_EXTRAS_H__ */

/* End of File */
