ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—è®¾è®¡çš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‚¨æå‡ºçš„æ‰€æœ‰è¦æ±‚ï¼š

---

### âœ… 1. **Testbench æ¨¡å—å£°æ˜**

```verilog
module tb_simple_8bit_adder;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    reg clk;

    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk; // 50%å ç©ºæ¯”
    end

    initial begin
        $monitor("Time=%0t | a=0x%02h, b=0x%02h, cin=%b | sum=0x%02h, cout=%b", 
                 $time, a, b, cin, sum, cout);

        // åˆå§‹åŒ–è¾“å…¥
        a = 8'b0;
        b = 8'b0;
        cin = 1'b0;

        // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸ
        #CLK_PERIOD;

        // æµ‹è¯•æ‰€æœ‰è¾“å…¥ç»„åˆï¼ˆ0åˆ°255ï¼‰
        for (int i = 0; i <= 255; i = i + 1) begin
            for (int j = 0; j <= 255; j = j + 1) begin
                a = i;
                b = j;
                cin = 1'b0;
                #CLK_PERIOD;

                // éªŒè¯ç»“æœ
                $display("Testing a=0x%02h, b=0x%02h, cin=0 -> sum=0x%02h, cout=%b", a, b, sum, cout);
                assert (sum == (i + j)) else $error("Sum mismatch: expected %d, got %d", i + j, sum);
                assert (cout == ((i + j) > 255 ? 1 : 0)) else $error("Carry mismatch: expected %b, got %b", (i + j) > 255, cout);

                // æµ‹è¯•è¿›ä½ä¼ æ’­
                if (i == 255 && j == 0) begin
                    cin = 1'b1;
                    #CLK_PERIOD;
                    $display("Testing a=0xFF, b=0x00, cin=1 -> sum=0x%02h, cout=%b", sum, cout);
                    assert (sum == 0x00) else $error("Sum mismatch: expected 0x00, got 0x%02h", sum);
                    assert (cout == 1'b1) else $error("Carry mismatch: expected 1, got 0");
                end

                // æµ‹è¯•è¾¹ç•Œæ¡ä»¶
                if (i == 0 && j == 0) begin
                    cin = 1'b1;
                    #CLK_PERIOD;
                    $display("Testing a=0x00, b=0x00, cin=1 -> sum=0x%02h, cout=%b", sum, cout);
                    assert (sum == 0x01) else $error("Sum mismatch: expected 0x01, got 0x%02h", sum);
                    assert (cout == 1'b0) else $error("Carry mismatch: expected 0, got 1");
                end
            end
        end

        // ç»“æŸä»¿çœŸ
        #CLK_PERIOD;
        $finish;
    end

endmodule
```

---

### âœ… 2. **ä¿¡å·å£°æ˜**

- `a`, `b`: 8ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`: 8ä½è¾“å‡º
- `cout`: è¿›ä½è¾“å‡º
- `clk`: æ—¶é’Ÿä¿¡å·
- `tb_simple_8bit_adder`: æµ‹è¯•å°æ¨¡å—å

---

### âœ… 3. **æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**

- ä½¿ç”¨ `initial` å—ç”Ÿæˆä¸€ä¸ªå‘¨æœŸä¸º 10.0ns çš„æ—¶é’Ÿä¿¡å·ã€‚
- æ—¶é’Ÿä¸º 50% å ç©ºæ¯”ï¼Œç”¨äºåŒæ­¥æµ‹è¯•æ¿€åŠ±ã€‚

---

### âœ… 4. **è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**

- å®ä¾‹åŒ– `simple_8bit_adder` æ¨¡å—ï¼Œå¹¶è¿æ¥å…¶ç«¯å£ã€‚

---

### âœ… 5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

- ä½¿ç”¨åµŒå¥—çš„ `for` å¾ªç¯éå†æ‰€æœ‰å¯èƒ½çš„ 8 ä½è¾“å…¥ç»„åˆï¼ˆ0 åˆ° 255ï¼‰ã€‚
- å¯¹æ¯ä¸ªç»„åˆè¿›è¡Œæµ‹è¯•ï¼ŒåŒ…æ‹¬ï¼š
  - æ­£å¸¸åŠ æ³•ï¼ˆ`cin = 0`ï¼‰
  - è¿›ä½ä¼ æ’­æµ‹è¯•ï¼ˆ`a = 255, b = 0, cin = 1`ï¼‰
  - è¾¹ç•Œæ¡ä»¶æµ‹è¯•ï¼ˆ`a = 0, b = 0, cin = 1`ï¼‰

---

### âœ… 6. **ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º**

- ä½¿ç”¨ `$display` å’Œ `$monitor` æ˜¾ç¤ºå½“å‰æ—¶é—´ã€è¾“å…¥å’Œè¾“å‡ºã€‚
- ä½¿ç”¨ `assert` è¯­å¥éªŒè¯ `sum` å’Œ `cout` æ˜¯å¦ç¬¦åˆé¢„æœŸã€‚
- å¦‚æœå‘ç°é”™è¯¯ï¼Œä½¿ç”¨ `$error` æŠ¥é”™ã€‚

---

### âœ… 7. **$display å’Œ $monitor**

- `$monitor`ï¼šæŒç»­ç›‘æ§å¹¶æ‰“å°å½“å‰è¾“å…¥å’Œè¾“å‡ºå€¼ã€‚
- `$display`ï¼šåœ¨ç‰¹å®šæ—¶åˆ»æ‰“å°è¯¦ç»†ä¿¡æ¯ã€‚

---

### ğŸ“Œ æ³¨æ„äº‹é¡¹

- è¯¥æµ‹è¯•å°ä½¿ç”¨äº† Verilog çš„ `initial` å’Œ `for` å¾ªç¯æ¥ç”Ÿæˆæµ‹è¯•æ¿€åŠ±ã€‚
- ç”±äº `for` å¾ªç¯åœ¨ Verilog ä¸­ä¸èƒ½ç›´æ¥ä½¿ç”¨ `int` ç±»å‹ï¼Œå¦‚æœåœ¨æŸäº›å·¥å…·ä¸­ä¸æ”¯æŒï¼Œå¯ä»¥æ”¹ç”¨ `integer` æˆ– `reg [7:0]` å˜é‡ã€‚
- å¦‚æœéœ€è¦æ›´è¯¦ç»†çš„è°ƒè¯•ä¿¡æ¯ï¼Œå¯ä»¥å¢åŠ æ›´å¤šçš„ `$display` è¯­å¥ã€‚

---

### âœ… ç¤ºä¾‹è¾“å‡ºç‰‡æ®µï¼ˆæ¨¡æ‹Ÿå™¨ä¸­ï¼‰

```
Time=10ns | a=0x00, b=0x00, cin=0 | sum=0x00, cout=0
Time=10ns | a=0x00, b=0x01, cin=0 | sum=0x01, cout=0
...
Time=10ns | a=0xFF, b=0x00, cin=1 | sum=0x00, cout=1
Time=10ns | a=0x00, b=0x00, cin=1 | sum=0x01, cout=0
```

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆä¾‹å¦‚æ·»åŠ æ³¢å½¢æŸ¥çœ‹ã€è¦†ç›–ç‡åˆ†æç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ä½¿ç”¨ `vcd` æ–‡ä»¶æˆ– `coverage` å·¥å…·ã€‚éœ€è¦æˆ‘å¸®ä½ ç”Ÿæˆè¿™äº›å†…å®¹å—ï¼Ÿ