
*** Running vivado
    with args -log hdmi_vga_vp_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hdmi_vga_vp_0_0.tcl -notrace
Command: synth_design -top hdmi_vga_vp_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'hdmi_vga_vp_0_0' is locked:
* IP definition 'vp_v1_0 (1.1)' for IP 'hdmi_vga_vp_0_0' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
CRITICAL WARNING: [filemgmt 20-1741] File 'delay_line.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* median5x5_0 (c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay_line.v)
* rgb2ycbcr_0 (c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4036 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module delay_line [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 385.645 ; gain = 115.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_vga_vp_0_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vp' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:3]
	Parameter Ta bound to: 105 - type: integer 
	Parameter Tb bound to: 140 - type: integer 
	Parameter Tc bound to: 130 - type: integer 
	Parameter Td bound to: 160 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'rgb2ycbcr' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/rgb2ycbcr.v:3]
INFO: [Synth 8-638] synthesizing module 'mult_gen_1' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/synth/mult_gen_1.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/synth/mult_gen_1.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/synth/mult_gen_1.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 26 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/synth/mult_gen_1.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_1' (6#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/synth/mult_gen_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_addsub_1' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/c_addsub_1/synth/c_addsub_1.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/c_addsub_1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/c_addsub_1/synth/c_addsub_1.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_1' (14#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/c_addsub_1/synth/c_addsub_1.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_line' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v:23]
	Parameter N bound to: 3 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay.v:23]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (15#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (16#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr' (17#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/rgb2ycbcr.v:3]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycbcr_0' (18#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/synth/rgb2ycbcr_0.v:57]
INFO: [Synth 8-638] synthesizing module 'centroid_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/synth/centroid_0.v:57]
INFO: [Synth 8-638] synthesizing module 'centroid' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/centroid.v:3]
	Parameter IMG_H bound to: 720 - type: integer 
	Parameter IMG_W bound to: 1280 - type: integer 
INFO: [Synth 8-638] synthesizing module 'c_accum_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/c_accum_0/synth/c_accum_0.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 11 - type: integer 
	Parameter C_OUT_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_SCALE bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_accum_v12_0_11' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/c_accum_0/hdl/c_accum_v12_0_vh_rfs.vhd:2296' bound to instance 'U0' of component 'c_accum_v12_0_11' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/c_accum_0/synth/c_accum_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'c_accum_0' (25#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/c_accum_0/synth/c_accum_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'divider_32_20_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/synth/divider_32_20_0.v:56]
INFO: [Synth 8-638] synthesizing module 'divider_32_20' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v:8]
	Parameter LATENCY bound to: 4 - type: integer 
	Parameter DIVIDEND_W bound to: 32 - type: integer 
	Parameter DIVISOR_W bound to: 20 - type: integer 
	Parameter QUOTIENT_W bound to: 32 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DIV bound to: 2'b01 
	Parameter NOP bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'mult_32_20_lm' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 20 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_OUT_HIGH bound to: 51 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'mult_32_20_lm' (26#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/src/mult_32_20_lm/synth/mult_32_20_lm.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20' (27#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/src/divider_32_20.v:8]
INFO: [Synth 8-256] done synthesizing module 'divider_32_20_0' (28#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/divider_32_20_0/synth/divider_32_20_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'centroid' (29#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/centroid.v:3]
INFO: [Synth 8-256] done synthesizing module 'centroid_0' (30#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/synth/centroid_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vis_centroid_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/synth/vis_centroid_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vis_centroid' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/src/vis_centroid.v:3]
	Parameter IMG_H bound to: 720 - type: integer 
	Parameter IMG_W bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vis_centroid' (31#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/src/vis_centroid.v:3]
INFO: [Synth 8-256] done synthesizing module 'vis_centroid_0' (32#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/synth/vis_centroid_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vis_circle_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/synth/vis_circle_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vis_circle' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/vis_circle.v:3]
	Parameter IMG_H bound to: 720 - type: integer 
	Parameter IMG_W bound to: 1280 - type: integer 
	Parameter r_square bound to: 200 - type: integer 
	Parameter offset bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sum' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/sum/synth/sum.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 11 - type: integer 
	Parameter C_OUT_WIDTH bound to: 11 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 1 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/c_addsub_1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/sum/synth/sum.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'sum' (33#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/sum/synth/sum.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mult' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/mult/synth/mult.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/mult/synth/mult.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/mult/synth/mult.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 11 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 11 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 21 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_13' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_13' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/mult/synth/mult.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult' (34#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/mult/synth/mult.vhd:68]
INFO: [Synth 8-638] synthesizing module 'result' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/result/synth/result.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 22 - type: integer 
	Parameter C_B_WIDTH bound to: 22 - type: integer 
	Parameter C_OUT_WIDTH bound to: 22 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_11' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/c_addsub_1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_11' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/result/synth/result.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'result' (35#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/result/synth/result.vhd:68]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v:23]
	Parameter N bound to: 27 - type: integer 
	Parameter DELAY bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay__parameterized0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay.v:23]
	Parameter N bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized0' (35#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (35#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'vis_circle' (36#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/src/vis_circle.v:3]
INFO: [Synth 8-256] done synthesizing module 'vis_circle_0' (37#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_circle_0_6/synth/vis_circle_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'median5x5' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v:3]
	Parameter H_SIZE bound to: 1650 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLinieBRAM_WP' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v:21]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BRAM_SIZE_W bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delayLineBRAM' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: delayLineBRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 17 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.8620000000000001 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLineBRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'delayLineBRAM' (46#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLineBRAM/synth/delayLineBRAM.vhd:69]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'dina' does not match port width (17) of module 'delayLineBRAM' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v:70]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (17) of module 'delayLineBRAM' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v:71]
INFO: [Synth 8-256] done synthesizing module 'delayLinieBRAM_WP' (47#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter DELAY bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'delay__parameterized1' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay__parameterized1' (47#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (47#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v:23]
INFO: [Synth 8-256] done synthesizing module 'median5x5' (48#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v:3]
INFO: [Synth 8-256] done synthesizing module 'median5x5_0' (49#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/synth/median5x5_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bounding_box_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/bounding_box_0_1/synth/bounding_box_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bounding_box' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/bounding_box_0_1/src/bounding_box.v:3]
	Parameter IMG_H bound to: 720 - type: integer 
	Parameter IMG_W bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bounding_box' (50#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/bounding_box_0_1/src/bounding_box.v:3]
INFO: [Synth 8-256] done synthesizing module 'bounding_box_0' (51#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/bounding_box_0_1/synth/bounding_box_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vis_bounding_box_0' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/synth/vis_bounding_box_0.v:57]
INFO: [Synth 8-638] synthesizing module 'vis_bounding_box' [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/src/vis_bounding_box.v:3]
	Parameter IMG_H bound to: 720 - type: integer 
	Parameter IMG_W bound to: 1280 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vis_bounding_box' (52#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/src/vis_bounding_box.v:3]
INFO: [Synth 8-256] done synthesizing module 'vis_bounding_box_0' (53#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/synth/vis_bounding_box_0.v:57]
WARNING: [Synth 8-350] instance 'vis_bounding_box_i' of module 'vis_bounding_box_0' requires 15 connections, but only 13 given [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:17]
WARNING: [Synth 8-3848] Net hsync_mux[7] in module/entity vp does not have driver. [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:19]
WARNING: [Synth 8-3848] Net vsync_mux[7] in module/entity vp does not have driver. [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:20]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:18]
INFO: [Synth 8-256] done synthesizing module 'vp' (54#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:3]
INFO: [Synth 8-256] done synthesizing module 'hdmi_vga_vp_0_0' (55#1) [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:57]
WARNING: [Synth 8-3331] design bounding_box has unconnected port hsync_in
WARNING: [Synth 8-3331] design bounding_box has unconnected port vsync_in
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 752.605 ; gain = 482.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[10] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[9] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[8] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[7] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[6] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[5] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[4] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[3] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[2] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[1] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:x_center[0] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[10] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[9] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[8] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[7] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[6] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[5] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[4] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[3] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[2] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[1] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
WARNING: [Synth 8-3295] tying undriven pin vis_bounding_box_i:y_center[0] to constant 0 [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/5c05/src/vp.v:136]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 752.605 ; gain = 482.242
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E => DSP48E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 755.535 ; gain = 0.000
CRITICAL WARNING: [filemgmt 20-1741] File 'delay_line.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* median5x5_0 (c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay_line.v)
* rgb2ycbcr_0 (c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_2/src/delay_line.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 755.535 ; gain = 485.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 755.535 ; gain = 485.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/bounding_box_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cm_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cm_i/inst/m01_calc_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cm_i/inst/m10_calc_module. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cm_i/inst/x_center_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cm_i/inst/x_center_calc/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cm_i/inst/y_center_calc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cm_i/inst/y_center_calc/inst/instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/median_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/median_i/inst/del_bram_1/BRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Cb1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Cb2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Cb3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Cr1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Cr2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Cr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Y1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Y2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/add_Y3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Cb1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Cb2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Cb3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Cr1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Cr2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Cr3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Y1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Y2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rgb2ycbcr_i/inst/mul_Y3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vc_circle_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vc_circle_i/inst/dist. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vc_circle_i/inst/x_diff. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vc_circle_i/inst/x_diff_square. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vc_circle_i/inst/y_diff. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vc_circle_i/inst/y_diff_square. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/vis_bounding_box_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 755.535 ; gain = 485.172
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'r_y_reg' and it is trimmed from '32' to '11' bits. [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/centroid.v:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_x_reg' and it is trimmed from '32' to '11' bits. [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/centroid.v:104]
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m00_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/centroid.v:56]
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/src/vis_centroid.v:28]
WARNING: [Synth 8-6014] Unused sequential element y_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/src/vis_centroid.v:31]
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element position_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v:113]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v:110]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v:111]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v:109]
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/src/vis_bounding_box.v:33]
WARNING: [Synth 8-6014] Unused sequential element y_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/src/vis_bounding_box.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:11 ; elapsed = 00:02:13 . Memory (MB): peak = 755.535 ; gain = 485.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/m00_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0_1/src/centroid.v:56]
WARNING: [Synth 8-6014] Unused sequential element inst/x_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/src/vis_centroid.v:28]
WARNING: [Synth 8-6014] Unused sequential element inst/y_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_centroid_0_3/src/vis_centroid.v:31]
INFO: [Synth 8-5546] ROM "inst/y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/del_bram_1/position_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v:51]
INFO: [Synth 8-5546] ROM "inst/y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/x_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/src/vis_bounding_box.v:33]
WARNING: [Synth 8-6014] Unused sequential element inst/y_pos_reg was removed.  [c:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0_1/src/vis_bounding_box.v:36]
INFO: [Synth 8-3332] Sequential element (inst/d51_reg[1]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d51_reg[0]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d52_reg[1]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d52_reg[0]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d53_reg[1]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d53_reg[0]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d54_reg[1]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d54_reg[0]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d55_reg[1]) is unused and will be removed from module median5x5_0.
INFO: [Synth 8-3332] Sequential element (inst/d55_reg[0]) is unused and will be removed from module median5x5_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:19 . Memory (MB): peak = 755.535 ; gain = 485.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 835.949 ; gain = 565.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:36 . Memory (MB): peak = 836.363 ; gain = 566.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:34 ; elapsed = 00:02:37 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:x_center[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst/vis_bounding_box_i:y_center[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |DSP48E_bbox_0    |     1|
|2     |DSP48E_bbox_0__1 |     1|
|3     |CARRY4           |    49|
|4     |DSP48E1          |    11|
|5     |DSP48E1_1        |    12|
|6     |DSP48E1_2        |     2|
|7     |DSP48E1_3        |     2|
|8     |LUT1             |    12|
|9     |LUT2             |    96|
|10    |LUT3             |   120|
|11    |LUT4             |   208|
|12    |LUT5             |    92|
|13    |LUT6             |   187|
|14    |MUXF7            |    27|
|15    |RAMB36E1         |     1|
|16    |SRL16E           |    39|
|17    |FDRE             |   650|
|18    |FDSE             |    18|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 238 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:02:29 . Memory (MB): peak = 858.340 ; gain = 585.047
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:02:39 . Memory (MB): peak = 858.340 ; gain = 587.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E => DSP48E1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 152 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:02:43 . Memory (MB): peak = 858.340 ; gain = 599.449
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/hdmi_vga_zybo/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.dcp' has been generated.
