// Seed: 1358276337
module module_0 #(
    parameter id_2 = 32'd26
) ();
  logic id_1;
  ;
  parameter id_2 = -1;
  wire  [  1  :  id_2  ]  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd76,
    parameter id_20 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire _id_20;
  input wire id_19;
  input wire id_18;
  module_0 modCall_1 ();
  inout wire id_17;
  inout wire _id_16;
  output wire id_15;
  output tri id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_24;
  logic [1 : id_16] id_25;
  ;
  assign id_14 = 1;
  id_26 :
  assert property (@(posedge 1 or posedge id_7 * id_23 >> 1) id_4)
  else @(posedge id_16, posedge -1);
  wire [id_20 : id_16] id_27;
  initial if (-1) id_26 = "" == id_7[1];
  wire id_28;
endmodule
