Running: C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/training/verilog/ex05/ex05proj/test_prienc_isim_beh.exe -prj C:/training/verilog/ex05/ex05proj/test_prienc_beh.prj work.test_prienc work.glbl 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file \"C:/training/verilog/ex05/ex05proj/../../ex04/source/prienc.v\" into library work
Analyzing Verilog file \"C:/training/verilog/ex05/ex05proj/../../ex04/source/test_prienc.v\" into library work
Analyzing Verilog file \"C:/Xilinx/13.1/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 58596 KB
Fuse CPU Usage: 156 ms
Compiling module prienc
Compiling module test_prienc
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/training/verilog/ex05/ex05proj/test_prienc_isim_beh.exe
Fuse Memory Usage: 64104 KB
Fuse CPU Usage: 218 ms
