
---------- Begin Simulation Statistics ----------
final_tick                                  481256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22650                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745312                       # Number of bytes of host memory used
host_op_rate                                    24980                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.58                       # Real time elapsed on the host
host_tick_rate                               73109680                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      149094                       # Number of instructions simulated
sim_ops                                        164435                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000481                       # Number of seconds simulated
sim_ticks                                   481256000                       # Number of ticks simulated
system.cpu.committedInsts                      149094                       # Number of instructions committed
system.cpu.committedOps                        164435                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.227870                       # CPI: cycles per instruction
system.cpu.discardedOps                         12404                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          224745                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.309802                       # IPC: instructions per cycle
system.cpu.numCycles                           481256                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  11      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  107955     65.65%     65.66% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2602      1.58%     67.24% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      97      0.06%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.30% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     32      0.02%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     56      0.03%     67.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     44      0.03%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.38% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    47      0.03%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::MemRead                  38537     23.44%     90.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 15054      9.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   164435                       # Class of committed instruction
system.cpu.tickCycles                          256511                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    29                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   46454                       # Number of BP lookups
system.cpu.branchPred.condPredicted             40164                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4726                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                22594                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   20216                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             89.475082                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    1462                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                160                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              357                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          113                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data        51901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            51901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        51922                       # number of overall hits
system.cpu.dcache.overall_hits::total           51922                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3989                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3989                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3991                       # number of overall misses
system.cpu.dcache.overall_misses::total          3991                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    238785000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    238785000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    238785000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    238785000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        55890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        55890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        55913                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        55913                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.071372                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071372                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.071379                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071379                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59860.867385                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59860.867385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59830.869456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59830.869456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          729                       # number of writebacks
system.cpu.dcache.writebacks::total               729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          429                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          429                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          429                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3560                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3562                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    206903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    206903000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    207022000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    207022000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.063697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.063706                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063706                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58118.820225                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58118.820225                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58119.595733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58119.595733                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3437                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        37939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           37939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    180142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    180142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        40871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        40871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071738                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071738                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61439.972715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61439.972715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2885                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2885                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    171297000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    171297000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59375.043328                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59375.043328                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13962                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          992                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     57752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     57752000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        14954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58217.741935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58217.741935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          382                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          382                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     34845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040792                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57122.950820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57122.950820                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.086957                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.086957                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       119000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       119000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.086957                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        59500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        59500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           65                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           65                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       891000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       891000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           65                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           65                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 13707.692308                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 13707.692308                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           65                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           65                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       761000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       761000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 11707.692308                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 11707.692308                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       201000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        67000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.378936                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               55532                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3565                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.576999                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.378936                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            227409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           227409                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions              110174                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                 267                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions              41522                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions             10343                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst        63758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            63758                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        63758                       # number of overall hits
system.cpu.icache.overall_hits::total           63758                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1750                       # number of overall misses
system.cpu.icache.overall_misses::total          1750                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    108024000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108024000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108024000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108024000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        65508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.026714                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026714                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.026714                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026714                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        61728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        61728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        61728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        61728                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1621                       # number of writebacks
system.cpu.icache.writebacks::total              1621                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1750                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1750                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1750                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1750                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104526000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104526000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104526000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.026714                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026714                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.026714                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026714                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59729.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59729.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59729.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59729.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                   1621                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        63758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           63758                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1750                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108024000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108024000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.026714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026714                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        61728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        61728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1750                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104526000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104526000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.026714                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026714                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59729.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59729.142857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           125.106968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65507                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             37.453974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   125.106968                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.977398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.977398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            263781                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           263781                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             6                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    481256000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                   149094                       # Number of Instructions committed
system.cpu.thread_0.numOps                     164435                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000284823750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12422                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2149                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5250                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2349                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5250                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2349                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    158                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.32                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5250                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2349                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.271429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.379418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.659468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            112     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16     11.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      4.29%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.43%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      1.43%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.71%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.71%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           140                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.335714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.306380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              123     87.86%     87.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.43%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12      8.57%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.71%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.71%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           140                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  336000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               150336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    698.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     481246000                       # Total gap between requests
system.mem_ctrls.avgGap                      63330.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       104640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       221248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       146368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 217431055.405023515224                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 459730372.192762255669                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 304137506.857057392597                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1750                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3500                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2349                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48285750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     93579000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  10833652000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27591.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26736.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4612027.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       111936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       224000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        335936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       111936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       111936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        46656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        46656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1749                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3500                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5249                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          729                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           729                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    232591386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    465448742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        698040128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    232591386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    232591386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     96946324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        96946324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     96946324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    232591386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    465448742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       794986452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5092                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2287                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           79                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           84                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          164                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           55                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                46389750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              25460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          141864750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9110.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27860.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4148                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1934                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.56                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1283                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   364.346064                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   231.490360                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   332.164450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          320     24.94%     24.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          334     26.03%     50.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          154     12.00%     62.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           96      7.48%     70.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           88      6.86%     77.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           59      4.60%     81.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           38      2.96%     84.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      2.34%     87.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          164     12.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1283                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                325888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             146368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              677.161428                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              304.137507                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5790540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3054975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       22326780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6425820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    199629960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     16692960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     291414075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   605.528191                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     41641250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    423754750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3470040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1814010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14030100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5512320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    159643320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     50365920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     272328750                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.870867                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    129381500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    336014500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4639                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          729                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1621                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2708                       # Transaction distribution
system.membus.trans_dist::ReadExReq               610                       # Transaction distribution
system.membus.trans_dist::ReadExResp              610                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1750                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2890                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            65                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         5120                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        10502                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15622                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       215680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       270656                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  486336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5315                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001129                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033583                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5309     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5315                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    481256000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            19773000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9250000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18597000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
