# OS Memory Management Simulator (Java)

A simulator of virtual-to-physical address translation featuring **Cache**, **TLB**, **Page Table**, and **Main Memory**. It prints a step-by-step trace (hits/misses, addresses, and the retrieved data).


---

## 🧭 Overview

~~~
flowchart LR
    CPU[CPU makes virtual address] --> C[Cache Lookup]
    C -- miss --> T[TLB Lookup]
    C -- hit --> PAB[Physical Base]
    T -- miss --> PT[Page Table Lookup]
    T -- hit --> PAB
    PT --> PAB
    PAB --> M[Main Memory Read (base ⊕ offset)]
~~~

**What it demonstrates**
- Logical (virtual) address generation and split into **pageNumber** and **offset** (1 digit).
- **Cache → TLB → Page Table** lookup chain with hit/miss trace.
- Physical base + offset (string-concatenated for teaching simplicity).
- Retrieving the final value from **main memory**.



---

## ⚙️ How It Works (Quick Flow)

1. **Allocate memory**: Fills `mainMemory` with `memorySize = pageTableSize * 1000` random integers.
2. **Generate virtual address**:
   - Random `virtualAddress ∈ [0, pageTableSize)`.
   - **offset** = last digit; **pageNumber** = remaining digits.
3. **Lookup path**:
   - **Cache** by `pageNumber` → hit: get `physicalBase`; miss: check TLB.
   - **TLB** → hit: `physicalBase`; miss: check Page Table.
   - **Page Table** → returns `physicalBase` and updates TLB.
4. **Main memory**:
   - Build final index by string-concatenating `physicalBase` and the single-digit `offset`.
   - Return the stored integer and print the trace.

---

## 🔢 Key Parameters (defaults)

- `pageTableSize = 10_000`  
- `memorySize = pageTableSize * 1000` → **10,000,000** ints
- `tlb = new int[200][2]`, `cache = new int[10][2]`
- Page table maps `page i → frameBase = i * 100` (stride 100)


---

## 🚀 Getting Started


### Build & Run

~~~bash
# Compile
javac Main.java

# Run 
java Main
~~~


---

## 🖨️ Example Output

~~~text
Memory size allocated as: 10000000

Allocating Memory spaces...
All memory spaces are allocated succesfully!

Generating Logical address...

Logical address generated by the CPU: 1234
Offset of the address: 4

Loading Cache...
Cache loaded!

Loading TLB...
TLB loaded!

Creating page table...

Loading memory locations to page table...
Page Table Created! 

Searching the Physical Address...

Searching in Cache...
Cache miss!

Searching in TLB...
TLB miss!

Searching in Page Table...
Page Table Hit! 

Table Index: 123
Physical Address found as: 12300

Searching Main memory...
Address conversion running...
Retreiving data...

The main memory location: 123004
Stored data: 987654321
~~~


---

