/**********************************************************************************************
*																						      *
* Copyright (c) 2008 - 2012 Analog Devices, Inc.  All Rights Reserved.                        *
* This software is proprietary and confidential to Analog Devices, Inc. and its licensors.    *
*                                                                                             *
***********************************************************************************************/
/*******************************************************************************
*                                                                              *

* This software is intended for use with the ADV7842 part only.                *
*                                                                              *
*******************************************************************************/

/*******************************************************************************
*                                                                              *
* FILE AUTOMATICALLY GENERATED.                                                *
* DATE: 18 Nov 2009 15:43:2                                                    *
*                                                                              *
*******************************************************************************/


#ifndef ADV7842_CP_MAP_DEF_H
#define ADV7842_CP_MAP_DEF_H

#define VRX_REG_CP_0BH_DEF                                  0x00
#define VRX_FIELD_RB_CSC_SCALE_DEF                          0x0
#define VRX_FIELD_RB_CSC_SCALE_BIT_SIZE                     2

#define VRX_REG_CP_0CH_DEF                                  0x00
#define VRX_FIELD_RB_A4_DEF                                 0x0
#define VRX_FIELD_RB_A4_BIT_SIZE                            13

#define VRX_REG_CP_0DH_DEF                                  0x00
#define VRX_REG_CP_0EH_DEF                                  0x00
#define VRX_FIELD_RB_A3_DEF                                 0x0
#define VRX_FIELD_RB_A3_BIT_SIZE                            13

#define VRX_REG_CP_0FH_DEF                                  0x00
#define VRX_REG_CP_10H_DEF                                  0x00
#define VRX_FIELD_RB_A2_DEF                                 0x0
#define VRX_FIELD_RB_A2_BIT_SIZE                            13

#define VRX_REG_CP_11H_DEF                                  0x00
#define VRX_FIELD_RB_A1_DEF                                 0x0
#define VRX_FIELD_RB_A1_BIT_SIZE                            13

#define VRX_REG_CP_12H_DEF                                  0x00
#define VRX_REG_CP_13H_DEF                                  0x00
#define VRX_FIELD_RB_B4_DEF                                 0x0
#define VRX_FIELD_RB_B4_BIT_SIZE                            13

#define VRX_REG_CP_14H_DEF                                  0x00
#define VRX_REG_CP_15H_DEF                                  0x00
#define VRX_FIELD_RB_B3_DEF                                 0x0
#define VRX_FIELD_RB_B3_BIT_SIZE                            13

#define VRX_REG_CP_16H_DEF                                  0x00
#define VRX_REG_CP_17H_DEF                                  0x00
#define VRX_FIELD_RB_B2_DEF                                 0x0
#define VRX_FIELD_RB_B2_BIT_SIZE                            13

#define VRX_REG_CP_18H_DEF                                  0x00
#define VRX_FIELD_RB_B1_DEF                                 0x0
#define VRX_FIELD_RB_B1_BIT_SIZE                            13

#define VRX_REG_CP_19H_DEF                                  0x00
#define VRX_REG_CP_1AH_DEF                                  0x00
#define VRX_FIELD_RB_C4_DEF                                 0x0
#define VRX_FIELD_RB_C4_BIT_SIZE                            13

#define VRX_REG_CP_1BH_DEF                                  0x00
#define VRX_REG_CP_1CH_DEF                                  0x00
#define VRX_FIELD_RB_C3_DEF                                 0x0
#define VRX_FIELD_RB_C3_BIT_SIZE                            13

#define VRX_REG_CP_1DH_DEF                                  0x00
#define VRX_REG_CP_1EH_DEF                                  0x00
#define VRX_FIELD_RB_C2_DEF                                 0x0
#define VRX_FIELD_RB_C2_BIT_SIZE                            13

#define VRX_REG_CP_1FH_DEF                                  0x00
#define VRX_FIELD_RB_C1_DEF                                 0x0
#define VRX_FIELD_RB_C1_BIT_SIZE                            13

#define VRX_REG_CP_22H_DEF                                  0x00
#define VRX_REG_CP_23H_DEF                                  0x00
#define VRX_FIELD_CP_START_HS_DEF                           0x0
#define VRX_FIELD_CP_START_HS_BIT_SIZE                      13

#define VRX_REG_CP_24H_DEF                                  0x00
#define VRX_REG_CP_25H_DEF                                  0x00
#define VRX_FIELD_CP_END_HS_DEF                             0x0
#define VRX_FIELD_CP_END_HS_BIT_SIZE                        13

#define VRX_REG_CP_26H_DEF                                  0x00
#define VRX_REG_CP_27H_DEF                                  0x00
#define VRX_FIELD_CP_START_SAV_DEF                          0x0
#define VRX_FIELD_CP_START_SAV_BIT_SIZE                     13

#define VRX_REG_CP_28H_DEF                                  0x00
#define VRX_REG_CP_29H_DEF                                  0x00
#define VRX_FIELD_CP_START_EAV_DEF                          0x0
#define VRX_FIELD_CP_START_EAV_BIT_SIZE                     13

#define VRX_REG_CP_2AH_DEF                                  0x00
#define VRX_REG_CP_2BH_DEF                                  0x00
#define VRX_FIELD_CP_START_VBI_R_DEF                        0x0
#define VRX_FIELD_CP_START_VBI_R_BIT_SIZE                   12

#define VRX_REG_CP_2CH_DEF                                  0x00
#define VRX_FIELD_CP_END_VBI_R_DEF                          0x0
#define VRX_FIELD_CP_END_VBI_R_BIT_SIZE                     12

#define VRX_REG_CP_2DH_DEF                                  0x00
#define VRX_REG_CP_2EH_DEF                                  0x00
#define VRX_FIELD_CP_START_VBI_EVEN_R_DEF                   0x0
#define VRX_FIELD_CP_START_VBI_EVEN_R_BIT_SIZE              12

#define VRX_REG_CP_2FH_DEF                                  0x00
#define VRX_FIELD_CP_END_VBI_EVEN_R_DEF                     0x0
#define VRX_FIELD_CP_END_VBI_EVEN_R_BIT_SIZE                12

#define VRX_REG_CP_30H_DEF                                  0x00
#define VRX_FIELD_DE_V_START_R_DEF                          0x0
#define VRX_FIELD_DE_V_START_R_BIT_SIZE                     4

#define VRX_FIELD_DE_V_END_R_DEF                            0x0
#define VRX_FIELD_DE_V_END_R_BIT_SIZE                       4

#define VRX_REG_CP_31H_DEF                                  0x00
#define VRX_FIELD_DE_V_START_EVEN_R_DEF                     0x0
#define VRX_FIELD_DE_V_START_EVEN_R_BIT_SIZE                4

#define VRX_FIELD_DE_V_END_EVEN_R_DEF                       0x0
#define VRX_FIELD_DE_V_END_EVEN_R_BIT_SIZE                  4

#define VRX_REG_CP_36H_DEF                                  0x00
#define VRX_FIELD_BR_NOISE_SHAPING_EN_DEF                   0x0
#define VRX_FIELD_BR_NOISE_SHAPING_EN_BIT_SIZE              1

#define VRX_FIELD_BR_NOISE_SHAPING_MODE_DEF                 0x0
#define VRX_FIELD_BR_NOISE_SHAPING_MODE_BIT_SIZE            1

#define VRX_FIELD_BR_NOISE_SHAPING_GAIN_DEF                 0x0
#define VRX_FIELD_BR_NOISE_SHAPING_GAIN_BIT_SIZE            2

#define VRX_FIELD_TEN_TO_EIGHT_CONV_DEF                     0x0
#define VRX_FIELD_TEN_TO_EIGHT_CONV_BIT_SIZE                1

#define VRX_REG_CP_3AH_DEF                                  0x80
#define VRX_FIELD_CP_CONTRAST_DEF                           0x80
#define VRX_FIELD_CP_CONTRAST_BIT_SIZE                      8

#define VRX_REG_CP_3BH_DEF                                  0x80
#define VRX_FIELD_CP_SATURATION_DEF                         0x80
#define VRX_FIELD_CP_SATURATION_BIT_SIZE                    8

#define VRX_REG_CP_3CH_DEF                                  0x00
#define VRX_FIELD_CP_BRIGHTNESS_DEF                         0x0
#define VRX_FIELD_CP_BRIGHTNESS_BIT_SIZE                    8

#define VRX_REG_CP_3DH_DEF                                  0x00
#define VRX_FIELD_CP_HUE_DEF                                0x0
#define VRX_FIELD_CP_HUE_BIT_SIZE                           8

#define VRX_REG_CP_3EH_DEF                                  0x04
#define VRX_FIELD_VID_ADJ_EN_DEF                            0x0
#define VRX_FIELD_VID_ADJ_EN_BIT_SIZE                       1

#define VRX_FIELD_CP_UV_ALIGN_SEL_DEF                       0x0
#define VRX_FIELD_CP_UV_ALIGN_SEL_BIT_SIZE                  2

#define VRX_FIELD_CP_UV_DVAL_INV_DEF                        0x0
#define VRX_FIELD_CP_UV_DVAL_INV_BIT_SIZE                   1

#define VRX_FIELD_CP_MODE_GAIN_ADJ_EN_DEF                   0x1
#define VRX_FIELD_CP_MODE_GAIN_ADJ_EN_BIT_SIZE              1

#define VRX_FIELD_ALT_SAT_UV_MAN_DEF                        0x0
#define VRX_FIELD_ALT_SAT_UV_MAN_BIT_SIZE                   1

#define VRX_FIELD_ALT_SAT_UV_DEF                            0x0
#define VRX_FIELD_ALT_SAT_UV_BIT_SIZE                       1

#define VRX_REG_CP_40H_DEF                                  0x5C
#define VRX_FIELD_CP_MODE_GAIN_ADJ_DEF                      0x5c
#define VRX_FIELD_CP_MODE_GAIN_ADJ_BIT_SIZE                 8

#define VRX_REG_CP_41H_DEF                                  0x02
#define VRX_FIELD_CH2_POL_MAN_EN_DEF                        0x0
#define VRX_FIELD_CH2_POL_MAN_EN_BIT_SIZE                   1

#define VRX_FIELD_CH2_POL_VS_DEF                            0x0
#define VRX_FIELD_CH2_POL_VS_BIT_SIZE                       1

#define VRX_FIELD_CH2_POL_HSCS_DEF                          0x0
#define VRX_FIELD_CH2_POL_HSCS_BIT_SIZE                     1

#define VRX_FIELD_CH2_SYNC_SRC_DEF                          0x0
#define VRX_FIELD_CH2_SYNC_SRC_BIT_SIZE                     2

#define VRX_FIELD_CH2_TRIG_SSPD_DEF                         0x0
#define VRX_FIELD_CH2_TRIG_SSPD_BIT_SIZE                    1

#define VRX_FIELD_CH2_SSPD_CONT_DEF                         0x1
#define VRX_FIELD_CH2_SSPD_CONT_BIT_SIZE                    1

#define VRX_FIELD_CH2_SSPD_PP_EN_DEF                        0x0
#define VRX_FIELD_CH2_SSPD_PP_EN_BIT_SIZE                   1

#define VRX_REG_CP_42H_DEF                                  0x3B
#define VRX_FIELD_CH2_TRIG_STDI_DEF                         0x0
#define VRX_FIELD_CH2_TRIG_STDI_BIT_SIZE                    1

#define VRX_FIELD_CH2_STDI_CONT_DEF                         0x1
#define VRX_FIELD_CH2_STDI_CONT_BIT_SIZE                    1

#define VRX_REG_CP_43H_DEF                                  0xD4
#define VRX_FIELD_CH2_FL_FR_THRESHOLD_DEF                   0x2
#define VRX_FIELD_CH2_FL_FR_THRESHOLD_BIT_SIZE              3

#define VRX_FIELD_CH2_F_RUN_THR_DEF                         0x4
#define VRX_FIELD_CH2_F_RUN_THR_BIT_SIZE                    3

#define VRX_REG_CP_46H_DEF                                  0x00
#define VRX_REG_CP_47H_DEF                                  0x00
#define VRX_FIELD_CH2_FR_FIELD_LENGTH_DEF                   0x0
#define VRX_FIELD_CH2_FR_FIELD_LENGTH_BIT_SIZE              11

#define VRX_REG_CP_48H_DEF                                  0x00
#define VRX_FIELD_CH2_FR_LL_DEF                             0x0
#define VRX_FIELD_CH2_FR_LL_BIT_SIZE                        11

#define VRX_REG_CP_49H_DEF                                  0x00
#define VRX_FIELD_CH2_STDI_DVALID_DEF                       0x0
#define VRX_FIELD_CH2_STDI_DVALID_BIT_SIZE                  1

#define VRX_FIELD_CH2_STDI_INTLCD_DEF                       0x0
#define VRX_FIELD_CH2_STDI_INTLCD_BIT_SIZE                  1

#define VRX_REG_CP_4AH_DEF                                  0x00
#define VRX_FIELD_CH2_BL_DEF                                0x0
#define VRX_FIELD_CH2_BL_BIT_SIZE                           14

#define VRX_REG_CP_4BH_DEF                                  0x00
#define VRX_FIELD_CH2_LCVS_DEF                              0x0
#define VRX_FIELD_CH2_LCVS_BIT_SIZE                         5

#define VRX_REG_CP_4CH_DEF                                  0x00
#define VRX_FIELD_CH2_LCF_DEF                               0x0
#define VRX_FIELD_CH2_LCF_BIT_SIZE                          11

#define VRX_REG_CP_4DH_DEF                                  0x00
#define VRX_REG_CP_4EH_DEF                                  0x00
#define VRX_FIELD_CH2_FCL_DEF                               0x0
#define VRX_FIELD_CH2_FCL_BIT_SIZE                          13

#define VRX_REG_CP_4FH_DEF                                  0x00
#define VRX_FIELD_CH2_SSPD_DVALID_DEF                       0x0
#define VRX_FIELD_CH2_SSPD_DVALID_BIT_SIZE                  1

#define VRX_FIELD_CH2_VS_ACT_DEF                            0x0
#define VRX_FIELD_CH2_VS_ACT_BIT_SIZE                       1

#define VRX_FIELD_CH2_CUR_POL_VS_DEF                        0x0
#define VRX_FIELD_CH2_CUR_POL_VS_BIT_SIZE                   1

#define VRX_FIELD_CH2_HS_ACT_DEF                            0x0
#define VRX_FIELD_CH2_HS_ACT_BIT_SIZE                       1

#define VRX_FIELD_CH2_CUR_POL_HS_DEF                        0x0
#define VRX_FIELD_CH2_CUR_POL_HS_BIT_SIZE                   1

#define VRX_FIELD_CH2_RS_ACTIVE_DEF                         0x0
#define VRX_FIELD_CH2_RS_ACTIVE_BIT_SIZE                    1

#define VRX_FIELD_CH2_CUR_SYNC_SRC_DEF                      0x0
#define VRX_FIELD_CH2_CUR_SYNC_SRC_BIT_SIZE                 2

#define VRX_REG_CP_52H_DEF                                  0x40
#define VRX_FIELD_CSC_SCALE_DEF                             0x1
#define VRX_FIELD_CSC_SCALE_BIT_SIZE                        2

#define VRX_REG_CP_53H_DEF                                  0x00
#define VRX_FIELD_A4_DEF                                    0x0
#define VRX_FIELD_A4_BIT_SIZE                               13

#define VRX_REG_CP_54H_DEF                                  0x00
#define VRX_REG_CP_55H_DEF                                  0x00
#define VRX_FIELD_A3_DEF                                    0x0
#define VRX_FIELD_A3_BIT_SIZE                               13

#define VRX_REG_CP_56H_DEF                                  0x00
#define VRX_REG_CP_57H_DEF                                  0x08
#define VRX_FIELD_A2_DEF                                    0x0
#define VRX_FIELD_A2_BIT_SIZE                               13

#define VRX_REG_CP_58H_DEF                                  0x00
#define VRX_FIELD_A1_DEF                                    0x800
#define VRX_FIELD_A1_BIT_SIZE                               13

#define VRX_REG_CP_59H_DEF                                  0x00
#define VRX_REG_CP_5AH_DEF                                  0x00
#define VRX_FIELD_B4_DEF                                    0x0
#define VRX_FIELD_B4_BIT_SIZE                               13

#define VRX_REG_CP_5BH_DEF                                  0x00
#define VRX_REG_CP_5CH_DEF                                  0x01
#define VRX_FIELD_B3_DEF                                    0x0
#define VRX_FIELD_B3_BIT_SIZE                               13

#define VRX_REG_CP_5DH_DEF                                  0x00
#define VRX_REG_CP_5EH_DEF                                  0x00
#define VRX_FIELD_B2_DEF                                    0x800
#define VRX_FIELD_B2_BIT_SIZE                               13

#define VRX_REG_CP_5FH_DEF                                  0x00
#define VRX_FIELD_B1_DEF                                    0x0
#define VRX_FIELD_B1_BIT_SIZE                               13

#define VRX_REG_CP_60H_DEF                                  0x00
#define VRX_REG_CP_61H_DEF                                  0x00
#define VRX_FIELD_C4_DEF                                    0x0
#define VRX_FIELD_C4_BIT_SIZE                               13

#define VRX_REG_CP_62H_DEF                                  0x20
#define VRX_REG_CP_63H_DEF                                  0x00
#define VRX_FIELD_C3_DEF                                    0x800
#define VRX_FIELD_C3_BIT_SIZE                               13

#define VRX_REG_CP_64H_DEF                                  0x00
#define VRX_REG_CP_65H_DEF                                  0x00
#define VRX_FIELD_C2_DEF                                    0x0
#define VRX_FIELD_C2_BIT_SIZE                               13

#define VRX_REG_CP_66H_DEF                                  0x00
#define VRX_FIELD_C1_DEF                                    0x0
#define VRX_FIELD_C1_BIT_SIZE                               13

#define VRX_REG_CP_67H_DEF                                  0x00
#define VRX_FIELD_EMB_SYNC_ON_ALL_DEF                       0x0
#define VRX_FIELD_EMB_SYNC_ON_ALL_BIT_SIZE                  1

#define VRX_REG_CP_68H_DEF                                  0xF0
#define VRX_FIELD_CSC_COEFF_SEL_DEF                         0xf
#define VRX_FIELD_CSC_COEFF_SEL_BIT_SIZE                    4

#define VRX_FIELD_CP_CHROMA_LOW_EN_DEF                      0x0
#define VRX_FIELD_CP_CHROMA_LOW_EN_BIT_SIZE                 1

#define VRX_REG_CP_69H_DEF                                  0x04
#define VRX_FIELD_MAN_CP_CSC_EN_DEF                         0x0
#define VRX_FIELD_MAN_CP_CSC_EN_BIT_SIZE                    1

#define VRX_FIELD_EIA_861_COMPLIANCE_DEF                    0x1
#define VRX_FIELD_EIA_861_COMPLIANCE_BIT_SIZE               1

#define VRX_REG_CP_6CH_DEF                                  0x10
#define VRX_FIELD_CLMP_A_MAN_DEF                            0x0
#define VRX_FIELD_CLMP_A_MAN_BIT_SIZE                       1

#define VRX_FIELD_CLMP_BC_MAN_DEF                           0x0
#define VRX_FIELD_CLMP_BC_MAN_BIT_SIZE                      1

#define VRX_FIELD_CLMP_FREEZE_DEF                           0x0
#define VRX_FIELD_CLMP_FREEZE_BIT_SIZE                      1

#define VRX_REG_CP_6DH_DEF                                  0x00
#define VRX_FIELD_CLMP_A_DEF                                0x0
#define VRX_FIELD_CLMP_A_BIT_SIZE                           12

#define VRX_REG_CP_6EH_DEF                                  0x00
#define VRX_REG_CP_6FH_DEF                                  0x00
#define VRX_FIELD_CLMP_B_DEF                                0x0
#define VRX_FIELD_CLMP_B_BIT_SIZE                           12

#define VRX_REG_CP_70H_DEF                                  0x00
#define VRX_FIELD_CLMP_C_DEF                                0x0
#define VRX_FIELD_CLMP_C_BIT_SIZE                           12

#define VRX_REG_CP_71H_DEF                                  0x00
#define VRX_REG_CP_72H_DEF                                  0x00
#define VRX_FIELD_AGC_TAR_DEF                               0x0
#define VRX_FIELD_AGC_TAR_BIT_SIZE                          10

#define VRX_FIELD_AGC_TAR_MAN_DEF                           0x0
#define VRX_FIELD_AGC_TAR_MAN_BIT_SIZE                      1

#define VRX_FIELD_AGC_FREEZE_DEF                            0x0
#define VRX_FIELD_AGC_FREEZE_BIT_SIZE                       1

#define VRX_FIELD_HS_NORM_DEF                               0x0
#define VRX_FIELD_HS_NORM_BIT_SIZE                          1

#define VRX_FIELD_AGC_TIM_DEF                               0x0
#define VRX_FIELD_AGC_TIM_BIT_SIZE                          3

#define VRX_REG_CP_73H_DEF                                  0x10
#define VRX_FIELD_GAIN_MAN_DEF                              0x0
#define VRX_FIELD_GAIN_MAN_BIT_SIZE                         1

#define VRX_FIELD_AGC_MODE_MAN_DEF                          0x0
#define VRX_FIELD_AGC_MODE_MAN_BIT_SIZE                     1

#define VRX_REG_CP_74H_DEF                                  0x04
#define VRX_FIELD_A_GAIN_DEF                                0x100
#define VRX_FIELD_A_GAIN_BIT_SIZE                           10

#define VRX_REG_CP_75H_DEF                                  0x01
#define VRX_FIELD_B_GAIN_DEF                                0x100
#define VRX_FIELD_B_GAIN_BIT_SIZE                           10

#define VRX_REG_CP_76H_DEF                                  0x00
#define VRX_FIELD_C_GAIN_DEF                                0x100
#define VRX_FIELD_C_GAIN_BIT_SIZE                           10

#define VRX_REG_CP_77H_DEF                                  0xFF
#define VRX_FIELD_CP_PREC_DEF                               0x3
#define VRX_FIELD_CP_PREC_BIT_SIZE                          2

#define VRX_REG_CP_78H_DEF                                  0xFF
#define VRX_FIELD_A_OFFSET_DEF                              0x3ff
#define VRX_FIELD_A_OFFSET_BIT_SIZE                         10

#define VRX_REG_CP_79H_DEF                                  0xFF
#define VRX_FIELD_B_OFFSET_DEF                              0x3ff
#define VRX_FIELD_B_OFFSET_BIT_SIZE                         10

#define VRX_REG_CP_7AH_DEF                                  0xFF
#define VRX_FIELD_C_OFFSET_DEF                              0x3ff
#define VRX_FIELD_C_OFFSET_BIT_SIZE                         10

#define VRX_REG_CP_7BH_DEF                                  0x05
#define VRX_FIELD_AV_INV_F_DEF                              0x0
#define VRX_FIELD_AV_INV_F_BIT_SIZE                         1

#define VRX_FIELD_AV_INV_V_DEF                              0x0
#define VRX_FIELD_AV_INV_V_BIT_SIZE                         1

#define VRX_FIELD_AV_POS_SEL_DEF                            0x1
#define VRX_FIELD_AV_POS_SEL_BIT_SIZE                       1

#define VRX_FIELD_DE_WITH_AVCODE_DEF                        0x1
#define VRX_FIELD_DE_WITH_AVCODE_BIT_SIZE                   1

#define VRX_REG_CP_7CH_DEF                                  0xC0
#define VRX_REG_CP_7EH_DEF                                  0x00
#define VRX_FIELD_START_HS_DEF                              0x0
#define VRX_FIELD_START_HS_BIT_SIZE                         10

#define VRX_REG_CP_7DH_DEF                                  0x00
#define VRX_FIELD_END_HS_DEF                                0x0
#define VRX_FIELD_END_HS_BIT_SIZE                           10

#define VRX_REG_CP_7FH_DEF                                  0x00
#define VRX_FIELD_START_VS_DEF                              0x0
#define VRX_FIELD_START_VS_BIT_SIZE                         4

#define VRX_FIELD_END_VS_DEF                                0x0
#define VRX_FIELD_END_VS_BIT_SIZE                           4

#define VRX_REG_CP_80H_DEF                                  0x00
#define VRX_FIELD_START_FE_DEF                              0x0
#define VRX_FIELD_START_FE_BIT_SIZE                         4

#define VRX_FIELD_START_FO_DEF                              0x0
#define VRX_FIELD_START_FO_BIT_SIZE                         4

#define VRX_REG_CP_81H_DEF                                  0xC0
#define VRX_FIELD_MEAS_WL_DEF                               0x3
#define VRX_FIELD_MEAS_WL_BIT_SIZE                          2

#define VRX_FIELD_GR_AV_BL_EN_DEF                           0x0
#define VRX_FIELD_GR_AV_BL_EN_BIT_SIZE                      1

#define VRX_REG_CP_82H_DEF                                  0x04
#define VRX_FIELD_MEAS_WS_DEF                               0x4
#define VRX_FIELD_MEAS_WS_BIT_SIZE                          12

#define VRX_REG_CP_83H_DEF                                  0x00
#define VRX_FIELD_ISD_THR_DEF                               0x0
#define VRX_FIELD_ISD_THR_BIT_SIZE                          8

#define VRX_REG_CP_84H_DEF                                  0x0C
#define VRX_FIELD_CP_GAIN_FILT_DEF                          0x0
#define VRX_FIELD_CP_GAIN_FILT_BIT_SIZE                     4

#define VRX_FIELD_CH1_SSPD_PP_EN_DEF                        0x0
#define VRX_FIELD_CH1_SSPD_PP_EN_BIT_SIZE                   1

#define VRX_FIELD_IFSD_AVG_DEF                              0x0
#define VRX_FIELD_IFSD_AVG_BIT_SIZE                         1

#define VRX_REG_CP_85H_DEF                                  0x03
#define VRX_FIELD_CH1_POL_MAN_EN_DEF                        0x0
#define VRX_FIELD_CH1_POL_MAN_EN_BIT_SIZE                   1

#define VRX_FIELD_CH1_POL_VS_DEF                            0x0
#define VRX_FIELD_CH1_POL_VS_BIT_SIZE                       1

#define VRX_FIELD_CH1_POL_HSCS_DEF                          0x0
#define VRX_FIELD_CH1_POL_HSCS_BIT_SIZE                     1

#define VRX_FIELD_CH1_SYNC_SRC_DEF                          0x0
#define VRX_FIELD_CH1_SYNC_SRC_BIT_SIZE                     2

#define VRX_FIELD_CH1_TRIG_SSPD_DEF                         0x0
#define VRX_FIELD_CH1_TRIG_SSPD_BIT_SIZE                    1

#define VRX_FIELD_CH1_SSPD_CONT_DEF                         0x1
#define VRX_FIELD_CH1_SSPD_CONT_BIT_SIZE                    1

#define VRX_FIELD_DS_OUT_DEF                                0x1
#define VRX_FIELD_DS_OUT_BIT_SIZE                           1

#define VRX_REG_CP_86H_DEF                                  0x0B
#define VRX_FIELD_CH1_TRIG_STDI_DEF                         0x0
#define VRX_FIELD_CH1_TRIG_STDI_BIT_SIZE                    1

#define VRX_FIELD_CH1_STDI_CONT_DEF                         0x1
#define VRX_FIELD_CH1_STDI_CONT_BIT_SIZE                    1

#define VRX_REG_CP_88H_DEF                                  0x00
#define VRX_FIELD_DE_V_START_EVEN_DEF                       0x0
#define VRX_FIELD_DE_V_START_EVEN_BIT_SIZE                  4

#define VRX_FIELD_DE_V_END_EVEN_DEF                         0x0
#define VRX_FIELD_DE_V_END_EVEN_BIT_SIZE                    4

#define VRX_REG_CP_89H_DEF                                  0x00
#define VRX_FIELD_START_VS_EVEN_DEF                         0x0
#define VRX_FIELD_START_VS_EVEN_BIT_SIZE                    4

#define VRX_FIELD_END_VS_EVEN_DEF                           0x0
#define VRX_FIELD_END_VS_EVEN_BIT_SIZE                      4

#define VRX_REG_CP_8AH_DEF                                  0x20
#define VRX_FIELD_IGNR_CLMP_VS_MAR_END_DEF                  0x4
#define VRX_FIELD_IGNR_CLMP_VS_MAR_END_BIT_SIZE             5

#define VRX_REG_CP_8BH_DEF                                  0x40
#define VRX_FIELD_IGNR_CLMP_VS_MAR_START_DEF                0x4
#define VRX_FIELD_IGNR_CLMP_VS_MAR_START_BIT_SIZE           5

#define VRX_REG_CP_8DH_DEF                                  0x00
#define VRX_FIELD_DE_H_START_DEF                            0x0
#define VRX_FIELD_DE_H_START_BIT_SIZE                       10

#define VRX_REG_CP_8CH_DEF                                  0x00
#define VRX_FIELD_DE_H_END_DEF                              0x0
#define VRX_FIELD_DE_H_END_BIT_SIZE                         10

#define VRX_REG_CP_8EH_DEF                                  0x00
#define VRX_FIELD_DE_V_START_DEF                            0x0
#define VRX_FIELD_DE_V_START_BIT_SIZE                       4

#define VRX_FIELD_DE_V_END_DEF                              0x0
#define VRX_FIELD_DE_V_END_BIT_SIZE                         4

#define VRX_REG_CP_8FH_DEF                                  0x40
#define VRX_REG_CP_90H_DEF                                  0x00
#define VRX_FIELD_CH1_FR_LL_DEF                             0x0
#define VRX_FIELD_CH1_FR_LL_BIT_SIZE                        11

#define VRX_REG_CP_91H_DEF                                  0x40
#define VRX_FIELD_INTERLACED_DEF                            0x1
#define VRX_FIELD_INTERLACED_BIT_SIZE                       1

#define VRX_REG_CP_9AH_DEF                                  0x00
#define VRX_REG_CP_9BH_DEF                                  0x00
#define VRX_FIELD_CP_START_VS_DEF                           0x0
#define VRX_FIELD_CP_START_VS_BIT_SIZE                      6

#define VRX_FIELD_CP_END_VS_DEF                             0x0
#define VRX_FIELD_CP_END_VS_BIT_SIZE                        6

#define VRX_REG_CP_9CH_DEF                                  0x00
#define VRX_REG_CP_9DH_DEF                                  0x00
#define VRX_FIELD_CP_START_VS_EVEN_DEF                      0x0
#define VRX_FIELD_CP_START_VS_EVEN_BIT_SIZE                 11

#define VRX_REG_CP_9EH_DEF                                  0x00
#define VRX_FIELD_CP_END_VS_EVEN_DEF                        0x0
#define VRX_FIELD_CP_END_VS_EVEN_BIT_SIZE                   11

#define VRX_REG_CP_9FH_DEF                                  0x00
#define VRX_REG_CP_A0H_DEF                                  0x00
#define VRX_FIELD_CP_START_F_ODD_DEF                        0x0
#define VRX_FIELD_CP_START_F_ODD_BIT_SIZE                   11

#define VRX_REG_CP_A1H_DEF                                  0x00
#define VRX_FIELD_CP_START_F_EVEN_DEF                       0x0
#define VRX_FIELD_CP_START_F_EVEN_BIT_SIZE                  11

#define VRX_REG_CP_A5H_DEF                                  0x00
#define VRX_REG_CP_A6H_DEF                                  0x00
#define VRX_FIELD_CP_START_VBI_DEF                          0x0
#define VRX_FIELD_CP_START_VBI_BIT_SIZE                     12

#define VRX_REG_CP_A7H_DEF                                  0x00
#define VRX_FIELD_CP_END_VBI_DEF                            0x0
#define VRX_FIELD_CP_END_VBI_BIT_SIZE                       12

#define VRX_REG_CP_A8H_DEF                                  0x00
#define VRX_REG_CP_A9H_DEF                                  0x00
#define VRX_FIELD_CP_START_VBI_EVEN_DEF                     0x0
#define VRX_FIELD_CP_START_VBI_EVEN_BIT_SIZE                12

#define VRX_REG_CP_AAH_DEF                                  0x00
#define VRX_FIELD_CP_END_VBI_EVEN_DEF                       0x0
#define VRX_FIELD_CP_END_VBI_EVEN_BIT_SIZE                  12

#define VRX_REG_CP_ABH_DEF                                  0x00
#define VRX_REG_CP_ACH_DEF                                  0x00
#define VRX_FIELD_CP_LCOUNT_MAX_DEF                         0x0
#define VRX_FIELD_CP_LCOUNT_MAX_BIT_SIZE                    12

#define VRX_REG_CP_B1H_DEF                                  0x00
#define VRX_FIELD_CH1_STDI_DVALID_DEF                       0x0
#define VRX_FIELD_CH1_STDI_DVALID_BIT_SIZE                  1

#define VRX_FIELD_CH1_STDI_INTLCD_DEF                       0x0
#define VRX_FIELD_CH1_STDI_INTLCD_BIT_SIZE                  1

#define VRX_REG_CP_B2H_DEF                                  0x00
#define VRX_FIELD_CH1_BL_DEF                                0x0
#define VRX_FIELD_CH1_BL_BIT_SIZE                           14

#define VRX_REG_CP_B3H_DEF                                  0x00
#define VRX_FIELD_CH1_LCVS_DEF                              0x0
#define VRX_FIELD_CH1_LCVS_BIT_SIZE                         5

#define VRX_REG_CP_B4H_DEF                                  0x00
#define VRX_FIELD_CH1_LCF_DEF                               0x0
#define VRX_FIELD_CH1_LCF_BIT_SIZE                          11

#define VRX_REG_CP_B5H_DEF                                  0x00
#define VRX_FIELD_CH1_SSPD_DVALID_DEF                       0x0
#define VRX_FIELD_CH1_SSPD_DVALID_BIT_SIZE                  1

#define VRX_FIELD_CH1_VS_ACT_DEF                            0x0
#define VRX_FIELD_CH1_VS_ACT_BIT_SIZE                       1

#define VRX_FIELD_CH1_CUR_POL_VS_DEF                        0x0
#define VRX_FIELD_CH1_CUR_POL_VS_BIT_SIZE                   1

#define VRX_FIELD_CH1_HS_ACT_DEF                            0x0
#define VRX_FIELD_CH1_HS_ACT_BIT_SIZE                       1

#define VRX_FIELD_CH1_CUR_POL_HS_DEF                        0x0
#define VRX_FIELD_CH1_CUR_POL_HS_BIT_SIZE                   1

#define VRX_FIELD_CH1_RS_ACTIVE_DEF                         0x0
#define VRX_FIELD_CH1_RS_ACTIVE_BIT_SIZE                    1

#define VRX_FIELD_CH1_CUR_SYNC_SRC_DEF                      0x0
#define VRX_FIELD_CH1_CUR_SYNC_SRC_BIT_SIZE                 2

#define VRX_REG_CP_B6H_DEF                                  0x00
#define VRX_FIELD_CGMSD_DEF                                 0x0
#define VRX_FIELD_CGMSD_BIT_SIZE                            1

#define VRX_REG_CP_B7H_DEF                                  0x00
#define VRX_FIELD_CGMS_DAT_DEF                              0x0
#define VRX_FIELD_CGMS_DAT_BIT_SIZE                         14

#define VRX_REG_CP_B8H_DEF                                  0x00
#define VRX_REG_CP_B9H_DEF                                  0x00
#define VRX_FIELD_CH1_FCL_DEF                               0x0
#define VRX_FIELD_CH1_FCL_BIT_SIZE                          13

#define VRX_REG_CP_BAH_DEF                                  0x01
#define VRX_FIELD_HDMI_FRUN_MODE_DEF                        0x0
#define VRX_FIELD_HDMI_FRUN_MODE_BIT_SIZE                   1

#define VRX_FIELD_HDMI_FRUN_EN_DEF                          0x1
#define VRX_FIELD_HDMI_FRUN_EN_BIT_SIZE                     1

#define VRX_REG_CP_BDH_DEF                                  0x18
#define VRX_FIELD_DPP_BYPASS_EN_DEF                         0x1
#define VRX_FIELD_DPP_BYPASS_EN_BIT_SIZE                    1

#define VRX_REG_CP_BEH_DEF                                  0x00
#define VRX_FIELD_DLY_A_DEF                                 0x0
#define VRX_FIELD_DLY_A_BIT_SIZE                            1

#define VRX_FIELD_DLY_B_DEF                                 0x0
#define VRX_FIELD_DLY_B_BIT_SIZE                            1

#define VRX_FIELD_DLY_C_DEF                                 0x0
#define VRX_FIELD_DLY_C_BIT_SIZE                            1

#define VRX_REG_CP_BFH_DEF                                  0x12
#define VRX_FIELD_HCOUNT_ALIGN_ADJ_DEF                      0x0
#define VRX_FIELD_HCOUNT_ALIGN_ADJ_BIT_SIZE                 5

#define VRX_FIELD_CP_DEF_COL_MAN_VAL_DEF                    0x0
#define VRX_FIELD_CP_DEF_COL_MAN_VAL_BIT_SIZE               1

#define VRX_FIELD_CP_DEF_COL_AUTO_DEF                       0x1
#define VRX_FIELD_CP_DEF_COL_AUTO_BIT_SIZE                  1

#define VRX_FIELD_CP_FORCE_FREERUN_DEF                      0x0
#define VRX_FIELD_CP_FORCE_FREERUN_BIT_SIZE                 1

#define VRX_REG_CP_C0H_DEF                                  0x00
#define VRX_FIELD_DEF_COL_CHA_DEF                           0x0
#define VRX_FIELD_DEF_COL_CHA_BIT_SIZE                      8

#define VRX_REG_CP_C1H_DEF                                  0x00
#define VRX_FIELD_DEF_COL_CHB_DEF                           0x0
#define VRX_FIELD_DEF_COL_CHB_BIT_SIZE                      8

#define VRX_REG_CP_C2H_DEF                                  0x00
#define VRX_FIELD_DEF_COL_CHC_DEF                           0x0
#define VRX_FIELD_DEF_COL_CHC_BIT_SIZE                      8

#define VRX_REG_CP_C5H_DEF                                  0x91
#define VRX_FIELD_CLAMP_AVG_FCTR_DEF                        0x2
#define VRX_FIELD_CLAMP_AVG_FCTR_BIT_SIZE                   2

#define VRX_REG_CP_C6H_DEF                                  0x00
#define VRX_REG_CP_C9H_DEF                                  0x2C
#define VRX_REG_CP_CAH_DEF                                  0x00
#define VRX_FIELD_CP_ANVC_POS_START_DEF                     0x0
#define VRX_FIELD_CP_ANVC_POS_START_BIT_SIZE                13

#define VRX_REG_CP_C7H_DEF                                  0x00
#define VRX_FIELD_CP_ANVC_POS_DURATION_DEF                  0x0
#define VRX_FIELD_CP_ANVC_POS_DURATION_BIT_SIZE             8

#define VRX_REG_CP_C8H_DEF                                  0x00
#define VRX_FIELD_CP_DFC_POS_START_DEF                      0x0
#define VRX_FIELD_CP_DFC_POS_START_BIT_SIZE                 13

#define VRX_FIELD_SWAP_SPLIT_AV_DEF                         0x1
#define VRX_FIELD_SWAP_SPLIT_AV_BIT_SIZE                    1

#define VRX_FIELD_DIS_AUTO_PARAM_BUFF_DEF                   0x0
#define VRX_FIELD_DIS_AUTO_PARAM_BUFF_BIT_SIZE              1

#define VRX_REG_CP_CBH_DEF                                  0x60
#define VRX_FIELD_AUTO_SL_FILTER_FREEZE_EN_DEF              0x1
#define VRX_FIELD_AUTO_SL_FILTER_FREEZE_EN_BIT_SIZE         1

#define VRX_FIELD_HDMI_CP_LOCK_THRESHOLD_DEF                0x0
#define VRX_FIELD_HDMI_CP_LOCK_THRESHOLD_BIT_SIZE           2

#define VRX_REG_CP_DAH_DEF                                  0x00
#define VRX_FIELD_PW_WIN_MAN_DEF                            0x0
#define VRX_FIELD_PW_WIN_MAN_BIT_SIZE                       1

#define VRX_FIELD_PW_SHOW_WIN_DEF                           0x0
#define VRX_FIELD_PW_SHOW_WIN_BIT_SIZE                      1

#define VRX_REG_CP_DBH_DEF                                  0x19
#define VRX_FIELD_PW_VB_DEF                                 0x19
#define VRX_FIELD_PW_VB_BIT_SIZE                            8

#define VRX_REG_CP_DCH_DEF                                  0x64
#define VRX_FIELD_PW_VL_DEF                                 0x64
#define VRX_FIELD_PW_VL_BIT_SIZE                            8

#define VRX_REG_CP_DDH_DEF                                  0x12
#define VRX_REG_CP_DEH_DEF                                  0xC5
#define VRX_FIELD_PW_HB_DEF                                 0x12c
#define VRX_FIELD_PW_HB_BIT_SIZE                            12

#define VRX_REG_CP_DFH_DEF                                  0x78
#define VRX_FIELD_PW_HL_DEF                                 0x578
#define VRX_FIELD_PW_HL_BIT_SIZE                            12

#define VRX_REG_CP_E0H_DEF                                  0x00
#define VRX_FIELD_HDMI_CP_AUTOPARM_LOCKED_DEF               0x0
#define VRX_FIELD_HDMI_CP_AUTOPARM_LOCKED_BIT_SIZE          1

#define VRX_FIELD_HDMI_AUTOPARM_STS_DEF                     0x0
#define VRX_FIELD_HDMI_AUTOPARM_STS_BIT_SIZE                2

#define VRX_REG_CP_E1H_DEF                                  0x00
#define VRX_FIELD_CP_AGC_GAIN_DEF                           0x0
#define VRX_FIELD_CP_AGC_GAIN_BIT_SIZE                      10

#define VRX_REG_CP_E2H_DEF                                  0x00
#define VRX_FIELD_NOISE_DEF                                 0x0
#define VRX_FIELD_NOISE_BIT_SIZE                            8

#define VRX_REG_CP_E3H_DEF                                  0x00
#define VRX_REG_CP_E6H_DEF                                  0x00
#define VRX_FIELD_CALIB_DEF                                 0x0
#define VRX_FIELD_CALIB_BIT_SIZE                            11

#define VRX_REG_CP_E5H_DEF                                  0x00
#define VRX_FIELD_IFSD_DEF                                  0x0
#define VRX_FIELD_IFSD_BIT_SIZE                             9

#define VRX_REG_CP_E4H_DEF                                  0x00
#define VRX_FIELD_ISD_DEF                                   0x0
#define VRX_FIELD_ISD_BIT_SIZE                              9

#define VRX_REG_CP_E7H_DEF                                  0x00
#define VRX_REG_CP_EAH_DEF                                  0x00
#define VRX_FIELD_HSD_CHC_DEF                               0x0
#define VRX_FIELD_HSD_CHC_BIT_SIZE                          10

#define VRX_REG_CP_E9H_DEF                                  0x00
#define VRX_FIELD_HSD_CHB_DEF                               0x0
#define VRX_FIELD_HSD_CHB_BIT_SIZE                          10

#define VRX_REG_CP_E8H_DEF                                  0x00
#define VRX_FIELD_HSD_CHA_DEF                               0x0
#define VRX_FIELD_HSD_CHA_BIT_SIZE                          10

#define VRX_REG_CP_EBH_DEF                                  0x00
#define VRX_REG_CP_ECH_DEF                                  0x00
#define VRX_FIELD_HSD_FB_DEF                                0x0
#define VRX_FIELD_HSD_FB_BIT_SIZE                           12

#define VRX_REG_CP_EDH_DEF                                  0x00
#define VRX_REG_CP_EEH_DEF                                  0x00
#define VRX_FIELD_PKV_CHA_DEF                               0x0
#define VRX_FIELD_PKV_CHA_BIT_SIZE                          10

#define VRX_REG_CP_EFH_DEF                                  0x00
#define VRX_FIELD_PKV_CHB_DEF                               0x0
#define VRX_FIELD_PKV_CHB_BIT_SIZE                          10

#define VRX_REG_CP_F0H_DEF                                  0x00
#define VRX_FIELD_PKV_CHC_DEF                               0x0
#define VRX_FIELD_PKV_CHC_BIT_SIZE                          10

#define VRX_REG_CP_F2H_DEF                                  0x04
#define VRX_FIELD_CRC_ENABLE_DEF                            0x1
#define VRX_FIELD_CRC_ENABLE_BIT_SIZE                       1

#define VRX_REG_CP_F3H_DEF                                  0xD4
#define VRX_FIELD_CH1_FL_FR_THRESHOLD_DEF                   0x2
#define VRX_FIELD_CH1_FL_FR_THRESHOLD_BIT_SIZE              3

#define VRX_FIELD_CH1_F_RUN_THR_DEF                         0x4
#define VRX_FIELD_CH1_F_RUN_THR_BIT_SIZE                    3

#define VRX_REG_CP_F4H_DEF                                  0x00
#define VRX_FIELD_CSC_COEFF_SEL_RB_DEF                      0x0
#define VRX_FIELD_CSC_COEFF_SEL_RB_BIT_SIZE                 4

#define VRX_REG_CP_F5H_DEF                                  0x00
#define VRX_FIELD_WD_TIMER_DIS_DEF                          0x0
#define VRX_FIELD_WD_TIMER_DIS_BIT_SIZE                     1

#define VRX_FIELD_DIG_SYNC_DEGLITCH_REDUCE_DEF              0x0
#define VRX_FIELD_DIG_SYNC_DEGLITCH_REDUCE_BIT_SIZE         1

#define VRX_FIELD_DIG_SYNC_DEGLITCH_REDUCE_MAN_DEF          0x0
#define VRX_FIELD_DIG_SYNC_DEGLITCH_REDUCE_MAN_BIT_SIZE     1

#define VRX_FIELD_BYPASS_STDI1_LOCKING_DEF                  0x0
#define VRX_FIELD_BYPASS_STDI1_LOCKING_BIT_SIZE             1

#define VRX_FIELD_BYPASS_STDI2_LOCKING_DEF                  0x0
#define VRX_FIELD_BYPASS_STDI2_LOCKING_BIT_SIZE             1

#define VRX_REG_CP_FFH_DEF                                  0x00
#define VRX_FIELD_MV_PS_DET_DEF                             0x0
#define VRX_FIELD_MV_PS_DET_BIT_SIZE                        1

#define VRX_FIELD_MV_AGC_DET_DEF                            0x0
#define VRX_FIELD_MV_AGC_DET_BIT_SIZE                       1

#define VRX_FIELD_CP_FREE_RUN_DEF                           0x0
#define VRX_FIELD_CP_FREE_RUN_BIT_SIZE                      1

#endif
