Release 14.1 - xst P.15xf (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: clock.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clock.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clock"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : clock
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mux2_2.v" in library work
Compiling verilog file "mux2_1.v" in library work
Module <mux2_2> compiled
Compiling verilog file "ring.v" in library work
Module <mux2_1> compiled
Compiling verilog file "countFix.v" in library work
Module <ring> compiled
Compiling verilog file "counter60.v" in library work
Module <countFix> compiled
Compiling verilog file "counter24.v" in library work
Module <counter60> compiled
Compiling verilog file "alarmSet.v" in library work
Module <counter24> compiled
Compiling verilog file "counter.v" in library work
Module <alarmSet> compiled
Compiling verilog file "control.v" in library work
Module <counter> compiled
Compiling verilog file "clock.v" in library work
Module <control> compiled
Module <clock> compiled
No errors in compilation
Analysis of file <"clock.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <clock> in library <work>.

Analyzing hierarchy for module <counter> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <counter24> in library <work>.

Analyzing hierarchy for module <counter60> in library <work>.

Analyzing hierarchy for module <alarmSet> in library <work>.

Analyzing hierarchy for module <ring> in library <work>.

Analyzing hierarchy for module <countFix> in library <work>.

Analyzing hierarchy for module <mux2_2> in library <work>.

Analyzing hierarchy for module <mux2_1> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <clock>.
Module <clock> is correct for synthesis.
 
Analyzing module <counter> in library <work>.
Module <counter> is correct for synthesis.
 
Analyzing module <counter24> in library <work>.
Module <counter24> is correct for synthesis.
 
Analyzing module <counter60> in library <work>.
Module <counter60> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <alarmSet> in library <work>.
Module <alarmSet> is correct for synthesis.
 
Analyzing module <ring> in library <work>.
WARNING:Xst:905 - "ring.v" line 31: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <minuteKeep>, <hour>, <hourKeep>, <reset1>
Module <ring> is correct for synthesis.
 
Analyzing module <countFix> in library <work>.
Module <countFix> is correct for synthesis.
 
Analyzing module <mux2_2> in library <work>.
Module <mux2_2> is correct for synthesis.
 
Analyzing module <mux2_1> in library <work>.
Module <mux2_1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter24>.
    Related source file is "counter24.v".
    Found 1-bit register for signal <cbit>.
    Found 8-bit up counter for signal <out>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter24> synthesized.


Synthesizing Unit <counter60>.
    Related source file is "counter60.v".
    Found 1-bit register for signal <cbit>.
    Found 8-bit up counter for signal <out>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter60> synthesized.


Synthesizing Unit <alarmSet>.
    Related source file is "alarmSet.v".
WARNING:Xst:647 - Input <minute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hour> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit up counter for signal <hourKeep>.
    Found 8-bit up counter for signal <minuteKeep>.
    Summary:
	inferred   2 Counter(s).
Unit <alarmSet> synthesized.


Synthesizing Unit <ring>.
    Related source file is "ring.v".
    Found 8-bit comparator equal for signal <alert$cmp_eq0001> created at line 32.
    Found 8-bit comparator equal for signal <alert$cmp_eq0002> created at line 32.
    Summary:
	inferred   2 Comparator(s).
Unit <ring> synthesized.


Synthesizing Unit <mux2_2>.
    Related source file is "mux2_2.v".
Unit <mux2_2> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "mux2_1.v".
    Found 1-bit 4-to-1 multiplexer for signal <out>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_1> synthesized.


Synthesizing Unit <counter>.
    Related source file is "counter.v".
WARNING:Xst:646 - Signal <h_bit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <counter> synthesized.


Synthesizing Unit <countFix>.
    Related source file is "countFix.v".
Unit <countFix> synthesized.


Synthesizing Unit <control>.
    Related source file is "control.v".
WARNING:Xst:647 - Input <second> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <control> synthesized.


Synthesizing Unit <clock>.
    Related source file is "clock.v".
Unit <clock> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 8-bit up counter                                      : 5
# Registers                                            : 3
 1-bit register                                        : 3
# Comparators                                          : 2
 8-bit comparator equal                                : 2
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 8-bit up counter                                      : 5
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 2
 8-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <a_counter/counter_h/cbit> of sequential type is unconnected in block <clock>.

Optimizing unit <clock> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clock.ngr
Top Level Output File Name         : clock
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 171
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 35
#      LUT2                        : 13
#      LUT3                        : 23
#      LUT4                        : 14
#      LUT4_D                      : 4
#      MUXCY                       : 35
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 42
#      FDC                         : 26
#      FDE                         : 16
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 32
#      IBUF                        : 7
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       50  out of   4656     1%  
 Number of Slice Flip Flops:             42  out of   9312     0%  
 Number of 4 input LUTs:                 94  out of   9312     1%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+-----------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)             | Load  |
-------------------------------------------------+-----------------------------------+-------+
clk_m(a_contorl/a_countFix/mux2_1_m/Mmux_out21:O)| NONE(*)(a_counter/counter_m/cbit) | 9     |
clk_s(a_contorl/a_countFix/mux2_1_s/Mmux_out21:O)| NONE(*)(a_counter/counter_s/cbit) | 9     |
clk_h(a_contorl/a_countFix/mux2_1_h/Mmux_out21:O)| NONE(*)(a_counter/counter_h/out_0)| 8     |
change                                           | IBUF+BUFG                         | 16    |
-------------------------------------------------+-----------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 26    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.528ns (Maximum Frequency: 220.853MHz)
   Minimum input arrival time before clock: 3.535ns
   Maximum output required time after clock: 7.462ns
   Maximum combinational path delay: 7.602ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_m'
  Clock period: 4.528ns (frequency: 220.853MHz)
  Total number of paths / destination ports: 108 / 9
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 3)
  Source:            a_counter/counter_m/out_7 (FF)
  Destination:       a_counter/counter_m/out_6 (FF)
  Source Clock:      clk_m rising
  Destination Clock: clk_m rising

  Data Path: a_counter/counter_m/out_7 to a_counter/counter_m/out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  a_counter/counter_m/out_7 (a_counter/counter_m/out_7)
     LUT3:I0->O            2   0.612   0.410  a_contorl/a_ring/alert_or000011 (N4)
     LUT4:I2->O            9   0.612   0.849  a_counter/counter_m/out_cmp_eq0000 (a_counter/counter_m/out_cmp_eq0000)
     LUT2:I0->O            1   0.612   0.000  a_counter/counter_m/Mcount_out_eqn_61 (a_counter/counter_m/Mcount_out_eqn_6)
     FDC:D                     0.268          a_counter/counter_m/out_6
    ----------------------------------------
    Total                      4.528ns (2.618ns logic, 1.910ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_s'
  Clock period: 4.357ns (frequency: 229.524MHz)
  Total number of paths / destination ports: 108 / 9
-------------------------------------------------------------------------
Delay:               4.357ns (Levels of Logic = 9)
  Source:            a_counter/counter_s/out_1 (FF)
  Destination:       a_counter/counter_s/out_7 (FF)
  Source Clock:      clk_s rising
  Destination Clock: clk_s rising

  Data Path: a_counter/counter_s/out_1 to a_counter/counter_s/out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.603  a_counter/counter_s/out_1 (a_counter/counter_s/out_1)
     LUT1:I0->O            1   0.612   0.000  a_counter/counter_s/Mcount_out_cy<1>_rt (a_counter/counter_s/Mcount_out_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  a_counter/counter_s/Mcount_out_cy<1> (a_counter/counter_s/Mcount_out_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  a_counter/counter_s/Mcount_out_cy<2> (a_counter/counter_s/Mcount_out_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  a_counter/counter_s/Mcount_out_cy<3> (a_counter/counter_s/Mcount_out_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  a_counter/counter_s/Mcount_out_cy<4> (a_counter/counter_s/Mcount_out_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  a_counter/counter_s/Mcount_out_cy<5> (a_counter/counter_s/Mcount_out_cy<5>)
     MUXCY:CI->O           0   0.052   0.000  a_counter/counter_s/Mcount_out_cy<6> (a_counter/counter_s/Mcount_out_cy<6>)
     XORCY:CI->O           1   0.699   0.387  a_counter/counter_s/Mcount_out_xor<7> (Result<7>1)
     LUT3:I2->O            1   0.612   0.000  a_counter/counter_s/Mcount_out_eqn_71 (a_counter/counter_s/Mcount_out_eqn_7)
     FDC:D                     0.268          a_counter/counter_s/out_7
    ----------------------------------------
    Total                      4.357ns (3.367ns logic, 0.990ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_h'
  Clock period: 4.449ns (frequency: 224.782MHz)
  Total number of paths / destination ports: 100 / 8
-------------------------------------------------------------------------
Delay:               4.449ns (Levels of Logic = 3)
  Source:            a_counter/counter_h/out_4 (FF)
  Destination:       a_counter/counter_h/out_7 (FF)
  Source Clock:      clk_h rising
  Destination Clock: clk_h rising

  Data Path: a_counter/counter_h/out_4 to a_counter/counter_h/out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  a_counter/counter_h/out_4 (a_counter/counter_h/out_4)
     LUT4_D:I0->O          7   0.612   0.671  a_counter/counter_h/out_cmp_eq000019 (a_counter/counter_h/out_cmp_eq000019)
     LUT2:I1->O            1   0.612   0.509  a_counter/counter_h/out_cmp_eq000020 (a_counter/counter_h/out_cmp_eq0000)
     LUT2:I0->O            1   0.612   0.000  a_counter/counter_h/Mcount_out_eqn_71 (a_counter/counter_h/Mcount_out_eqn_7)
     FDC:D                     0.268          a_counter/counter_h/out_7
    ----------------------------------------
    Total                      4.449ns (2.618ns logic, 1.831ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'change'
  Clock period: 3.286ns (frequency: 304.280MHz)
  Total number of paths / destination ports: 72 / 16
-------------------------------------------------------------------------
Delay:               3.286ns (Levels of Logic = 8)
  Source:            a_contorl/a_alarmSet/minuteKeep_1 (FF)
  Destination:       a_contorl/a_alarmSet/minuteKeep_7 (FF)
  Source Clock:      change rising
  Destination Clock: change rising

  Data Path: a_contorl/a_alarmSet/minuteKeep_1 to a_contorl/a_alarmSet/minuteKeep_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  a_contorl/a_alarmSet/minuteKeep_1 (a_contorl/a_alarmSet/minuteKeep_1)
     LUT1:I0->O            1   0.612   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_cy<1>_rt (a_contorl/a_alarmSet/Mcount_minuteKeep_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_cy<1> (a_contorl/a_alarmSet/Mcount_minuteKeep_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_cy<2> (a_contorl/a_alarmSet/Mcount_minuteKeep_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_cy<3> (a_contorl/a_alarmSet/Mcount_minuteKeep_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_cy<4> (a_contorl/a_alarmSet/Mcount_minuteKeep_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_cy<5> (a_contorl/a_alarmSet/Mcount_minuteKeep_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_cy<6> (a_contorl/a_alarmSet/Mcount_minuteKeep_cy<6>)
     XORCY:CI->O           1   0.699   0.000  a_contorl/a_alarmSet/Mcount_minuteKeep_xor<7> (Result<7>3)
     FDE:D                     0.268          a_contorl/a_alarmSet/minuteKeep_7
    ----------------------------------------
    Total                      3.286ns (2.755ns logic, 0.532ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'change'
  Total number of paths / destination ports: 48 / 16
-------------------------------------------------------------------------
Offset:              3.535ns (Levels of Logic = 2)
  Source:            mode<1> (PAD)
  Destination:       a_contorl/a_alarmSet/minuteKeep_0 (FF)
  Destination Clock: change rising

  Data Path: mode<1> to a_contorl/a_alarmSet/minuteKeep_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  mode_1_IBUF (mode_1_IBUF)
     LUT3:I0->O            8   0.612   0.643  a_contorl/a_alarmSet/minuteKeep_not00011 (a_contorl/a_alarmSet/minuteKeep_not0001)
     FDE:CE                    0.483          a_contorl/a_alarmSet/minuteKeep_0
    ----------------------------------------
    Total                      3.535ns (2.201ns logic, 1.334ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_m'
  Total number of paths / destination ports: 24 / 9
-------------------------------------------------------------------------
Offset:              7.446ns (Levels of Logic = 4)
  Source:            a_counter/counter_m/out_7 (FF)
  Destination:       alert (PAD)
  Source Clock:      clk_m rising

  Data Path: a_counter/counter_m/out_7 to alert
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  a_counter/counter_m/out_7 (a_counter/counter_m/out_7)
     LUT3:I0->O            2   0.612   0.410  a_contorl/a_ring/alert_or000011 (N4)
     LUT4:I2->O            1   0.612   0.509  a_contorl/a_ring/alert_or000017 (a_contorl/a_ring/alert_or000017)
     LUT4:I0->O            1   0.612   0.357  a_contorl/a_ring/alert_or0000332 (alert_OBUF)
     OBUF:I->O                 3.169          alert_OBUF (alert)
    ----------------------------------------
    Total                      7.446ns (5.519ns logic, 1.927ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_h'
  Total number of paths / destination ports: 16 / 9
-------------------------------------------------------------------------
Offset:              7.462ns (Levels of Logic = 4)
  Source:            a_counter/counter_h/out_4 (FF)
  Destination:       alert (PAD)
  Source Clock:      clk_h rising

  Data Path: a_counter/counter_h/out_4 to alert
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.514   0.651  a_counter/counter_h/out_4 (a_counter/counter_h/out_4)
     LUT4:I0->O            1   0.612   0.509  a_contorl/a_ring/alert_or000050 (a_contorl/a_ring/alert_or000050)
     LUT4:I0->O            1   0.612   0.426  a_contorl/a_ring/alert_or0000160 (a_contorl/a_ring/alert_or0000160)
     LUT4:I1->O            1   0.612   0.357  a_contorl/a_ring/alert_or0000332 (alert_OBUF)
     OBUF:I->O                 3.169          alert_OBUF (alert)
    ----------------------------------------
    Total                      7.462ns (5.519ns logic, 1.943ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'change'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              7.260ns (Levels of Logic = 4)
  Source:            a_contorl/a_alarmSet/hourKeep_4 (FF)
  Destination:       alert (PAD)
  Source Clock:      change rising

  Data Path: a_contorl/a_alarmSet/hourKeep_4 to alert
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.449  a_contorl/a_alarmSet/hourKeep_4 (a_contorl/a_alarmSet/hourKeep_4)
     LUT4:I1->O            1   0.612   0.509  a_contorl/a_ring/alert_or000050 (a_contorl/a_ring/alert_or000050)
     LUT4:I0->O            1   0.612   0.426  a_contorl/a_ring/alert_or0000160 (a_contorl/a_ring/alert_or0000160)
     LUT4:I1->O            1   0.612   0.357  a_contorl/a_ring/alert_or0000332 (alert_OBUF)
     OBUF:I->O                 3.169          alert_OBUF (alert)
    ----------------------------------------
    Total                      7.260ns (5.519ns logic, 1.741ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_s'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            a_counter/counter_s/out_7 (FF)
  Destination:       second<7> (PAD)
  Source Clock:      clk_s rising

  Data Path: a_counter/counter_s/out_7 to second<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.514   0.451  a_counter/counter_s/out_7 (a_counter/counter_s/out_7)
     OBUF:I->O                 3.169          second_7_OBUF (second<7>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.602ns (Levels of Logic = 5)
  Source:            reset1 (PAD)
  Destination:       alert (PAD)

  Data Path: reset1 to alert
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.387  reset1_IBUF (reset1_IBUF)
     LUT3:I2->O            1   0.612   0.387  a_contorl/a_ring/alert_or0000285 (a_contorl/a_ring/alert_or0000285)
     LUT4:I2->O            1   0.612   0.360  a_contorl/a_ring/alert_or0000297 (a_contorl/a_ring/alert_or0000297)
     LUT4:I3->O            1   0.612   0.357  a_contorl/a_ring/alert_or0000332 (alert_OBUF)
     OBUF:I->O                 3.169          alert_OBUF (alert)
    ----------------------------------------
    Total                      7.602ns (6.111ns logic, 1.491ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.92 secs
 
--> 

Total memory usage is 201348 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

