A hybrid Nano/CMOS dynamically reconfigurable systemâ€”Part II: Design optimization flow