/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.09
Build    : 1.2.7
Hash     : ceb4202
Date     : Sep 25 2024
Type     : Engineering
Log Time   : Wed Sep 25 12:49:02 2024 GMT
#Timing report of worst 39 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 8

#Path 1
Startpoint: Pstart_0_.inpad[0] (.input at (31,44) clocked by rscga_virt_clk)
Endpoint  : out:Pnew_count_2_.outpad[0] (.output at (31,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
Pstart_0_.inpad[0] (.input at (31,44))                                             0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (OPIN:908599 side: (TOP,) (31,44,0))                                                   0.000     0.894
| (CHANX:1179959 L4 length:4 (31,44,0-> (28,44,0))                                       0.119     1.013
| (CHANY:1272267 L4 length:3 (30,44,0-> (30,42,0))                                       0.119     1.132
| (CHANX:1176048 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.193
| (IPIN:813837 side: (TOP,) (31,43,0))                                                   0.101     1.294
| (intra 'clb' routing)                                                                  0.085     1.379
$obuf_Pnew_count_2_.in[4] (.names at (31,43))                                            0.000     1.379
| (primitive '.names' combinational delay)                                               0.218     1.597
$obuf_Pnew_count_2_.out[0] (.names at (31,43))                                           0.000     1.597
| (intra 'clb' routing)                                                                  0.000     1.597
| (OPIN:813827 side: (RIGHT,) (31,43,0))                                                 0.000     1.597
| (CHANY:1275226 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.658
| (IPIN:813870 side: (RIGHT,) (31,43,0))                                                 0.101     1.759
| (intra 'clb' routing)                                                                  0.085     1.844
Pnew_count_2_.in[0] (.names at (31,43))                                0.000     1.844
| (primitive '.names' combinational delay)                                               0.148     1.992
Pnew_count_2_.out[0] (.names at (31,43))                               0.000     1.992
| (intra 'clb' routing)                                                                  0.000     1.992
| (OPIN:813824 side: (RIGHT,) (31,43,0))                                                 0.000     1.992
| (CHANY:1275221 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     2.053
| (CHANX:1171837 L4 length:4 (31,42,0-> (28,42,0))                                       0.119     2.171
| (CHANY:1263610 L4 length:2 (27,43,0-> (27,44,0))                                       0.119     2.290
| (CHANX:1175902 L4 length:4 (28,43,0-> (31,43,0))                                       0.119     2.409
| (CHANY:1275282 L1 length:1 (31,44,0-> (31,44,0))                                       0.061     2.470
| (IPIN:908749 side: (RIGHT,) (31,44,0))                                                 0.101     2.571
| (intra 'io' routing)                                                                   0.733     3.304
out:Pnew_count_2_.outpad[0] (.output at (31,44))                       0.000     3.304
data arrival time                                                                                  3.304

clock rscga_virt_clk (rise edge)                                                         2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                       -0.298     2.202
output external delay                                                                    0.000     2.202
data required time                                                                                 2.202
--------------------------------------------------------------------------------------------------------
data required time                                                                                 2.202
data arrival time                                                                                 -3.304
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.102


#Path 2
Startpoint: Pstart_0_.inpad[0] (.input at (31,44) clocked by rscga_virt_clk)
Endpoint  : out:Pdata_ready_0_.outpad[0] (.output at (31,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                                          0.000     0.000
clock source latency                                                                      0.000     0.000
input external delay                                                                      0.000     0.000
Pstart_0_.inpad[0] (.input at (31,44))                                              0.000     0.000
| (intra 'io' routing)                                                                    0.894     0.894
| (OPIN:908599 side: (TOP,) (31,44,0))                                                    0.000     0.894
| (CHANX:1179959 L4 length:4 (31,44,0-> (28,44,0))                                        0.119     1.013
| (CHANY:1272267 L4 length:3 (30,44,0-> (30,42,0))                                        0.119     1.132
| (CHANX:1176048 L1 length:1 (31,43,0-> (31,43,0))                                        0.061     1.193
| (IPIN:813837 side: (TOP,) (31,43,0))                                                    0.101     1.294
| (intra 'clb' routing)                                                                   0.085     1.379
$obuf_Pnew_count_3_.in[2] (.names at (31,43))                                             0.000     1.379
| (primitive '.names' combinational delay)                                                0.173     1.551
$obuf_Pnew_count_3_.out[0] (.names at (31,43))                                            0.000     1.551
| (intra 'clb' routing)                                                                   0.000     1.551
| (OPIN:813808 side: (TOP,) (31,43,0))                                                    0.000     1.551
| (CHANX:1176044 L1 length:1 (31,43,0-> (31,43,0))                                        0.061     1.612
| (IPIN:813851 side: (TOP,) (31,43,0))                                                    0.101     1.713
| (intra 'clb' routing)                                                                   0.085     1.798
$obuf_Pdata_ready_0_.in[3] (.names at (31,43))                                            0.000     1.798
| (primitive '.names' combinational delay)                                                0.136     1.934
$obuf_Pdata_ready_0_.out[0] (.names at (31,43))                                           0.000     1.934
| (intra 'clb' routing)                                                                   0.085     2.019
Pdata_ready_0_.in[0] (.names at (31,43))                                0.000     2.019
| (primitive '.names' combinational delay)                                                0.218     2.237
Pdata_ready_0_.out[0] (.names at (31,43))                               0.000     2.237
| (intra 'clb' routing)                                                                   0.000     2.237
| (OPIN:813810 side: (TOP,) (31,43,0))                                                    0.000     2.237
| (CHANX:1176096 L4 length:4 (31,43,0-> (34,43,0))                                        0.119     2.356
| (CHANY:1275280 L1 length:1 (31,44,0-> (31,44,0))                                        0.061     2.417
| (IPIN:908748 side: (RIGHT,) (31,44,0))                                                  0.101     2.518
| (intra 'io' routing)                                                                    0.733     3.250
out:Pdata_ready_0_.outpad[0] (.output at (31,44))                       0.000     3.250
data arrival time                                                                                   3.250

clock rscga_virt_clk (rise edge)                                                          2.500     2.500
clock source latency                                                                      0.000     2.500
clock uncertainty                                                                        -0.298     2.202
output external delay                                                                     0.000     2.202
data required time                                                                                  2.202
---------------------------------------------------------------------------------------------------------
data required time                                                                                  2.202
data arrival time                                                                                  -3.250
---------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -1.048


#Path 3
Startpoint: Pstart_0_.inpad[0] (.input at (31,44) clocked by rscga_virt_clk)
Endpoint  : out:Pnew_count_0_.outpad[0] (.output at (31,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
Pstart_0_.inpad[0] (.input at (31,44))                                             0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (OPIN:908599 side: (TOP,) (31,44,0))                                                   0.000     0.894
| (CHANX:1179959 L4 length:4 (31,44,0-> (28,44,0))                                       0.119     1.013
| (CHANY:1272267 L4 length:3 (30,44,0-> (30,42,0))                                       0.119     1.132
| (CHANX:1176048 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.193
| (IPIN:813837 side: (TOP,) (31,43,0))                                                   0.101     1.294
| (intra 'clb' routing)                                                                  0.085     1.379
$obuf_Pnew_count_0_.in[0] (.names at (31,43))                                            0.000     1.379
| (primitive '.names' combinational delay)                                               0.218     1.597
$obuf_Pnew_count_0_.out[0] (.names at (31,43))                                           0.000     1.597
| (intra 'clb' routing)                                                                  0.085     1.682
Pnew_count_0_.in[0] (.names at (31,43))                                0.000     1.682
| (primitive '.names' combinational delay)                                               0.136     1.818
Pnew_count_0_.out[0] (.names at (31,43))                               0.000     1.818
| (intra 'clb' routing)                                                                  0.000     1.818
| (OPIN:813818 side: (RIGHT,) (31,43,0))                                                 0.000     1.818
| (CHANY:1275240 L4 length:2 (31,43,0-> (31,44,0))                                       0.119     1.937
| (CHANX:1176041 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.998
| (CHANY:1272165 L4 length:4 (30,43,0-> (30,40,0))                                       0.119     2.116
| (CHANX:1171996 L1 length:1 (31,42,0-> (31,42,0))                                       0.061     2.177
| (CHANY:1275252 L4 length:2 (31,43,0-> (31,44,0))                                       0.119     2.296
| (CHANX:1180125 L1 length:1 (31,44,0-> (31,44,0))                                       0.061     2.357
| (IPIN:908706 side: (TOP,) (31,44,0))                                                   0.101     2.458
| (intra 'io' routing)                                                                   0.733     3.191
out:Pnew_count_0_.outpad[0] (.output at (31,44))                       0.000     3.191
data arrival time                                                                                  3.191

clock rscga_virt_clk (rise edge)                                                         2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                       -0.298     2.202
output external delay                                                                    0.000     2.202
data required time                                                                                 2.202
--------------------------------------------------------------------------------------------------------
data required time                                                                                 2.202
data arrival time                                                                                 -3.191
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -0.989


#Path 4
Startpoint: Pstart_0_.inpad[0] (.input at (31,44) clocked by rscga_virt_clk)
Endpoint  : out:Pnew_count_1_.outpad[0] (.output at (31,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
Pstart_0_.inpad[0] (.input at (31,44))                                             0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (OPIN:908599 side: (TOP,) (31,44,0))                                                   0.000     0.894
| (CHANX:1179959 L4 length:4 (31,44,0-> (28,44,0))                                       0.119     1.013
| (CHANY:1272267 L4 length:3 (30,44,0-> (30,42,0))                                       0.119     1.132
| (CHANX:1176048 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.193
| (IPIN:813837 side: (TOP,) (31,43,0))                                                   0.101     1.294
| (intra 'clb' routing)                                                                  0.085     1.379
$obuf_Pnew_count_1_.in[3] (.names at (31,43))                                            0.000     1.379
| (primitive '.names' combinational delay)                                               0.218     1.597
$obuf_Pnew_count_1_.out[0] (.names at (31,43))                                           0.000     1.597
| (intra 'clb' routing)                                                                  0.000     1.597
| (OPIN:813828 side: (RIGHT,) (31,43,0))                                                 0.000     1.597
| (CHANY:1275228 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.658
| (CHANX:1176063 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.719
| (IPIN:813844 side: (TOP,) (31,43,0))                                                   0.101     1.820
| (intra 'clb' routing)                                                                  0.085     1.905
Pnew_count_1_.in[0] (.names at (31,43))                                0.000     1.905
| (primitive '.names' combinational delay)                                               0.099     2.004
Pnew_count_1_.out[0] (.names at (31,43))                               0.000     2.004
| (intra 'clb' routing)                                                                  0.000     2.004
| (OPIN:813825 side: (RIGHT,) (31,43,0))                                                 0.000     2.004
| (CHANY:1275254 L4 length:2 (31,43,0-> (31,44,0))                                       0.119     2.123
| (CHANY:1275314 L4 length:1 (31,44,0-> (31,44,0))                                       0.119     2.242
| (CHANX:1180115 L1 length:1 (31,44,0-> (31,44,0))                                       0.061     2.303
| (IPIN:908701 side: (TOP,) (31,44,0))                                                   0.101     2.403
| (intra 'io' routing)                                                                   0.733     3.136
out:Pnew_count_1_.outpad[0] (.output at (31,44))                       0.000     3.136
data arrival time                                                                                  3.136

clock rscga_virt_clk (rise edge)                                                         2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                       -0.298     2.202
output external delay                                                                    0.000     2.202
data required time                                                                                 2.202
--------------------------------------------------------------------------------------------------------
data required time                                                                                 2.202
data arrival time                                                                                 -3.136
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -0.934


#Path 5
Startpoint: Pstart_0_.inpad[0] (.input at (31,44) clocked by rscga_virt_clk)
Endpoint  : out:Pnew_count_3_.outpad[0] (.output at (31,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                                         0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
Pstart_0_.inpad[0] (.input at (31,44))                                             0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (OPIN:908599 side: (TOP,) (31,44,0))                                                   0.000     0.894
| (CHANX:1179959 L4 length:4 (31,44,0-> (28,44,0))                                       0.119     1.013
| (CHANY:1272267 L4 length:3 (30,44,0-> (30,42,0))                                       0.119     1.132
| (CHANX:1176048 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.193
| (IPIN:813837 side: (TOP,) (31,43,0))                                                   0.101     1.294
| (intra 'clb' routing)                                                                  0.085     1.379
$obuf_Pnew_count_3_.in[2] (.names at (31,43))                                            0.000     1.379
| (primitive '.names' combinational delay)                                               0.173     1.551
$obuf_Pnew_count_3_.out[0] (.names at (31,43))                                           0.000     1.551
| (intra 'clb' routing)                                                                  0.085     1.637
Pnew_count_3_.in[0] (.names at (31,43))                                0.000     1.637
| (primitive '.names' combinational delay)                                               0.218     1.855
Pnew_count_3_.out[0] (.names at (31,43))                               0.000     1.855
| (intra 'clb' routing)                                                                  0.000     1.855
| (OPIN:813813 side: (TOP,) (31,43,0))                                                   0.000     1.855
| (CHANX:1176055 L1 length:1 (31,43,0-> (31,43,0))                                       0.061     1.916
| (CHANY:1272372 L1 length:1 (30,44,0-> (30,44,0))                                       0.061     1.977
| (CHANX:1180152 L4 length:4 (31,44,0-> (34,44,0))                                       0.119     2.095
| (IPIN:908720 side: (TOP,) (31,44,0))                                                   0.101     2.196
| (intra 'io' routing)                                                                   0.733     2.929
out:Pnew_count_3_.outpad[0] (.output at (31,44))                       0.000     2.929
data arrival time                                                                                  2.929

clock rscga_virt_clk (rise edge)                                                         2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                       -0.298     2.202
output external delay                                                                    0.000     2.202
data required time                                                                                 2.202
--------------------------------------------------------------------------------------------------------
data required time                                                                                 2.202
data arrival time                                                                                 -2.929
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -0.727


#Path 6
Startpoint: Pkey_23_.inpad[0] (.input at (1,2) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92984.outpad[0] (.output at (1,2) clocked by rscga_virt_clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
Pkey_23_.inpad[0] (.input at (1,2))                          0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:180007 side: (TOP,) (1,2,0))                               0.000     0.894
| (CHANX:1007414 L1 length:1 (1,2,0-> (1,2,0))                     0.061     0.955
| (CHANY:1185237 L1 length:1 (1,2,0-> (1,2,0))                     0.061     1.016
| (CHANX:1003510 L1 length:1 (2,1,0-> (2,1,0))                     0.061     1.077
| (CHANY:1188186 L4 length:4 (2,2,0-> (2,5,0))                     0.119     1.196
| (CHANX:1007678 L4 length:4 (3,2,0-> (6,2,0))                     0.119     1.315
| (IPIN:181681 side: (TOP,) (3,2,0))                               0.101     1.416
| (intra 'clb' routing)                                            0.085     1.501
$auto_92984.in[0] (.names at (3,2))                                0.000     1.501
| (primitive '.names' combinational delay)                         0.135     1.636
$auto_92984.out[0] (.names at (3,2))                               0.000     1.636
| (intra 'clb' routing)                                            0.000     1.636
| (OPIN:181642 side: (TOP,) (3,2,0))                               0.000     1.636
| (CHANX:1007672 L4 length:4 (3,2,0-> (6,2,0))                     0.119     1.755
| (CHANY:1193907 L4 length:2 (4,2,0-> (4,1,0))                     0.119     1.874
| (CHANX:1003463 L4 length:4 (4,1,0-> (1,1,0))                     0.119     1.993
| (CHANY:1185230 L1 length:1 (1,2,0-> (1,2,0))                     0.061     2.054
| (IPIN:180211 side: (RIGHT,) (1,2,0))                             0.101     2.155
| (intra 'io' routing)                                             0.733     2.888
out:$auto_92984.outpad[0] (.output at (1,2))                       0.000     2.888
data arrival time                                                            2.888

clock rscga_virt_clk (rise edge)                                   2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                 -0.298     2.202
output external delay                                              0.000     2.202
data required time                                                           2.202
----------------------------------------------------------------------------------
data required time                                                           2.202
data arrival time                                                           -2.888
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.686


#Path 7
Startpoint: Pkey_71_.inpad[0] (.input at (32,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92992.outpad[0] (.output at (32,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_71_.inpad[0] (.input at (32,1))                          0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:90787 side: (RIGHT,) (32,1,0))                              0.000     0.894
| (CHANY:1275350 L1 length:1 (32,1,0-> (32,1,0))                    0.061     0.955
| (CHANX:1005433 L1 length:1 (32,1,0-> (32,1,0))                    0.061     1.016
| (CHANY:1272598 L1 length:1 (31,2,0-> (31,2,0))                    0.061     1.077
| (CHANX:1009526 L4 length:4 (32,2,0-> (35,2,0))                    0.119     1.196
| (IPIN:187964 side: (TOP,) (32,2,0))                               0.101     1.297
| (intra 'clb' routing)                                             0.085     1.382
$auto_92992.in[0] (.names at (32,2))                                0.000     1.382
| (primitive '.names' combinational delay)                          0.099     1.481
$auto_92992.out[0] (.names at (32,2))                               0.000     1.481
| (intra 'clb' routing)                                             0.000     1.481
| (OPIN:187945 side: (RIGHT,) (32,2,0))                             0.000     1.481
| (CHANY:1275528 L4 length:4 (32,2,0-> (32,5,0))                    0.119     1.600
| (CHANX:1017613 L1 length:1 (32,4,0-> (32,4,0))                    0.061     1.661
| (CHANY:1272559 L4 length:4 (31,4,0-> (31,1,0))                    0.119     1.780
| (CHANX:1001360 L1 length:1 (32,0,0-> (32,0,0))                    0.061     1.841
| (CHANY:1275488 L4 length:4 (32,1,0-> (32,4,0))                    0.119     1.960
| (CHANX:1005443 L1 length:1 (32,1,0-> (32,1,0))                    0.061     2.021
| (IPIN:90909 side: (TOP,) (32,1,0))                                0.101     2.121
| (intra 'io' routing)                                              0.733     2.854
out:$auto_92992.outpad[0] (.output at (32,1))                       0.000     2.854
data arrival time                                                             2.854

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.854
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.652


#Path 8
Startpoint: Pkey_15_.inpad[0] (.input at (62,11) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92972.outpad[0] (.output at (62,11) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_15_.inpad[0] (.input at (62,11))                          0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:333380 side: (RIGHT,) (62,11,0))                             0.000     0.894
| (CHANY:1363433 L1 length:1 (62,11,0-> (62,11,0))                   0.061     0.955
| (CHANX:1043913 L1 length:1 (62,10,0-> (62,10,0))                   0.061     1.016
| (CHANY:1360582 L4 length:4 (61,11,0-> (61,14,0))                   0.119     1.135
| (CHANX:1047939 L1 length:1 (61,11,0-> (61,11,0))                   0.061     1.196
| (IPIN:331868 side: (TOP,) (61,11,0))                               0.101     1.297
| (intra 'clb' routing)                                              0.085     1.382
$auto_92972.in[0] (.names at (61,11))                                0.000     1.382
| (primitive '.names' combinational delay)                           0.135     1.517
$auto_92972.out[0] (.names at (61,11))                               0.000     1.517
| (intra 'clb' routing)                                              0.000     1.517
| (OPIN:331828 side: (TOP,) (61,11,0))                               0.000     1.517
| (CHANX:1047913 L1 length:1 (61,11,0-> (61,11,0))                   0.061     1.578
| (CHANY:1357477 L4 length:4 (60,11,0-> (60,8,0))                    0.119     1.697
| (CHANX:1043805 L1 length:1 (60,10,0-> (60,10,0))                   0.061     1.758
| (CHANY:1354714 L1 length:1 (59,11,0-> (59,11,0))                   0.061     1.819
| (CHANX:1047890 L4 length:3 (60,11,0-> (62,11,0))                   0.119     1.938
| (CHANY:1363443 L1 length:1 (62,11,0-> (62,11,0))                   0.061     1.999
| (IPIN:333581 side: (RIGHT,) (62,11,0))                             0.101     2.100
| (intra 'io' routing)                                               0.733     2.833
out:$auto_92972.outpad[0] (.output at (62,11))                      -0.000     2.833
data arrival time                                                              2.833

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.833
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.631


#Path 9
Startpoint: Pkey_143_.inpad[0] (.input at (1,2) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92969.outpad[0] (.output at (1,2) clocked by rscga_virt_clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
Pkey_143_.inpad[0] (.input at (1,2))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:180059 side: (TOP,) (1,2,0))                               0.000     0.894
| (CHANX:1007422 L1 length:1 (1,2,0-> (1,2,0))                     0.061     0.955
| (CHANY:1185245 L1 length:1 (1,2,0-> (1,2,0))                     0.061     1.016
| (CHANX:1003518 L1 length:1 (2,1,0-> (2,1,0))                     0.061     1.077
| (CHANY:1188178 L4 length:4 (2,2,0-> (2,5,0))                     0.119     1.196
| (CHANX:1007591 L1 length:1 (2,2,0-> (2,2,0))                     0.061     1.257
| (IPIN:181533 side: (TOP,) (2,2,0))                               0.101     1.358
| (intra 'clb' routing)                                            0.085     1.443
$auto_92969.in[0] (.names at (2,2))                               -0.000     1.443
| (primitive '.names' combinational delay)                         0.135     1.578
$auto_92969.out[0] (.names at (2,2))                               0.000     1.578
| (intra 'clb' routing)                                            0.000     1.578
| (OPIN:181491 side: (TOP,) (2,2,0))                               0.000     1.578
| (CHANX:1007592 L4 length:4 (2,2,0-> (5,2,0))                     0.119     1.697
| (CHANY:1191051 L1 length:1 (3,2,0-> (3,2,0))                     0.061     1.758
| (CHANX:1003493 L4 length:3 (3,1,0-> (1,1,0))                     0.119     1.877
| (CHANY:1185252 L1 length:1 (1,2,0-> (1,2,0))                     0.061     1.938
| (CHANX:1007431 L1 length:1 (1,2,0-> (1,2,0))                     0.061     1.999
| (IPIN:180175 side: (TOP,) (1,2,0))                               0.101     2.100
| (intra 'io' routing)                                             0.733     2.833
out:$auto_92969.outpad[0] (.output at (1,2))                      -0.000     2.833
data arrival time                                                            2.833

clock rscga_virt_clk (rise edge)                                   2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                 -0.298     2.202
output external delay                                              0.000     2.202
data required time                                                           2.202
----------------------------------------------------------------------------------
data required time                                                           2.202
data arrival time                                                           -2.833
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.631


#Path 10
Startpoint: Pkey_119_.inpad[0] (.input at (1,3) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92966.outpad[0] (.output at (1,3) clocked by rscga_virt_clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
Pkey_119_.inpad[0] (.input at (1,3))                         0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:198679 side: (TOP,) (1,3,0))                               0.000     0.894
| (CHANX:1011470 L1 length:1 (1,3,0-> (1,3,0))                     0.061     0.955
| (CHANY:1185293 L1 length:1 (1,3,0-> (1,3,0))                     0.061     1.016
| (CHANX:1007566 L1 length:1 (2,2,0-> (2,2,0))                     0.061     1.077
| (CHANY:1188258 L4 length:4 (2,3,0-> (2,6,0))                     0.119     1.196
| (CHANX:1011639 L1 length:1 (2,3,0-> (2,3,0))                     0.061     1.257
| (IPIN:200185 side: (TOP,) (2,3,0))                               0.101     1.358
| (intra 'clb' routing)                                            0.085     1.443
$auto_92966.in[0] (.names at (2,3))                               -0.000     1.443
| (primitive '.names' combinational delay)                         0.135     1.578
$auto_92966.out[0] (.names at (2,3))                               0.000     1.578
| (intra 'clb' routing)                                            0.000     1.578
| (OPIN:200135 side: (TOP,) (2,3,0))                               0.000     1.578
| (CHANX:1011624 L1 length:1 (2,3,0-> (2,3,0))                     0.061     1.639
| (CHANY:1188264 L1 length:1 (2,4,0-> (2,4,0))                     0.061     1.700
| (CHANX:1015691 L1 length:1 (2,4,0-> (2,4,0))                     0.061     1.761
| (CHANY:1185207 L4 length:4 (1,4,0-> (1,1,0))                     0.119     1.880
| (CHANX:1011479 L1 length:1 (1,3,0-> (1,3,0))                     0.061     1.941
| (IPIN:198795 side: (TOP,) (1,3,0))                               0.101     2.042
| (intra 'io' routing)                                             0.733     2.775
out:$auto_92966.outpad[0] (.output at (1,3))                       0.000     2.775
data arrival time                                                            2.775

clock rscga_virt_clk (rise edge)                                   2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                 -0.298     2.202
output external delay                                              0.000     2.202
data required time                                                           2.202
----------------------------------------------------------------------------------
data required time                                                           2.202
data arrival time                                                           -2.775
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.573


#Path 11
Startpoint: Pkey_103_.inpad[0] (.input at (39,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92963.outpad[0] (.output at (39,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_103_.inpad[0] (.input at (39,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:110918 side: (TOP,) (39,1,0))                               0.000     0.894
| (CHANX:1005876 L1 length:1 (39,1,0-> (39,1,0))                    0.061     0.955
| (CHANY:1295932 L4 length:4 (39,2,0-> (39,5,0))                    0.119     1.074
| (CHANX:1009797 L4 length:4 (39,2,0-> (36,2,0))                    0.119     1.193
| (IPIN:189259 side: (TOP,) (39,2,0))                               0.101     1.294
| (intra 'clb' routing)                                             0.085     1.379
$auto_92963.in[0] (.names at (39,2))                                0.000     1.379
| (primitive '.names' combinational delay)                          0.135     1.514
$auto_92963.out[0] (.names at (39,2))                               0.000     1.514
| (intra 'clb' routing)                                             0.000     1.514
| (OPIN:189216 side: (TOP,) (39,2,0))                               0.000     1.514
| (CHANX:1009785 L4 length:4 (39,2,0-> (36,2,0))                    0.119     1.633
| (CHANY:1290003 L4 length:2 (37,2,0-> (37,1,0))                    0.119     1.752
| (CHANX:1005854 L4 length:4 (38,1,0-> (41,1,0))                    0.119     1.871
| (CHANY:1295725 L1 length:1 (39,1,0-> (39,1,0))                    0.061     1.932
| (IPIN:111090 side: (RIGHT,) (39,1,0))                             0.101     2.033
| (intra 'io' routing)                                              0.733     2.766
out:$auto_92963.outpad[0] (.output at (39,1))                       0.000     2.766
data arrival time                                                             2.766

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.766
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.564


#Path 12
Startpoint: Pkey_159_.inpad[0] (.input at (21,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92971.outpad[0] (.output at (21,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_159_.inpad[0] (.input at (21,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:59061 side: (TOP,) (21,1,0))                                0.000     0.894
| (CHANX:1004563 L4 length:4 (21,1,0-> (18,1,0))                    0.119     1.013
| (CHANY:1240582 L1 length:1 (20,2,0-> (20,2,0))                    0.061     1.074
| (CHANX:1008806 L1 length:1 (21,2,0-> (21,2,0))                    0.061     1.135
| (IPIN:185358 side: (TOP,) (21,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92971.in[0] (.names at (21,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92971.out[0] (.names at (21,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:185316 side: (TOP,) (21,2,0))                               0.000     1.457
| (CHANX:1008633 L4 length:4 (21,2,0-> (18,2,0))                    0.119     1.575
| (CHANY:1237587 L4 length:2 (19,2,0-> (19,1,0))                    0.119     1.694
| (CHANX:1000628 L4 length:4 (20,0,0-> (23,0,0))                    0.119     1.813
| (CHANY:1243342 L4 length:1 (21,1,0-> (21,1,0))                    0.119     1.932
| (IPIN:59235 side: (RIGHT,) (21,1,0))                              0.101     2.033
| (intra 'io' routing)                                              0.733     2.766
out:$auto_92971.outpad[0] (.output at (21,1))                       0.000     2.766
data arrival time                                                             2.766

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.766
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.564


#Path 13
Startpoint: Pkey_63_.inpad[0] (.input at (32,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92991.outpad[0] (.output at (32,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_63_.inpad[0] (.input at (32,1))                          0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:90742 side: (TOP,) (32,1,0))                                0.000     0.894
| (CHANX:1005476 L4 length:4 (32,1,0-> (35,1,0))                    0.119     1.013
| (CHANY:1275516 L1 length:1 (32,2,0-> (32,2,0))                    0.061     1.074
| (CHANX:1009503 L1 length:1 (32,2,0-> (32,2,0))                    0.061     1.135
| (IPIN:187971 side: (TOP,) (32,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92991.in[0] (.names at (32,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.099     1.420
$auto_92991.out[0] (.names at (32,2))                               0.000     1.420
| (intra 'clb' routing)                                             0.000     1.420
| (OPIN:187933 side: (TOP,) (32,2,0))                               0.000     1.420
| (CHANX:1009528 L4 length:4 (32,2,0-> (35,2,0))                    0.119     1.539
| (CHANY:1284163 L4 length:2 (35,2,0-> (35,1,0))                    0.119     1.658
| (CHANX:1005459 L4 length:4 (35,1,0-> (32,1,0))                    0.119     1.777
| (CHANX:1005259 L4 length:4 (32,1,0-> (29,1,0))                    0.119     1.896
| (IPIN:90876 side: (TOP,) (32,1,0))                                0.101     1.996
| (intra 'io' routing)                                              0.733     2.729
out:$auto_92991.outpad[0] (.output at (32,1))                       0.000     2.729
data arrival time                                                             2.729

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.729
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.527


#Path 14
Startpoint: Pkey_87_.inpad[0] (.input at (9,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92995.outpad[0] (.output at (9,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                               Incr      Path
----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                   0.000     0.000
clock source latency                                               0.000     0.000
input external delay                                               0.000     0.000
Pkey_87_.inpad[0] (.input at (9,1))                          0.000     0.000
| (intra 'io' routing)                                             0.894     0.894
| (OPIN:24526 side: (TOP,) (9,1,0))                                0.000     0.894
| (CHANX:1003972 L1 length:1 (9,1,0-> (9,1,0))                     0.061     0.955
| (CHANY:1208556 L4 length:4 (9,2,0-> (9,5,0))                     0.119     1.074
| (IPIN:182603 side: (RIGHT,) (9,2,0))                             0.101     1.175
| (intra 'clb' routing)                                            0.085     1.260
$auto_92995.in[0] (.names at (9,2))                                0.000     1.260
| (primitive '.names' combinational delay)                         0.148     1.408
$auto_92995.out[0] (.names at (9,2))                               0.000     1.408
| (intra 'clb' routing)                                            0.000     1.408
| (OPIN:182548 side: (TOP,) (9,2,0))                               0.000     1.408
| (CHANX:1008008 L1 length:1 (9,2,0-> (9,2,0))                     0.061     1.469
| (CHANY:1208515 L4 length:2 (9,2,0-> (9,1,0))                     0.119     1.588
| (CHANX:999727 L4 length:4 (9,0,0-> (6,0,0))                      0.119     1.707
| (CHANY:1199646 L1 length:1 (6,1,0-> (6,1,0))                     0.061     1.768
| (CHANX:1003854 L4 length:4 (7,1,0-> (10,1,0))                    0.119     1.886
| (IPIN:24654 side: (TOP,) (9,1,0))                                0.101     1.987
| (intra 'io' routing)                                             0.733     2.720
out:$auto_92995.outpad[0] (.output at (9,1))                       0.000     2.720
data arrival time                                                            2.720

clock rscga_virt_clk (rise edge)                                   2.500     2.500
clock source latency                                               0.000     2.500
clock uncertainty                                                 -0.298     2.202
output external delay                                              0.000     2.202
data required time                                                           2.202
----------------------------------------------------------------------------------
data required time                                                           2.202
data arrival time                                                           -2.720
----------------------------------------------------------------------------------
slack (VIOLATED)                                                            -0.518


#Path 15
Startpoint: Pkey_183_.inpad[0] (.input at (41,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92975.outpad[0] (.output at (41,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_183_.inpad[0] (.input at (41,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:116645 side: (TOP,) (41,1,0))                               0.000     0.894
| (CHANX:1006003 L1 length:1 (41,1,0-> (41,1,0))                    0.061     0.955
| (CHANY:1298800 L1 length:1 (40,2,0-> (40,2,0))                    0.061     1.016
| (CHANX:1010108 L4 length:4 (41,2,0-> (44,2,0))                    0.119     1.135
| (IPIN:190291 side: (TOP,) (41,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92975.in[0] (.names at (41,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92975.out[0] (.names at (41,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:190248 side: (TOP,) (41,2,0))                               0.000     1.457
| (CHANX:1010056 L1 length:1 (41,2,0-> (41,2,0))                    0.061     1.517
| (CHANY:1301768 L1 length:1 (41,3,0-> (41,3,0))                    0.061     1.578
| (CHANX:1014123 L1 length:1 (41,3,0-> (41,3,0))                    0.061     1.639
| (CHANY:1298773 L4 length:3 (40,3,0-> (40,1,0))                    0.119     1.758
| (CHANX:1006008 L1 length:1 (41,1,0-> (41,1,0))                    0.061     1.819
| (CHANY:1301559 L1 length:1 (41,1,0-> (41,1,0))                    0.061     1.880
| (IPIN:116855 side: (RIGHT,) (41,1,0))                             0.101     1.981
| (intra 'io' routing)                                              0.733     2.714
out:$auto_92975.outpad[0] (.output at (41,1))                      -0.000     2.714
data arrival time                                                             2.714

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.714
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.512


#Path 16
Startpoint: Pkey_191_.inpad[0] (.input at (15,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92976.outpad[0] (.output at (15,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_191_.inpad[0] (.input at (15,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:41807 side: (TOP,) (15,1,0))                                0.000     0.894
| (CHANX:1004359 L1 length:1 (15,1,0-> (15,1,0))                    0.061     0.955
| (CHANY:1223108 L1 length:1 (14,2,0-> (14,2,0))                    0.061     1.016
| (CHANX:1008424 L4 length:4 (15,2,0-> (18,2,0))                    0.119     1.135
| (IPIN:183723 side: (TOP,) (15,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92976.in[0] (.names at (15,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92976.out[0] (.names at (15,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:183680 side: (TOP,) (15,2,0))                               0.000     1.457
| (CHANX:1008392 L1 length:1 (15,2,0-> (15,2,0))                    0.061     1.517
| (CHANY:1226056 L1 length:1 (15,3,0-> (15,3,0))                    0.061     1.578
| (CHANX:1012459 L1 length:1 (15,3,0-> (15,3,0))                    0.061     1.639
| (CHANY:1223061 L4 length:3 (14,3,0-> (14,1,0))                    0.119     1.758
| (CHANX:1004344 L1 length:1 (15,1,0-> (15,1,0))                    0.061     1.819
| (CHANY:1225847 L1 length:1 (15,1,0-> (15,1,0))                    0.061     1.880
| (IPIN:41959 side: (RIGHT,) (15,1,0))                              0.101     1.981
| (intra 'io' routing)                                              0.733     2.714
out:$auto_92976.outpad[0] (.output at (15,1))                      -0.000     2.714
data arrival time                                                             2.714

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.714
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.512


#Path 17
Startpoint: Pkey_236_.inpad[0] (.input at (25,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92982.outpad[0] (.output at (25,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_236_.inpad[0] (.input at (25,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:891301 side: (TOP,) (25,44,0))                               0.000     0.894
| (CHANX:1179747 L1 length:1 (25,44,0-> (25,44,0))                   0.061     0.955
| (CHANY:1254817 L4 length:3 (24,44,0-> (24,42,0))                   0.119     1.074
| (CHANX:1175666 L1 length:1 (25,43,0-> (25,43,0))                   0.061     1.135
| (IPIN:813099 side: (TOP,) (25,43,0))                               0.101     1.236
| (intra 'clb' routing)                                              0.085     1.321
$auto_92982.in[0] (.names at (25,43))                                0.000     1.321
| (primitive '.names' combinational delay)                           0.136     1.457
$auto_92982.out[0] (.names at (25,43))                               0.000     1.457
| (intra 'clb' routing)                                              0.000     1.457
| (OPIN:813051 side: (TOP,) (25,43,0))                               0.000     1.457
| (CHANX:1175497 L4 length:4 (25,43,0-> (22,43,0))                   0.119     1.575
| (CHANX:1175469 L1 length:1 (22,43,0-> (22,43,0))                   0.061     1.636
| (CHANY:1246154 L1 length:1 (21,44,0-> (21,44,0))                   0.061     1.697
| (CHANX:1179586 L4 length:4 (22,44,0-> (25,44,0))                   0.119     1.816
| (CHANX:1179738 L1 length:1 (25,44,0-> (25,44,0))                   0.061     1.877
| (IPIN:891441 side: (TOP,) (25,44,0))                               0.101     1.978
| (intra 'io' routing)                                               0.733     2.711
out:$auto_92982.outpad[0] (.output at (25,44))                       0.000     2.711
data arrival time                                                              2.711

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.711
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.509


#Path 18
Startpoint: Pkey_231_.inpad[0] (.input at (15,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92981.outpad[0] (.output at (15,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_231_.inpad[0] (.input at (15,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:862510 side: (TOP,) (15,44,0))                               0.000     0.894
| (CHANX:1178933 L4 length:4 (15,44,0-> (12,44,0))                   0.119     1.013
| (CHANY:1225737 L4 length:2 (14,44,0-> (14,43,0))                   0.119     1.132
| (CHANX:1175020 L1 length:1 (15,43,0-> (15,43,0))                   0.061     1.193
| (IPIN:811888 side: (TOP,) (15,43,0))                               0.101     1.294
| (intra 'clb' routing)                                              0.085     1.379
$auto_92981.in[0] (.names at (15,43))                                0.000     1.379
| (primitive '.names' combinational delay)                           0.135     1.514
$auto_92981.out[0] (.names at (15,43))                               0.000     1.514
| (intra 'clb' routing)                                              0.000     1.514
| (OPIN:811843 side: (TOP,) (15,43,0))                               0.000     1.514
| (CHANX:1175017 L1 length:1 (15,43,0-> (15,43,0))                   0.061     1.575
| (CHANY:1225573 L4 length:4 (14,43,0-> (14,40,0))                   0.119     1.694
| (CHANX:1166910 L1 length:1 (15,41,0-> (15,41,0))                   0.061     1.755
| (CHANY:1228594 L4 length:3 (15,42,0-> (15,44,0))                   0.119     1.874
| (IPIN:862678 side: (RIGHT,) (15,44,0))                             0.101     1.975
| (intra 'io' routing)                                               0.733     2.708
out:$auto_92981.outpad[0] (.output at (15,44))                      -0.000     2.708
data arrival time                                                              2.708

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.708
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.506


#Path 19
Startpoint: Pkey_95_.inpad[0] (.input at (37,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92996.outpad[0] (.output at (37,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_95_.inpad[0] (.input at (37,44))                          0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:925851 side: (TOP,) (37,44,0))                               0.000     0.894
| (CHANX:1180351 L4 length:4 (37,44,0-> (34,44,0))                   0.119     1.013
| (CHANY:1289745 L4 length:3 (36,44,0-> (36,42,0))                   0.119     1.132
| (CHANX:1176450 L1 length:1 (37,43,0-> (37,43,0))                   0.061     1.193
| (IPIN:814601 side: (TOP,) (37,43,0))                               0.101     1.294
| (intra 'clb' routing)                                              0.085     1.379
$auto_92996.in[0] (.names at (37,43))                                0.000     1.379
| (primitive '.names' combinational delay)                           0.135     1.514
$auto_92996.out[0] (.names at (37,43))                               0.000     1.514
| (intra 'clb' routing)                                              0.000     1.514
| (OPIN:814561 side: (TOP,) (37,43,0))                               0.000     1.514
| (CHANX:1176265 L4 length:4 (37,43,0-> (34,43,0))                   0.119     1.633
| (CHANX:1176237 L1 length:1 (34,43,0-> (34,43,0))                   0.061     1.694
| (CHANY:1281098 L1 length:1 (33,44,0-> (33,44,0))                   0.061     1.755
| (CHANX:1180354 L4 length:4 (34,44,0-> (37,44,0))                   0.119     1.874
| (IPIN:926023 side: (TOP,) (37,44,0))                               0.101     1.975
| (intra 'io' routing)                                               0.733     2.708
out:$auto_92996.outpad[0] (.output at (37,44))                      -0.000     2.708
data arrival time                                                              2.708

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.708
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.506


#Path 20
Startpoint: Pkey_47_.inpad[0] (.input at (37,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92989.outpad[0] (.output at (37,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_47_.inpad[0] (.input at (37,1))                          0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:105180 side: (RIGHT,) (37,1,0))                             0.000     0.894
| (CHANY:1289960 L4 length:4 (37,1,0-> (37,4,0))                    0.119     1.013
| (CHANX:1009827 L1 length:1 (37,2,0-> (37,2,0))                    0.061     1.074
| (IPIN:188954 side: (TOP,) (37,2,0))                               0.101     1.175
| (intra 'clb' routing)                                             0.085     1.260
$auto_92989.in[0] (.names at (37,2))                                0.000     1.260
| (primitive '.names' combinational delay)                          0.135     1.396
$auto_92989.out[0] (.names at (37,2))                               0.000     1.396
| (intra 'clb' routing)                                             0.000     1.396
| (OPIN:188914 side: (TOP,) (37,2,0))                               0.000     1.396
| (CHANX:1009800 L1 length:1 (37,2,0-> (37,2,0))                    0.061     1.457
| (CHANY:1290051 L4 length:2 (37,2,0-> (37,1,0))                    0.119     1.575
| (CHANX:1001519 L4 length:4 (37,0,0-> (34,0,0))                    0.119     1.694
| (CHANY:1287002 L1 length:1 (36,1,0-> (36,1,0))                    0.061     1.755
| (CHANX:1005778 L4 length:4 (37,1,0-> (40,1,0))                    0.119     1.874
| (IPIN:105284 side: (TOP,) (37,1,0))                               0.101     1.975
| (intra 'io' routing)                                              0.733     2.708
out:$auto_92989.outpad[0] (.output at (37,1))                      -0.000     2.708
data arrival time                                                             2.708

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.708
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.506


#Path 21
Startpoint: Pkey_175_.inpad[0] (.input at (29,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92974.outpad[0] (.output at (29,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_175_.inpad[0] (.input at (29,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:82080 side: (TOP,) (29,1,0))                                0.000     0.894
| (CHANX:1005224 L1 length:1 (29,1,0-> (29,1,0))                    0.061     0.955
| (CHANY:1266760 L1 length:1 (29,2,0-> (29,2,0))                    0.061     1.016
| (CHANX:1009291 L1 length:1 (29,2,0-> (29,2,0))                    0.061     1.077
| (IPIN:187524 side: (TOP,) (29,2,0))                               0.101     1.178
| (intra 'clb' routing)                                             0.085     1.263
$auto_92974.in[0] (.names at (29,2))                                0.000     1.263
| (primitive '.names' combinational delay)                          0.135     1.399
$auto_92974.out[0] (.names at (29,2))                               0.000     1.399
| (intra 'clb' routing)                                             0.000     1.399
| (OPIN:187480 side: (TOP,) (29,2,0))                               0.000     1.399
| (CHANX:1009145 L4 length:4 (29,2,0-> (26,2,0))                    0.119     1.517
| (CHANY:1260883 L4 length:2 (27,2,0-> (27,1,0))                    0.119     1.636
| (CHANX:1001140 L4 length:4 (28,0,0-> (31,0,0))                    0.119     1.755
| (CHANY:1266638 L4 length:1 (29,1,0-> (29,1,0))                    0.119     1.874
| (IPIN:82275 side: (RIGHT,) (29,1,0))                              0.101     1.975
| (intra 'io' routing)                                              0.733     2.708
out:$auto_92974.outpad[0] (.output at (29,1))                      -0.000     2.708
data arrival time                                                             2.708

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.708
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.506


#Path 22
Startpoint: Pkey_215_.inpad[0] (.input at (38,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92979.outpad[0] (.output at (38,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_215_.inpad[0] (.input at (38,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:928769 side: (TOP,) (38,44,0))                               0.000     0.894
| (CHANX:1180570 L1 length:1 (38,44,0-> (38,44,0))                   0.061     0.955
| (CHANY:1295673 L1 length:1 (38,44,0-> (38,44,0))                   0.061     1.016
| (CHANX:1176345 L4 length:4 (38,43,0-> (35,43,0))                   0.119     1.135
| (IPIN:814755 side: (TOP,) (38,43,0))                               0.101     1.236
| (intra 'clb' routing)                                              0.085     1.321
$auto_92979.in[0] (.names at (38,43))                                0.000     1.321
| (primitive '.names' combinational delay)                           0.136     1.457
$auto_92979.out[0] (.names at (38,43))                               0.000     1.457
| (intra 'clb' routing)                                              0.000     1.457
| (OPIN:814712 side: (TOP,) (38,43,0))                               0.000     1.457
| (CHANX:1176329 L4 length:4 (38,43,0-> (35,43,0))                   0.119     1.575
| (CHANX:1176301 L1 length:1 (35,43,0-> (35,43,0))                   0.061     1.636
| (CHANY:1284010 L1 length:1 (34,44,0-> (34,44,0))                   0.061     1.697
| (CHANX:1180418 L4 length:4 (35,44,0-> (38,44,0))                   0.119     1.816
| (IPIN:928887 side: (TOP,) (38,44,0))                               0.101     1.917
| (intra 'io' routing)                                               0.733     2.650
out:$auto_92979.outpad[0] (.output at (38,44))                      -0.000     2.650
data arrival time                                                              2.650

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.650
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.448


#Path 23
Startpoint: Pkey_111_.inpad[0] (.input at (34,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92965.outpad[0] (.output at (34,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_111_.inpad[0] (.input at (34,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:96498 side: (TOP,) (34,1,0))                                0.000     0.894
| (CHANX:1005549 L1 length:1 (34,1,0-> (34,1,0))                    0.061     0.955
| (CHANY:1278410 L1 length:1 (33,2,0-> (33,2,0))                    0.061     1.016
| (CHANX:1009666 L4 length:4 (34,2,0-> (37,2,0))                    0.119     1.135
| (IPIN:188274 side: (TOP,) (34,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92965.in[0] (.names at (34,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92965.out[0] (.names at (34,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:188235 side: (TOP,) (34,2,0))                               0.000     1.457
| (CHANX:1009640 L4 length:4 (34,2,0-> (37,2,0))                    0.119     1.575
| (CHANY:1284298 L1 length:1 (35,3,0-> (35,3,0))                    0.061     1.636
| (CHANX:1013741 L1 length:1 (35,3,0-> (35,3,0))                    0.061     1.697
| (CHANY:1281293 L4 length:3 (34,3,0-> (34,1,0))                    0.119     1.816
| (IPIN:96674 side: (RIGHT,) (34,1,0))                              0.101     1.917
| (intra 'io' routing)                                              0.733     2.650
out:$auto_92965.outpad[0] (.output at (34,1))                      -0.000     2.650
data arrival time                                                             2.650

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.650
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.448


#Path 24
Startpoint: Pkey_79_.inpad[0] (.input at (32,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92993.outpad[0] (.output at (32,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_79_.inpad[0] (.input at (32,1))                          0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:90730 side: (TOP,) (32,1,0))                                0.000     0.894
| (CHANX:1005452 L4 length:4 (32,1,0-> (35,1,0))                    0.119     1.013
| (CHANY:1275508 L1 length:1 (32,2,0-> (32,2,0))                    0.061     1.074
| (CHANX:1009495 L1 length:1 (32,2,0-> (32,2,0))                    0.061     1.135
| (IPIN:187983 side: (TOP,) (32,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92993.in[0] (.names at (32,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92993.out[0] (.names at (32,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:187948 side: (RIGHT,) (32,2,0))                             0.000     1.457
| (CHANY:1275550 L4 length:4 (32,2,0-> (32,5,0))                    0.119     1.575
| (CHANX:1017615 L1 length:1 (32,4,0-> (32,4,0))                    0.061     1.636
| (CHANY:1272551 L4 length:4 (31,4,0-> (31,1,0))                    0.119     1.755
| (CHANX:1005422 L1 length:1 (32,1,0-> (32,1,0))                    0.061     1.816
| (IPIN:90899 side: (TOP,) (32,1,0))                                0.101     1.917
| (intra 'io' routing)                                              0.733     2.650
out:$auto_92993.outpad[0] (.output at (32,1))                      -0.000     2.650
data arrival time                                                             2.650

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.650
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.448


#Path 25
Startpoint: Pkey_39_.inpad[0] (.input at (43,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92988.outpad[0] (.output at (43,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_39_.inpad[0] (.input at (43,44))                          0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:943154 side: (TOP,) (43,44,0))                               0.000     0.894
| (CHANX:1180893 L1 length:1 (43,44,0-> (43,44,0))                   0.061     0.955
| (CHANY:1307171 L4 length:4 (42,44,0-> (42,41,0))                   0.119     1.074
| (CHANX:1176822 L1 length:1 (43,43,0-> (43,43,0))                   0.061     1.135
| (IPIN:815366 side: (TOP,) (43,43,0))                               0.101     1.236
| (intra 'clb' routing)                                              0.085     1.321
$auto_92988.in[0] (.names at (43,43))                                0.000     1.321
| (primitive '.names' combinational delay)                           0.136     1.457
$auto_92988.out[0] (.names at (43,43))                               0.000     1.457
| (intra 'clb' routing)                                              0.000     1.457
| (OPIN:815316 side: (TOP,) (43,43,0))                               0.000     1.457
| (CHANX:1176649 L4 length:4 (43,43,0-> (40,43,0))                   0.119     1.575
| (CHANY:1304394 L1 length:1 (41,44,0-> (41,44,0))                   0.061     1.636
| (CHANX:1180866 L4 length:4 (42,44,0-> (45,44,0))                   0.119     1.755
| (CHANX:1180886 L1 length:1 (43,44,0-> (43,44,0))                   0.061     1.816
| (IPIN:943295 side: (TOP,) (43,44,0))                               0.101     1.917
| (intra 'io' routing)                                               0.733     2.650
out:$auto_92988.outpad[0] (.output at (43,44))                      -0.000     2.650
data arrival time                                                              2.650

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.650
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.448


#Path 26
Startpoint: Pkey_55_.inpad[0] (.input at (22,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92990.outpad[0] (.output at (22,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_55_.inpad[0] (.input at (22,1))                          0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:61924 side: (TOP,) (22,1,0))                                0.000     0.894
| (CHANX:1004785 L1 length:1 (22,1,0-> (22,1,0))                    0.061     0.955
| (CHANY:1243470 L1 length:1 (21,2,0-> (21,2,0))                    0.061     1.016
| (CHANX:1008894 L4 length:4 (22,2,0-> (25,2,0))                    0.119     1.135
| (IPIN:185506 side: (TOP,) (22,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92990.in[0] (.names at (22,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92990.out[0] (.names at (22,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:185467 side: (TOP,) (22,2,0))                               0.000     1.457
| (CHANX:1008841 L1 length:1 (22,2,0-> (22,2,0))                    0.061     1.517
| (CHANY:1243451 L4 length:2 (21,2,0-> (21,1,0))                    0.119     1.636
| (CHANX:1000732 L1 length:1 (22,0,0-> (22,0,0))                    0.061     1.697
| (CHANY:1246356 L4 length:2 (22,1,0-> (22,2,0))                    0.119     1.816
| (IPIN:62126 side: (RIGHT,) (22,1,0))                              0.101     1.917
| (intra 'io' routing)                                              0.733     2.650
out:$auto_92990.outpad[0] (.output at (22,1))                      -0.000     2.650
data arrival time                                                             2.650

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.650
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.448


#Path 27
Startpoint: Pkey_167_.inpad[0] (.input at (36,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92973.outpad[0] (.output at (36,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_167_.inpad[0] (.input at (36,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:102310 side: (RIGHT,) (36,1,0))                             0.000     0.894
| (CHANY:1287132 L4 length:2 (36,1,0-> (36,2,0))                    0.119     1.013
| (CHANY:1287168 L1 length:1 (36,2,0-> (36,2,0))                    0.061     1.074
| (CHANX:1009763 L1 length:1 (36,2,0-> (36,2,0))                    0.061     1.135
| (IPIN:188803 side: (TOP,) (36,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92973.in[0] (.names at (36,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92973.out[0] (.names at (36,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:188763 side: (TOP,) (36,2,0))                               0.000     1.457
| (CHANX:1009784 L4 length:4 (36,2,0-> (39,2,0))                    0.119     1.575
| (CHANY:1287083 L4 length:2 (36,2,0-> (36,1,0))                    0.119     1.694
| (CHANY:1287081 L4 length:1 (36,1,0-> (36,1,0))                    0.119     1.813
| (IPIN:102448 side: (RIGHT,) (36,1,0))                             0.101     1.914
| (intra 'io' routing)                                              0.733     2.647
out:$auto_92973.outpad[0] (.output at (36,1))                       0.000     2.647
data arrival time                                                             2.647

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.647
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.445


#Path 28
Startpoint: Pkey_108_.inpad[0] (.input at (29,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92964.outpad[0] (.output at (29,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_108_.inpad[0] (.input at (29,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:902842 side: (TOP,) (29,44,0))                               0.000     0.894
| (CHANX:1179981 L1 length:1 (29,44,0-> (29,44,0))                   0.061     0.955
| (CHANY:1266407 L4 length:4 (28,44,0-> (28,41,0))                   0.119     1.074
| (CHANX:1175938 L1 length:1 (29,43,0-> (29,43,0))                   0.061     1.135
| (IPIN:813544 side: (TOP,) (29,43,0))                               0.101     1.236
| (intra 'clb' routing)                                              0.085     1.321
$auto_92964.in[0] (.names at (29,43))                                0.000     1.321
| (primitive '.names' combinational delay)                           0.136     1.457
$auto_92964.out[0] (.names at (29,43))                               0.000     1.457
| (intra 'clb' routing)                                              0.000     1.457
| (OPIN:813504 side: (TOP,) (29,43,0))                               0.000     1.457
| (CHANX:1175913 L1 length:1 (29,43,0-> (29,43,0))                   0.061     1.517
| (CHANY:1266598 L4 length:1 (28,44,0-> (28,44,0))                   0.119     1.636
| (CHANX:1180012 L4 length:4 (29,44,0-> (32,44,0))                   0.119     1.755
| (IPIN:902952 side: (TOP,) (29,44,0))                               0.101     1.856
| (intra 'io' routing)                                               0.733     2.589
out:$auto_92964.outpad[0] (.output at (29,44))                       0.000     2.589
data arrival time                                                              2.589

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.589
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.387


#Path 29
Startpoint: Pkey_223_.inpad[0] (.input at (51,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92980.outpad[0] (.output at (51,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_223_.inpad[0] (.input at (51,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:966169 side: (TOP,) (51,44,0))                               0.000     0.894
| (CHANX:1181387 L1 length:1 (51,44,0-> (51,44,0))                   0.061     0.955
| (CHANY:1330535 L4 length:3 (50,44,0-> (50,42,0))                   0.119     1.074
| (CHANX:1177348 L1 length:1 (51,43,0-> (51,43,0))                   0.061     1.135
| (IPIN:816414 side: (TOP,) (51,43,0))                               0.101     1.236
| (intra 'clb' routing)                                              0.085     1.321
$auto_92980.in[0] (.names at (51,43))                                0.000     1.321
| (primitive '.names' combinational delay)                           0.136     1.457
$auto_92980.out[0] (.names at (51,43))                               0.000     1.457
| (intra 'clb' routing)                                              0.000     1.457
| (OPIN:816373 side: (TOP,) (51,43,0))                               0.000     1.457
| (CHANX:1177161 L4 length:4 (51,43,0-> (48,43,0))                   0.119     1.575
| (CHANY:1327690 L1 length:1 (49,44,0-> (49,44,0))                   0.061     1.636
| (CHANX:1181378 L4 length:4 (50,44,0-> (53,44,0))                   0.119     1.755
| (IPIN:966333 side: (TOP,) (51,44,0))                               0.101     1.856
| (intra 'io' routing)                                               0.733     2.589
out:$auto_92980.outpad[0] (.output at (51,44))                       0.000     2.589
data arrival time                                                              2.589

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.589
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.387


#Path 30
Startpoint: Pkey_31_.inpad[0] (.input at (57,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92987.outpad[0] (.output at (57,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_31_.inpad[0] (.input at (57,44))                          0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:983457 side: (TOP,) (57,44,0))                               0.000     0.894
| (CHANX:1181786 L1 length:1 (57,44,0-> (57,44,0))                   0.061     0.955
| (CHANY:1351001 L1 length:1 (57,44,0-> (57,44,0))                   0.061     1.016
| (CHANX:1177561 L4 length:4 (57,43,0-> (54,43,0))                   0.119     1.135
| (IPIN:817171 side: (TOP,) (57,43,0))                               0.101     1.236
| (intra 'clb' routing)                                              0.085     1.321
$auto_92987.in[0] (.names at (57,43))                                0.000     1.321
| (primitive '.names' combinational delay)                           0.136     1.457
$auto_92987.out[0] (.names at (57,43))                               0.000     1.457
| (intra 'clb' routing)                                              0.000     1.457
| (OPIN:817128 side: (TOP,) (57,43,0))                               0.000     1.457
| (CHANX:1177545 L4 length:4 (57,43,0-> (54,43,0))                   0.119     1.575
| (CHANY:1345162 L1 length:1 (55,44,0-> (55,44,0))                   0.061     1.636
| (CHANX:1181762 L4 length:4 (56,44,0-> (59,44,0))                   0.119     1.755
| (IPIN:983589 side: (TOP,) (57,44,0))                               0.101     1.856
| (intra 'io' routing)                                               0.733     2.589
out:$auto_92987.outpad[0] (.output at (57,44))                       0.000     2.589
data arrival time                                                              2.589

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.589
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.387


#Path 31
Startpoint: Pkey_207_.inpad[0] (.input at (55,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92978.outpad[0] (.output at (55,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_207_.inpad[0] (.input at (55,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:156961 side: (TOP,) (55,1,0))                               0.000     0.894
| (CHANX:1006891 L1 length:1 (55,1,0-> (55,1,0))                    0.061     0.955
| (CHANY:1339560 L1 length:1 (54,2,0-> (54,2,0))                    0.061     1.016
| (CHANX:1011012 L4 length:4 (55,2,0-> (58,2,0))                    0.119     1.135
| (IPIN:193361 side: (TOP,) (55,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92978.in[0] (.names at (55,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92978.out[0] (.names at (55,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:193318 side: (TOP,) (55,2,0))                               0.000     1.457
| (CHANX:1010984 L4 length:4 (55,2,0-> (58,2,0))                    0.119     1.575
| (CHANY:1348301 L1 length:1 (57,2,0-> (57,2,0))                    0.061     1.636
| (CHANX:1006885 L4 length:4 (57,1,0-> (54,1,0))                    0.119     1.755
| (IPIN:157138 side: (TOP,) (55,1,0))                               0.101     1.856
| (intra 'io' routing)                                              0.733     2.589
out:$auto_92978.outpad[0] (.output at (55,1))                       0.000     2.589
data arrival time                                                             2.589

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.589
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.387


#Path 32
Startpoint: Pkey_239_.inpad[0] (.input at (38,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92983.outpad[0] (.output at (38,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_239_.inpad[0] (.input at (38,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:108050 side: (TOP,) (38,1,0))                               0.000     0.894
| (CHANX:1005805 L1 length:1 (38,1,0-> (38,1,0))                    0.061     0.955
| (CHANY:1290058 L1 length:1 (37,2,0-> (37,2,0))                    0.061     1.016
| (CHANX:1009922 L4 length:4 (38,2,0-> (41,2,0))                    0.119     1.135
| (IPIN:189104 side: (TOP,) (38,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92983.in[0] (.names at (38,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92983.out[0] (.names at (38,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:189065 side: (TOP,) (38,2,0))                               0.000     1.457
| (CHANX:1009896 L4 length:4 (38,2,0-> (41,2,0))                    0.119     1.575
| (CHANY:1301735 L1 length:1 (41,2,0-> (41,2,0))                    0.061     1.636
| (CHANX:1005835 L4 length:4 (41,1,0-> (38,1,0))                    0.119     1.755
| (IPIN:108175 side: (TOP,) (38,1,0))                               0.101     1.856
| (intra 'io' routing)                                              0.733     2.589
out:$auto_92983.outpad[0] (.output at (38,1))                       0.000     2.589
data arrival time                                                             2.589

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.589
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.387


#Path 33
Startpoint: Pkey_255_.inpad[0] (.input at (27,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92986.outpad[0] (.output at (27,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_255_.inpad[0] (.input at (27,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:76327 side: (TOP,) (27,1,0))                                0.000     0.894
| (CHANX:1005111 L1 length:1 (27,1,0-> (27,1,0))                    0.061     0.955
| (CHANY:1258036 L1 length:1 (26,2,0-> (26,2,0))                    0.061     1.016
| (CHANX:1009208 L4 length:4 (27,2,0-> (30,2,0))                    0.119     1.135
| (IPIN:186491 side: (TOP,) (27,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92986.in[0] (.names at (27,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92986.out[0] (.names at (27,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:186448 side: (TOP,) (27,2,0))                               0.000     1.457
| (CHANX:1009161 L1 length:1 (27,2,0-> (27,2,0))                    0.061     1.517
| (CHANY:1258011 L4 length:2 (26,2,0-> (26,1,0))                    0.119     1.636
| (CHANX:1005116 L1 length:1 (27,1,0-> (27,1,0))                    0.061     1.697
| (IPIN:76474 side: (TOP,) (27,1,0))                                0.101     1.798
| (intra 'io' routing)                                              0.733     2.531
out:$auto_92986.outpad[0] (.output at (27,1))                       0.000     2.531
data arrival time                                                             2.531

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.531
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.329


#Path 34
Startpoint: Pkey_199_.inpad[0] (.input at (32,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92977.outpad[0] (.output at (32,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_199_.inpad[0] (.input at (32,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:911499 side: (RIGHT,) (32,44,0))                             0.000     0.894
| (CHANY:1278199 L1 length:1 (32,44,0-> (32,44,0))                   0.061     0.955
| (CHANX:1175963 L4 length:4 (32,43,0-> (29,43,0))                   0.119     1.074
| (IPIN:813996 side: (TOP,) (32,43,0))                               0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
$auto_92977.in[0] (.names at (32,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.135     1.396
$auto_92977.out[0] (.names at (32,43))                               0.000     1.396
| (intra 'clb' routing)                                              0.000     1.396
| (OPIN:813957 side: (TOP,) (32,43,0))                               0.000     1.396
| (CHANX:1175945 L4 length:4 (32,43,0-> (29,43,0))                   0.119     1.514
| (CHANY:1269452 L1 length:1 (29,44,0-> (29,44,0))                   0.061     1.575
| (CHANX:1180096 L4 length:4 (30,44,0-> (33,44,0))                   0.119     1.694
| (IPIN:911618 side: (TOP,) (32,44,0))                               0.101     1.795
| (intra 'io' routing)                                               0.733     2.528
out:$auto_92977.outpad[0] (.output at (32,44))                       0.000     2.528
data arrival time                                                              2.528

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.528
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.326


#Path 35
Startpoint: Pkey_151_.inpad[0] (.input at (55,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92970.outpad[0] (.output at (55,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_151_.inpad[0] (.input at (55,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:977734 side: (RIGHT,) (55,44,0))                             0.000     0.894
| (CHANY:1345129 L4 length:2 (55,44,0-> (55,43,0))                   0.119     1.013
| (CHANX:1177581 L1 length:1 (55,43,0-> (55,43,0))                   0.061     1.074
| (IPIN:816871 side: (TOP,) (55,43,0))                               0.101     1.175
| (intra 'clb' routing)                                              0.085     1.260
$auto_92970.in[0] (.names at (55,43))                                0.000     1.260
| (primitive '.names' combinational delay)                           0.135     1.396
$auto_92970.out[0] (.names at (55,43))                               0.000     1.396
| (intra 'clb' routing)                                              0.000     1.396
| (OPIN:816826 side: (TOP,) (55,43,0))                               0.000     1.396
| (CHANX:1177417 L4 length:4 (55,43,0-> (52,43,0))                   0.119     1.514
| (CHANY:1342248 L1 length:1 (54,44,0-> (54,44,0))                   0.061     1.575
| (CHANX:1181700 L4 length:4 (55,44,0-> (58,44,0))                   0.119     1.694
| (IPIN:977848 side: (TOP,) (55,44,0))                               0.101     1.795
| (intra 'io' routing)                                               0.733     2.528
out:$auto_92970.outpad[0] (.output at (55,44))                       0.000     2.528
data arrival time                                                              2.528

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.528
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.326


#Path 36
Startpoint: Pkey_135_.inpad[0] (.input at (17,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92968.outpad[0] (.output at (17,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_135_.inpad[0] (.input at (17,1))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:47527 side: (TOP,) (17,1,0))                                0.000     0.894
| (CHANX:1004518 L4 length:4 (17,1,0-> (20,1,0))                    0.119     1.013
| (CHANY:1231842 L1 length:1 (17,2,0-> (17,2,0))                    0.061     1.074
| (CHANX:1008549 L1 length:1 (17,2,0-> (17,2,0))                    0.061     1.135
| (IPIN:184753 side: (TOP,) (17,2,0))                               0.101     1.236
| (intra 'clb' routing)                                             0.085     1.321
$auto_92968.in[0] (.names at (17,2))                                0.000     1.321
| (primitive '.names' combinational delay)                          0.136     1.457
$auto_92968.out[0] (.names at (17,2))                               0.000     1.457
| (intra 'clb' routing)                                             0.000     1.457
| (OPIN:184712 side: (TOP,) (17,2,0))                               0.000     1.457
| (CHANX:1008568 L4 length:4 (17,2,0-> (20,2,0))                    0.119     1.575
| (CHANY:1231755 L4 length:2 (17,2,0-> (17,1,0))                    0.119     1.694
| (IPIN:47729 side: (RIGHT,) (17,1,0))                              0.101     1.795
| (intra 'io' routing)                                              0.733     2.528
out:$auto_92968.outpad[0] (.output at (17,1))                       0.000     2.528
data arrival time                                                             2.528

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.528
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.326


#Path 37
Startpoint: Pkey_247_.inpad[0] (.input at (1,43) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92985.outpad[0] (.output at (1,43) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_247_.inpad[0] (.input at (1,43))                         0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:808588 side: (TOP,) (1,43,0))                               0.000     0.894
| (CHANX:1174056 L4 length:4 (1,43,0-> (4,43,0))                    0.119     1.013
| (IPIN:810227 side: (TOP,) (3,43,0))                               0.101     1.114
| (intra 'clb' routing)                                             0.085     1.199
$auto_92985.in[0] (.names at (3,43))                                0.000     1.199
| (primitive '.names' combinational delay)                          0.136     1.335
$auto_92985.out[0] (.names at (3,43))                               0.000     1.335
| (intra 'clb' routing)                                             0.000     1.335
| (OPIN:810182 side: (TOP,) (3,43,0))                               0.000     1.335
| (CHANX:1174125 L4 length:3 (3,43,0-> (1,43,0))                    0.119     1.453
| (CHANX:1174123 L4 length:2 (2,43,0-> (1,43,0))                    0.119     1.572
| (CHANX:1174121 L4 length:1 (1,43,0-> (1,43,0))                    0.119     1.691
| (IPIN:808700 side: (TOP,) (1,43,0))                               0.101     1.792
| (intra 'io' routing)                                              0.733     2.525
out:$auto_92985.outpad[0] (.output at (1,43))                       0.000     2.525
data arrival time                                                             2.525

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.525
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.323


#Path 38
Startpoint: Pkey_7_.inpad[0] (.input at (32,1) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92994.outpad[0] (.output at (32,1) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                    0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
Pkey_7_.inpad[0] (.input at (32,1))                           0.000     0.000
| (intra 'io' routing)                                              0.894     0.894
| (OPIN:90720 side: (TOP,) (32,1,0))                                0.000     0.894
| (CHANX:1005416 L1 length:1 (32,1,0-> (32,1,0))                    0.061     0.955
| (CHANY:1275496 L1 length:1 (32,2,0-> (32,2,0))                    0.061     1.016
| (CHANX:1009483 L1 length:1 (32,2,0-> (32,2,0))                    0.061     1.077
| (IPIN:187961 side: (TOP,) (32,2,0))                               0.101     1.178
| (intra 'clb' routing)                                             0.085     1.263
$auto_92994.in[0] (.names at (32,2))                                0.000     1.263
| (primitive '.names' combinational delay)                          0.218     1.481
$auto_92994.out[0] (.names at (32,2))                               0.000     1.481
| (intra 'clb' routing)                                             0.000     1.481
| (OPIN:187949 side: (RIGHT,) (32,2,0))                             0.000     1.481
| (CHANY:1275403 L4 length:2 (32,2,0-> (32,1,0))                    0.119     1.600
| (IPIN:90929 side: (RIGHT,) (32,1,0))                              0.101     1.701
| (intra 'io' routing)                                              0.733     2.434
out:$auto_92994.outpad[0] (.output at (32,1))                       0.000     2.434
data arrival time                                                             2.434

clock rscga_virt_clk (rise edge)                                    2.500     2.500
clock source latency                                                0.000     2.500
clock uncertainty                                                  -0.298     2.202
output external delay                                               0.000     2.202
data required time                                                            2.202
-----------------------------------------------------------------------------------
data required time                                                            2.202
data arrival time                                                            -2.434
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -0.232


#Path 39
Startpoint: Pkey_127_.inpad[0] (.input at (20,44) clocked by rscga_virt_clk)
Endpoint  : out:$auto_92967.outpad[0] (.output at (20,44) clocked by rscga_virt_clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock rscga_virt_clk (rise edge)                                     0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
Pkey_127_.inpad[0] (.input at (20,44))                         0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (OPIN:876886 side: (TOP,) (20,44,0))                               0.000     0.894
| (CHANX:1179429 L1 length:1 (20,44,0-> (20,44,0))                   0.061     0.955
| (CHANY:1240193 L4 length:4 (19,44,0-> (19,41,0))                   0.119     1.074
| (CHANX:1175344 L1 length:1 (20,43,0-> (20,43,0))                   0.061     1.135
| (IPIN:812494 side: (TOP,) (20,43,0))                               0.101     1.236
| (intra 'clb' routing)                                              0.085     1.321
$auto_92967.in[0] (.names at (20,43))                                0.000     1.321
| (primitive '.names' combinational delay)                           0.136     1.457
$auto_92967.out[0] (.names at (20,43))                               0.000     1.457
| (intra 'clb' routing)                                              0.000     1.457
| (OPIN:812447 side: (TOP,) (20,43,0))                               0.000     1.457
| (CHANX:1175336 L1 length:1 (20,43,0-> (20,43,0))                   0.061     1.517
| (CHANY:1243240 L1 length:1 (20,44,0-> (20,44,0))                   0.061     1.578
| (IPIN:877064 side: (RIGHT,) (20,44,0))                             0.101     1.679
| (intra 'io' routing)                                               0.733     2.412
out:$auto_92967.outpad[0] (.output at (20,44))                       0.000     2.412
data arrival time                                                              2.412

clock rscga_virt_clk (rise edge)                                     2.500     2.500
clock source latency                                                 0.000     2.500
clock uncertainty                                                   -0.298     2.202
output external delay                                                0.000     2.202
data required time                                                             2.202
------------------------------------------------------------------------------------
data required time                                                             2.202
data arrival time                                                             -2.412
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -0.210


#End of timing report
