<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu13p-flga2577-2-e</Part>
        <TopModelName>myproject</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>0.62</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.280</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>firmware/nnet_utils/nnet_layernorm.h:146~firmware/myproject.cpp:32</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>16</BRAM_18K>
            <DSP>48</DSP>
            <FF>2335</FF>
            <LUT>4522</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>myproject</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>layer_normalization_input</name>
            <Object>layer_normalization_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>320</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_normalization_input_ap_vld</name>
            <Object>layer_normalization_input</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_0_ap_vld</name>
            <Object>layer2_out_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_1_ap_vld</name>
            <Object>layer2_out_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_2_ap_vld</name>
            <Object>layer2_out_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_3_ap_vld</name>
            <Object>layer2_out_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_4_ap_vld</name>
            <Object>layer2_out_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_5_ap_vld</name>
            <Object>layer2_out_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_6_ap_vld</name>
            <Object>layer2_out_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_7_ap_vld</name>
            <Object>layer2_out_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_8_ap_vld</name>
            <Object>layer2_out_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_9_ap_vld</name>
            <Object>layer2_out_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_10</name>
            <Object>layer2_out_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_10_ap_vld</name>
            <Object>layer2_out_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_11</name>
            <Object>layer2_out_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_11_ap_vld</name>
            <Object>layer2_out_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_12</name>
            <Object>layer2_out_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_12_ap_vld</name>
            <Object>layer2_out_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_13</name>
            <Object>layer2_out_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_13_ap_vld</name>
            <Object>layer2_out_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_14</name>
            <Object>layer2_out_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_14_ap_vld</name>
            <Object>layer2_out_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_15</name>
            <Object>layer2_out_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_15_ap_vld</name>
            <Object>layer2_out_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_16</name>
            <Object>layer2_out_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_16_ap_vld</name>
            <Object>layer2_out_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_17</name>
            <Object>layer2_out_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_17_ap_vld</name>
            <Object>layer2_out_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_18</name>
            <Object>layer2_out_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_18_ap_vld</name>
            <Object>layer2_out_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_19</name>
            <Object>layer2_out_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>33</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer2_out_19_ap_vld</name>
            <Object>layer2_out_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>myproject</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_294</InstName>
                    <ModuleName>layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>294</ID>
                    <BindInstances>mul_19s_12ns_31_1_1_U1 sub_ln114_fu_244_p2 mul_19s_19s_32_1_1_U2 sub_ln114_1_fu_250_p2 mul_19s_19s_32_1_1_U3 sub_ln114_2_fu_256_p2 mul_19s_19s_32_1_1_U4 sub_ln114_3_fu_262_p2 mul_19s_19s_32_1_1_U5 sub_ln114_4_fu_268_p2 mul_19s_19s_32_1_1_U6 mul_19s_12ns_31_1_1_U7 x_fu_416_p2 add_ln64_fu_470_p2 sub_ln64_fu_484_p2 sub_ln64_1_fu_504_p2 sub_ln63_fu_554_p2 mul_25ns_19s_44_1_1_U8 mul_25ns_19s_44_1_1_U9 mul_25ns_19s_44_1_1_U10 mul_25ns_19s_44_1_1_U11 mul_25ns_19s_44_1_1_U12 index_table_U invert_sqr_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_307</InstName>
                    <ModuleName>layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>307</ID>
                    <BindInstances>mul_19s_12ns_31_1_1_U1 sub_ln114_fu_244_p2 mul_19s_19s_32_1_1_U2 sub_ln114_1_fu_250_p2 mul_19s_19s_32_1_1_U3 sub_ln114_2_fu_256_p2 mul_19s_19s_32_1_1_U4 sub_ln114_3_fu_262_p2 mul_19s_19s_32_1_1_U5 sub_ln114_4_fu_268_p2 mul_19s_19s_32_1_1_U6 mul_19s_12ns_31_1_1_U7 x_fu_416_p2 add_ln64_fu_470_p2 sub_ln64_fu_484_p2 sub_ln64_1_fu_504_p2 sub_ln63_fu_554_p2 mul_25ns_19s_44_1_1_U8 mul_25ns_19s_44_1_1_U9 mul_25ns_19s_44_1_1_U10 mul_25ns_19s_44_1_1_U11 mul_25ns_19s_44_1_1_U12 index_table_U invert_sqr_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_320</InstName>
                    <ModuleName>layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>320</ID>
                    <BindInstances>mul_19s_12ns_31_1_1_U1 sub_ln114_fu_244_p2 mul_19s_19s_32_1_1_U2 sub_ln114_1_fu_250_p2 mul_19s_19s_32_1_1_U3 sub_ln114_2_fu_256_p2 mul_19s_19s_32_1_1_U4 sub_ln114_3_fu_262_p2 mul_19s_19s_32_1_1_U5 sub_ln114_4_fu_268_p2 mul_19s_19s_32_1_1_U6 mul_19s_12ns_31_1_1_U7 x_fu_416_p2 add_ln64_fu_470_p2 sub_ln64_fu_484_p2 sub_ln64_1_fu_504_p2 sub_ln63_fu_554_p2 mul_25ns_19s_44_1_1_U8 mul_25ns_19s_44_1_1_U9 mul_25ns_19s_44_1_1_U10 mul_25ns_19s_44_1_1_U11 mul_25ns_19s_44_1_1_U12 index_table_U invert_sqr_table_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_333</InstName>
                    <ModuleName>layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>333</ID>
                    <BindInstances>mul_19s_12ns_31_1_1_U1 sub_ln114_fu_244_p2 mul_19s_19s_32_1_1_U2 sub_ln114_1_fu_250_p2 mul_19s_19s_32_1_1_U3 sub_ln114_2_fu_256_p2 mul_19s_19s_32_1_1_U4 sub_ln114_3_fu_262_p2 mul_19s_19s_32_1_1_U5 sub_ln114_4_fu_268_p2 mul_19s_19s_32_1_1_U6 mul_19s_12ns_31_1_1_U7 x_fu_416_p2 add_ln64_fu_470_p2 sub_ln64_fu_484_p2 sub_ln64_1_fu_504_p2 sub_ln63_fu_554_p2 mul_25ns_19s_44_1_1_U8 mul_25ns_19s_44_1_1_U9 mul_25ns_19s_44_1_1_U10 mul_25ns_19s_44_1_1_U11 mul_25ns_19s_44_1_1_U12 index_table_U invert_sqr_table_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>4.37</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>firmware/nnet_utils/nnet_layernorm.h:109</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_63_1>
                            <Name>VITIS_LOOP_63_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>firmware/nnet_utils/nnet_layernorm.h:64~firmware/nnet_utils/nnet_layernorm.h:119</SourceLocation>
                        </VITIS_LOOP_63_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>422</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1117</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_12ns_31_1_1_U1" SOURCE="firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_244_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_19s_32_1_1_U2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_1_fu_250_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_19s_32_1_1_U3" SOURCE="firmware/nnet_utils/nnet_layernorm.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_2_fu_256_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_19s_32_1_1_U4" SOURCE="firmware/nnet_utils/nnet_layernorm.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_3_fu_262_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_19s_32_1_1_U5" SOURCE="firmware/nnet_utils/nnet_layernorm.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_4_fu_268_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_19s_32_1_1_U6" SOURCE="firmware/nnet_utils/nnet_layernorm.h:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_19s_12ns_31_1_1_U7" SOURCE="firmware/nnet_utils/nnet_mult.h:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_416_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:119" STORAGESUBTYPE="" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_470_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_fu_484_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln64_1_fu_504_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:64" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_554_p2" SOURCE="firmware/nnet_utils/nnet_layernorm.h:63" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_19s_44_1_1_U8" SOURCE="firmware/nnet_utils/nnet_layernorm.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_19s_44_1_1_U9" SOURCE="firmware/nnet_utils/nnet_layernorm.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_19s_44_1_1_U10" SOURCE="firmware/nnet_utils/nnet_layernorm.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln122_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_19s_44_1_1_U11" SOURCE="firmware/nnet_utils/nnet_layernorm.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln122_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_19s_44_1_1_U12" SOURCE="firmware/nnet_utils/nnet_layernorm.h:122" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln122_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="index_table_U" SOURCE="" STORAGESIZE="21 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="index_table"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="invert_sqr_table_U" SOURCE="" STORAGESIZE="25 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="invert_sqr_table"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>myproject</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>0.62</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>firmware/nnet_utils/nnet_layernorm.h:146~firmware/myproject.cpp:32</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2335</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4522</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="layer_normalization_input" index="0" direction="in" srcType="ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="layer_normalization_input" name="layer_normalization_input" usage="data" direction="in"/>
                <hwRef type="port" interface="layer_normalization_input_ap_vld" name="layer_normalization_input_ap_vld" usage="control" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer2_out" index="1" direction="out" srcType="ap_fixed&lt;33, 13, AP_TRN, AP_WRAP, 0&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="layer2_out_0" name="layer2_out_0" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_0_ap_vld" name="layer2_out_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_1" name="layer2_out_1" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_1_ap_vld" name="layer2_out_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_2" name="layer2_out_2" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_2_ap_vld" name="layer2_out_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_3" name="layer2_out_3" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_3_ap_vld" name="layer2_out_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_4" name="layer2_out_4" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_4_ap_vld" name="layer2_out_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_5" name="layer2_out_5" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_5_ap_vld" name="layer2_out_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_6" name="layer2_out_6" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_6_ap_vld" name="layer2_out_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_7" name="layer2_out_7" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_7_ap_vld" name="layer2_out_7_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_8" name="layer2_out_8" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_8_ap_vld" name="layer2_out_8_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_9" name="layer2_out_9" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_9_ap_vld" name="layer2_out_9_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_10" name="layer2_out_10" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_10_ap_vld" name="layer2_out_10_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_11" name="layer2_out_11" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_11_ap_vld" name="layer2_out_11_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_12" name="layer2_out_12" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_12_ap_vld" name="layer2_out_12_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_13" name="layer2_out_13" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_13_ap_vld" name="layer2_out_13_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_14" name="layer2_out_14" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_14_ap_vld" name="layer2_out_14_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_15" name="layer2_out_15" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_15_ap_vld" name="layer2_out_15_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_16" name="layer2_out_16" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_16_ap_vld" name="layer2_out_16_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_17" name="layer2_out_17" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_17_ap_vld" name="layer2_out_17_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_18" name="layer2_out_18" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_18_ap_vld" name="layer2_out_18_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="layer2_out_19" name="layer2_out_19" usage="data" direction="out"/>
                <hwRef type="port" interface="layer2_out_19_ap_vld" name="layer2_out_19_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="layer_normalization_input" type="data" busTypeName="data" protocol="ap_vld" mode="slave" dataWidth="320">
            <portMaps>
                <portMap portMapName="layer_normalization_input">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer_normalization_input</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer_normalization_input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_10" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_11" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_12" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_13" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_14" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_15" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_16" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_16">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_16</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_17" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_17">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_17</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_18" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_18">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_18</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer2_out_19" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="33">
            <portMaps>
                <portMap portMapName="layer2_out_19">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer2_out_19</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_vld" register_option="0" argName="layer2_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="layer2_out_0">ap_vld, out, 33</column>
                    <column name="layer2_out_1">ap_vld, out, 33</column>
                    <column name="layer2_out_10">ap_vld, out, 33</column>
                    <column name="layer2_out_11">ap_vld, out, 33</column>
                    <column name="layer2_out_12">ap_vld, out, 33</column>
                    <column name="layer2_out_13">ap_vld, out, 33</column>
                    <column name="layer2_out_14">ap_vld, out, 33</column>
                    <column name="layer2_out_15">ap_vld, out, 33</column>
                    <column name="layer2_out_16">ap_vld, out, 33</column>
                    <column name="layer2_out_17">ap_vld, out, 33</column>
                    <column name="layer2_out_18">ap_vld, out, 33</column>
                    <column name="layer2_out_19">ap_vld, out, 33</column>
                    <column name="layer2_out_2">ap_vld, out, 33</column>
                    <column name="layer2_out_3">ap_vld, out, 33</column>
                    <column name="layer2_out_4">ap_vld, out, 33</column>
                    <column name="layer2_out_5">ap_vld, out, 33</column>
                    <column name="layer2_out_6">ap_vld, out, 33</column>
                    <column name="layer2_out_7">ap_vld, out, 33</column>
                    <column name="layer2_out_8">ap_vld, out, 33</column>
                    <column name="layer2_out_9">ap_vld, out, 33</column>
                    <column name="layer_normalization_input">ap_vld, in, 320</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="layer_normalization_input">in, ap_fixed&lt;16 6 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer2_out">out, ap_fixed&lt;33 13 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="layer_normalization_input">layer_normalization_input, port</column>
                    <column name="layer_normalization_input">layer_normalization_input_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_0, port</column>
                    <column name="layer2_out">layer2_out_0_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_1, port</column>
                    <column name="layer2_out">layer2_out_1_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_2, port</column>
                    <column name="layer2_out">layer2_out_2_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_3, port</column>
                    <column name="layer2_out">layer2_out_3_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_4, port</column>
                    <column name="layer2_out">layer2_out_4_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_5, port</column>
                    <column name="layer2_out">layer2_out_5_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_6, port</column>
                    <column name="layer2_out">layer2_out_6_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_7, port</column>
                    <column name="layer2_out">layer2_out_7_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_8, port</column>
                    <column name="layer2_out">layer2_out_8_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_9, port</column>
                    <column name="layer2_out">layer2_out_9_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_10, port</column>
                    <column name="layer2_out">layer2_out_10_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_11, port</column>
                    <column name="layer2_out">layer2_out_11_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_12, port</column>
                    <column name="layer2_out">layer2_out_12_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_13, port</column>
                    <column name="layer2_out">layer2_out_13_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_14, port</column>
                    <column name="layer2_out">layer2_out_14_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_15, port</column>
                    <column name="layer2_out">layer2_out_15_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_16, port</column>
                    <column name="layer2_out">layer2_out_16_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_17, port</column>
                    <column name="layer2_out">layer2_out_17_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_18, port</column>
                    <column name="layer2_out">layer2_out_18_ap_vld, port</column>
                    <column name="layer2_out">layer2_out_19, port</column>
                    <column name="layer2_out">layer2_out_19_ap_vld, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="array_reshape" location="firmware/myproject.cpp:13" status="valid" parentFunction="myproject" variable="layer_normalization_input" isDirective="0" options="variable=layer_normalization_input complete dim=0"/>
        <Pragma type="array_partition" location="firmware/myproject.cpp:14" status="valid" parentFunction="myproject" variable="layer2_out" isDirective="0" options="variable=layer2_out complete dim=0"/>
        <Pragma type="interface" location="firmware/myproject.cpp:15" status="valid" parentFunction="myproject" variable="layer_normalization_input,layer2_out" isDirective="0" options="ap_vld port=layer_normalization_input,layer2_out"/>
        <Pragma type="pipeline" location="firmware/myproject.cpp:16" status="valid" parentFunction="myproject" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense.h:40" status="valid" parentFunction="dense" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_latency.h:21" status="valid" parentFunction="dense_latency" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_latency.h:26" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:29" status="valid" parentFunction="dense_latency" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:30" status="valid" parentFunction="dense_latency" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_latency.h:31" status="valid" parentFunction="dense_latency" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="allocation" location="firmware/nnet_utils/nnet_dense_latency.h:33" status="valid" parentFunction="dense_latency" variable="" isDirective="0" options="operation instances=mul limit=CONFIG_T::multiplier_limit"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:28" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:30" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:31" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:34" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:38" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:44" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:53" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:78" status="valid" parentFunction="dense_resource_rf_leq_nin" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:99" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:101" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:102" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:105" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:109" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:130" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:137" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:157" status="valid" parentFunction="dense_resource_rf_gt_nin_rem0" variable="" isDirective="0" options=""/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_dense_resource.h:178" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights,biases" isDirective="0" options="variable=weights,biases"/>
        <Pragma type="array_reshape" location="firmware/nnet_utils/nnet_dense_resource.h:180" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="weights" isDirective="0" options="variable=weights block factor=block_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:181" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="biases" isDirective="0" options="variable=biases complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:184" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:188" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_resource.h:194" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options="II=1 rewind"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:196" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="tmpmult" isDirective="0" options="variable=tmpmult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:200" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_resource.h:210" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="mult" isDirective="0" options="variable=mult complete"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:214" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:220" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:230" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_resource.h:240" status="valid" parentFunction="dense_resource_rf_gt_nin" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_resource.h:250" status="valid" parentFunction="dense_resource" variable="" isDirective="0" options="recursive"/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_dense_seq.h:16" status="valid" parentFunction="dense_seq" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_dense_seq.h:19" status="valid" parentFunction="dense_seq" variable="in_val" isDirective="0" options="variable=in_val complete"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_seq.h:23" status="valid" parentFunction="dense_seq" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_seq.h:25" status="valid" parentFunction="dense_seq" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_dense_seq.h:32" status="valid" parentFunction="dense_seq" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_dense_seq.h:34" status="valid" parentFunction="dense_seq" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_layernorm.h:79" status="valid" parentFunction="layernorm_1d" variable="" isDirective="0" options="II=CONFIG_T::reuse_factor"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_layernorm.h:80" status="valid" parentFunction="layernorm_1d" variable="data" isDirective="0" options="variable=data complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_layernorm.h:81" status="valid" parentFunction="layernorm_1d" variable="res" isDirective="0" options="variable=res complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_layernorm.h:105" status="valid" parentFunction="layernorm_1d" variable="data_diff" isDirective="0" options="variable=data_diff complete"/>
        <Pragma type="function_instantiate" location="firmware/nnet_utils/nnet_layernorm.h:134" status="valid" parentFunction="layernormalize" variable="scale,bias" isDirective="0" options="variable=scale,bias"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_layernorm.h:136" status="valid" parentFunction="layernormalize" variable="scale" isDirective="0" options="variable=scale complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_layernorm.h:137" status="valid" parentFunction="layernormalize" variable="bias" isDirective="0" options="variable=bias complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_layernorm.h:138" status="valid" parentFunction="layernormalize" variable="in_val" isDirective="0" options="variable=in_val complete"/>
        <Pragma type="array_partition" location="firmware/nnet_utils/nnet_layernorm.h:139" status="valid" parentFunction="layernormalize" variable="outval" isDirective="0" options="variable=outval complete"/>
        <Pragma type="pipeline" location="firmware/nnet_utils/nnet_layernorm.h:142" status="valid" parentFunction="layernormalize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_layernorm.h:145" status="valid" parentFunction="layernormalize" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_layernorm.h:151" status="valid" parentFunction="layernormalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:25" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:34" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:46" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:58" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:72" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="firmware/nnet_utils/nnet_mult.h:82" status="valid" parentFunction="product" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="firmware/nnet_utils/nnet_types.h:28" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

