<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smartlock: SIM Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smartlock
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SIM Register Masks<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_i_m___peripheral___access___layer.html">SIM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOPT1 - System Options Register 1</h2></td></tr>
<tr class="memitem:ga81cebedfbcab734ebd30a05e5b61652c"><td class="memItemLeft" align="right" valign="top"><a id="ga81cebedfbcab734ebd30a05e5b61652c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_OSC32KOUT_MASK</b>&#160;&#160;&#160;(0x30000U)</td></tr>
<tr class="separator:ga81cebedfbcab734ebd30a05e5b61652c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac274ffbf68a679b2c544225333829f1b"><td class="memItemLeft" align="right" valign="top"><a id="gac274ffbf68a679b2c544225333829f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_OSC32KOUT_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac274ffbf68a679b2c544225333829f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b22ff4edd2e91d195264946f8cc672b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga6b22ff4edd2e91d195264946f8cc672b">SIM_SOPT1_OSC32KOUT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KOUT_SHIFT)) &amp; SIM_SOPT1_OSC32KOUT_MASK)</td></tr>
<tr class="separator:ga6b22ff4edd2e91d195264946f8cc672b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c660cd4a6d8062e6ef4afbc17c27fa4"><td class="memItemLeft" align="right" valign="top"><a id="ga5c660cd4a6d8062e6ef4afbc17c27fa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_OSC32KSEL_MASK</b>&#160;&#160;&#160;(0xC0000U)</td></tr>
<tr class="separator:ga5c660cd4a6d8062e6ef4afbc17c27fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e930c4ee375a2aee6fa6c97e061226"><td class="memItemLeft" align="right" valign="top"><a id="gac9e930c4ee375a2aee6fa6c97e061226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_OSC32KSEL_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac9e930c4ee375a2aee6fa6c97e061226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89520e7506a3dec707983ab729aef08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaf89520e7506a3dec707983ab729aef08">SIM_SOPT1_OSC32KSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KSEL_SHIFT)) &amp; SIM_SOPT1_OSC32KSEL_MASK)</td></tr>
<tr class="separator:gaf89520e7506a3dec707983ab729aef08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0b406e4bd1800083f48727a7cde829"><td class="memItemLeft" align="right" valign="top"><a id="gaaf0b406e4bd1800083f48727a7cde829"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_USBVSTBY_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gaaf0b406e4bd1800083f48727a7cde829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae945165e21faf14e58288bce0918482a"><td class="memItemLeft" align="right" valign="top"><a id="gae945165e21faf14e58288bce0918482a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_USBVSTBY_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gae945165e21faf14e58288bce0918482a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1f9ad0a4fe10e7c1ae074ca63a674e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga3e1f9ad0a4fe10e7c1ae074ca63a674e">SIM_SOPT1_USBVSTBY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBVSTBY_SHIFT)) &amp; SIM_SOPT1_USBVSTBY_MASK)</td></tr>
<tr class="separator:ga3e1f9ad0a4fe10e7c1ae074ca63a674e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a808f7a1d75e26bc3ed565ab257617"><td class="memItemLeft" align="right" valign="top"><a id="ga93a808f7a1d75e26bc3ed565ab257617"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_USBSSTBY_MASK</b>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="separator:ga93a808f7a1d75e26bc3ed565ab257617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a24334d1be5bd01017bd364dd53f268"><td class="memItemLeft" align="right" valign="top"><a id="ga8a24334d1be5bd01017bd364dd53f268"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_USBSSTBY_SHIFT</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga8a24334d1be5bd01017bd364dd53f268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d22c15bc1d9c7845af3457543f6607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga06d22c15bc1d9c7845af3457543f6607">SIM_SOPT1_USBSSTBY</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBSSTBY_SHIFT)) &amp; SIM_SOPT1_USBSSTBY_MASK)</td></tr>
<tr class="separator:ga06d22c15bc1d9c7845af3457543f6607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60c367119b3dcc752c4cf857b8a59b5"><td class="memItemLeft" align="right" valign="top"><a id="gac60c367119b3dcc752c4cf857b8a59b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_USBREGEN_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gac60c367119b3dcc752c4cf857b8a59b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e46c34c02e39338c9b80775bad09db"><td class="memItemLeft" align="right" valign="top"><a id="ga99e46c34c02e39338c9b80775bad09db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1_USBREGEN_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga99e46c34c02e39338c9b80775bad09db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186d507e27612305db92407d2986a194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga186d507e27612305db92407d2986a194">SIM_SOPT1_USBREGEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBREGEN_SHIFT)) &amp; SIM_SOPT1_USBREGEN_MASK)</td></tr>
<tr class="separator:ga186d507e27612305db92407d2986a194"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOPT1CFG - SOPT1 Configuration Register</h2></td></tr>
<tr class="memitem:gaa4e1ee8f60c8c15ad553c2dfb82c2039"><td class="memItemLeft" align="right" valign="top"><a id="gaa4e1ee8f60c8c15ad553c2dfb82c2039"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1CFG_URWE_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gaa4e1ee8f60c8c15ad553c2dfb82c2039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07bf2ffc61aacca96748747fa8df7062"><td class="memItemLeft" align="right" valign="top"><a id="ga07bf2ffc61aacca96748747fa8df7062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1CFG_URWE_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga07bf2ffc61aacca96748747fa8df7062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35f1f0507a59aa7b67b63ab7550bbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gab35f1f0507a59aa7b67b63ab7550bbca">SIM_SOPT1CFG_URWE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_URWE_SHIFT)) &amp; SIM_SOPT1CFG_URWE_MASK)</td></tr>
<tr class="separator:gab35f1f0507a59aa7b67b63ab7550bbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e593e134a31bed2dbd3673c51cb330"><td class="memItemLeft" align="right" valign="top"><a id="ga29e593e134a31bed2dbd3673c51cb330"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1CFG_UVSWE_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga29e593e134a31bed2dbd3673c51cb330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d94a9794e03091f54b76a5c18c58b8"><td class="memItemLeft" align="right" valign="top"><a id="ga74d94a9794e03091f54b76a5c18c58b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1CFG_UVSWE_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga74d94a9794e03091f54b76a5c18c58b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0889129046535e3511d47d7a806b8644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga0889129046535e3511d47d7a806b8644">SIM_SOPT1CFG_UVSWE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_UVSWE_SHIFT)) &amp; SIM_SOPT1CFG_UVSWE_MASK)</td></tr>
<tr class="separator:ga0889129046535e3511d47d7a806b8644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7d9fe471d5d689ba3feb001cf69b60"><td class="memItemLeft" align="right" valign="top"><a id="ga0b7d9fe471d5d689ba3feb001cf69b60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1CFG_USSWE_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga0b7d9fe471d5d689ba3feb001cf69b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6984c7260abd4b7caccff970332eb4be"><td class="memItemLeft" align="right" valign="top"><a id="ga6984c7260abd4b7caccff970332eb4be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT1CFG_USSWE_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga6984c7260abd4b7caccff970332eb4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df9793edc59c4dbb53f488b149982d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga9df9793edc59c4dbb53f488b149982d5">SIM_SOPT1CFG_USSWE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_USSWE_SHIFT)) &amp; SIM_SOPT1CFG_USSWE_MASK)</td></tr>
<tr class="separator:ga9df9793edc59c4dbb53f488b149982d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOPT2 - System Options Register 2</h2></td></tr>
<tr class="memitem:ga4ecc21f62a92e94e5f507a6bb5e44062"><td class="memItemLeft" align="right" valign="top"><a id="ga4ecc21f62a92e94e5f507a6bb5e44062"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_RTCCLKOUTSEL_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga4ecc21f62a92e94e5f507a6bb5e44062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b7f7e8f1999ec0d56a1224cf7eb35d"><td class="memItemLeft" align="right" valign="top"><a id="gaa4b7f7e8f1999ec0d56a1224cf7eb35d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_RTCCLKOUTSEL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa4b7f7e8f1999ec0d56a1224cf7eb35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad826a2d088a5cae1628582c992b0349e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gad826a2d088a5cae1628582c992b0349e">SIM_SOPT2_RTCCLKOUTSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_RTCCLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_RTCCLKOUTSEL_MASK)</td></tr>
<tr class="separator:gad826a2d088a5cae1628582c992b0349e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601bb7007f58e3ad5433d3538f4dcef0"><td class="memItemLeft" align="right" valign="top"><a id="ga601bb7007f58e3ad5433d3538f4dcef0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_CLKOUTSEL_MASK</b>&#160;&#160;&#160;(0xE0U)</td></tr>
<tr class="separator:ga601bb7007f58e3ad5433d3538f4dcef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520c9a255ff79372237f5f332f749112"><td class="memItemLeft" align="right" valign="top"><a id="ga520c9a255ff79372237f5f332f749112"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_CLKOUTSEL_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga520c9a255ff79372237f5f332f749112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34712f0ffce6dca092bd902ef7eb783f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga34712f0ffce6dca092bd902ef7eb783f">SIM_SOPT2_CLKOUTSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_CLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_CLKOUTSEL_MASK)</td></tr>
<tr class="separator:ga34712f0ffce6dca092bd902ef7eb783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caf7ffe2555eb59ed410110b6aba463"><td class="memItemLeft" align="right" valign="top"><a id="ga1caf7ffe2555eb59ed410110b6aba463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_USBSRC_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga1caf7ffe2555eb59ed410110b6aba463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a455b7e86f26185c92961e139d13a89"><td class="memItemLeft" align="right" valign="top"><a id="ga2a455b7e86f26185c92961e139d13a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_USBSRC_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2a455b7e86f26185c92961e139d13a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78428c831f0263054ac91c55ed89c016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga78428c831f0263054ac91c55ed89c016">SIM_SOPT2_USBSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_USBSRC_SHIFT)) &amp; SIM_SOPT2_USBSRC_MASK)</td></tr>
<tr class="separator:ga78428c831f0263054ac91c55ed89c016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edd04c495fb49af9ba966854978234a"><td class="memItemLeft" align="right" valign="top"><a id="ga3edd04c495fb49af9ba966854978234a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_FLEXIOSRC_MASK</b>&#160;&#160;&#160;(0xC00000U)</td></tr>
<tr class="separator:ga3edd04c495fb49af9ba966854978234a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2969322b1907bf7c3923734bacda7cf6"><td class="memItemLeft" align="right" valign="top"><a id="ga2969322b1907bf7c3923734bacda7cf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_FLEXIOSRC_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga2969322b1907bf7c3923734bacda7cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab3fc6ac8e503f72388a3044914e04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga4ab3fc6ac8e503f72388a3044914e04e">SIM_SOPT2_FLEXIOSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_FLEXIOSRC_SHIFT)) &amp; SIM_SOPT2_FLEXIOSRC_MASK)</td></tr>
<tr class="separator:ga4ab3fc6ac8e503f72388a3044914e04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab515715932139549d30bb4b6f3e2dc99"><td class="memItemLeft" align="right" valign="top"><a id="gab515715932139549d30bb4b6f3e2dc99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_TPMSRC_MASK</b>&#160;&#160;&#160;(0x3000000U)</td></tr>
<tr class="separator:gab515715932139549d30bb4b6f3e2dc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70dc9abda7a707019da3d8fed90a265"><td class="memItemLeft" align="right" valign="top"><a id="gac70dc9abda7a707019da3d8fed90a265"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_TPMSRC_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gac70dc9abda7a707019da3d8fed90a265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3feae3d7da32c0a46d155fdfdf8d4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gae3feae3d7da32c0a46d155fdfdf8d4da">SIM_SOPT2_TPMSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_TPMSRC_SHIFT)) &amp; SIM_SOPT2_TPMSRC_MASK)</td></tr>
<tr class="separator:gae3feae3d7da32c0a46d155fdfdf8d4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759acf1ff86afb0102b845c2df781a91"><td class="memItemLeft" align="right" valign="top"><a id="ga759acf1ff86afb0102b845c2df781a91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_LPUART0SRC_MASK</b>&#160;&#160;&#160;(0xC000000U)</td></tr>
<tr class="separator:ga759acf1ff86afb0102b845c2df781a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1ce55d624045d51c5c15818d9cfeee"><td class="memItemLeft" align="right" valign="top"><a id="gade1ce55d624045d51c5c15818d9cfeee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_LPUART0SRC_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gade1ce55d624045d51c5c15818d9cfeee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9c2c824ddbe18c89c4deb47ffb69eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga3b9c2c824ddbe18c89c4deb47ffb69eb">SIM_SOPT2_LPUART0SRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_LPUART0SRC_SHIFT)) &amp; SIM_SOPT2_LPUART0SRC_MASK)</td></tr>
<tr class="separator:ga3b9c2c824ddbe18c89c4deb47ffb69eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035534db4e59906d14485092e7a0bd32"><td class="memItemLeft" align="right" valign="top"><a id="ga035534db4e59906d14485092e7a0bd32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_LPUART1SRC_MASK</b>&#160;&#160;&#160;(0x30000000U)</td></tr>
<tr class="separator:ga035534db4e59906d14485092e7a0bd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72254f42692e1f2790eda7203580f8"><td class="memItemLeft" align="right" valign="top"><a id="gacd72254f42692e1f2790eda7203580f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT2_LPUART1SRC_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:gacd72254f42692e1f2790eda7203580f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136752f2fda27098d71211197b85cbda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga136752f2fda27098d71211197b85cbda">SIM_SOPT2_LPUART1SRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_LPUART1SRC_SHIFT)) &amp; SIM_SOPT2_LPUART1SRC_MASK)</td></tr>
<tr class="separator:ga136752f2fda27098d71211197b85cbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOPT4 - System Options Register 4</h2></td></tr>
<tr class="memitem:ga9897da591b25b25a121a2321c5515923"><td class="memItemLeft" align="right" valign="top"><a id="ga9897da591b25b25a121a2321c5515923"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM1CH0SRC_MASK</b>&#160;&#160;&#160;(0xC0000U)</td></tr>
<tr class="separator:ga9897da591b25b25a121a2321c5515923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79b1e63028e073fbe12351561f1b7645"><td class="memItemLeft" align="right" valign="top"><a id="ga79b1e63028e073fbe12351561f1b7645"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM1CH0SRC_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga79b1e63028e073fbe12351561f1b7645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5723b75e6315f4f95b6ab3709a851377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga5723b75e6315f4f95b6ab3709a851377">SIM_SOPT4_TPM1CH0SRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM1CH0SRC_MASK)</td></tr>
<tr class="separator:ga5723b75e6315f4f95b6ab3709a851377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871c6061ab30b4ad99b919e35e86c081"><td class="memItemLeft" align="right" valign="top"><a id="ga871c6061ab30b4ad99b919e35e86c081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM2CH0SRC_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga871c6061ab30b4ad99b919e35e86c081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ccc239517b7633b2c0a164b8d5cbf3"><td class="memItemLeft" align="right" valign="top"><a id="ga85ccc239517b7633b2c0a164b8d5cbf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM2CH0SRC_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga85ccc239517b7633b2c0a164b8d5cbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e4facef308f4e1a3aaa6f8cc56494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga67e4facef308f4e1a3aaa6f8cc56494a">SIM_SOPT4_TPM2CH0SRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM2CH0SRC_MASK)</td></tr>
<tr class="separator:ga67e4facef308f4e1a3aaa6f8cc56494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae889ccb89e5c139f002b6a62d21628a9"><td class="memItemLeft" align="right" valign="top"><a id="gae889ccb89e5c139f002b6a62d21628a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM0CLKSEL_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gae889ccb89e5c139f002b6a62d21628a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608eeddec48cf22911d5f5a1ea52c261"><td class="memItemLeft" align="right" valign="top"><a id="ga608eeddec48cf22911d5f5a1ea52c261"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM0CLKSEL_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga608eeddec48cf22911d5f5a1ea52c261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaa026e86fa3a9757bd3fce00954c1bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gafaa026e86fa3a9757bd3fce00954c1bb">SIM_SOPT4_TPM0CLKSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM0CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM0CLKSEL_MASK)</td></tr>
<tr class="separator:gafaa026e86fa3a9757bd3fce00954c1bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049c795a05cfcabb4865bd94e9960d1c"><td class="memItemLeft" align="right" valign="top"><a id="ga049c795a05cfcabb4865bd94e9960d1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM1CLKSEL_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga049c795a05cfcabb4865bd94e9960d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f48392a848aa2b9dd0f4f117682ff1"><td class="memItemLeft" align="right" valign="top"><a id="gae2f48392a848aa2b9dd0f4f117682ff1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM1CLKSEL_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gae2f48392a848aa2b9dd0f4f117682ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f37925f9e731d2ef7619ce2b3d3a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga37f37925f9e731d2ef7619ce2b3d3a75">SIM_SOPT4_TPM1CLKSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM1CLKSEL_MASK)</td></tr>
<tr class="separator:ga37f37925f9e731d2ef7619ce2b3d3a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a902a0614ee968bf5f4e8b4d619631"><td class="memItemLeft" align="right" valign="top"><a id="gad5a902a0614ee968bf5f4e8b4d619631"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM2CLKSEL_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:gad5a902a0614ee968bf5f4e8b4d619631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0e458665aad403b0a67a515fa08ff3"><td class="memItemLeft" align="right" valign="top"><a id="ga7e0e458665aad403b0a67a515fa08ff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT4_TPM2CLKSEL_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga7e0e458665aad403b0a67a515fa08ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d15c8a25c6561fae46fd998243841f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga2d15c8a25c6561fae46fd998243841f8">SIM_SOPT4_TPM2CLKSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM2CLKSEL_MASK)</td></tr>
<tr class="separator:ga2d15c8a25c6561fae46fd998243841f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOPT5 - System Options Register 5</h2></td></tr>
<tr class="memitem:ga97add49b891980bf4f6ef85baab1ffba"><td class="memItemLeft" align="right" valign="top"><a id="ga97add49b891980bf4f6ef85baab1ffba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART0TXSRC_MASK</b>&#160;&#160;&#160;(0x3U)</td></tr>
<tr class="separator:ga97add49b891980bf4f6ef85baab1ffba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ce7e4f6db781fd3a80409ceadb066d"><td class="memItemLeft" align="right" valign="top"><a id="ga67ce7e4f6db781fd3a80409ceadb066d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART0TXSRC_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga67ce7e4f6db781fd3a80409ceadb066d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d428a29003502337648f46e6441ee8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga9d428a29003502337648f46e6441ee8b">SIM_SOPT5_LPUART0TXSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0TXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0TXSRC_MASK)</td></tr>
<tr class="separator:ga9d428a29003502337648f46e6441ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40a5947847659e369997e8c080cefba"><td class="memItemLeft" align="right" valign="top"><a id="gaf40a5947847659e369997e8c080cefba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART0RXSRC_MASK</b>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="separator:gaf40a5947847659e369997e8c080cefba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a6afc643c5374f4545a3f6a2967765"><td class="memItemLeft" align="right" valign="top"><a id="gab8a6afc643c5374f4545a3f6a2967765"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART0RXSRC_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8a6afc643c5374f4545a3f6a2967765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cb2dd7d6581ce558c0acd4a35f99b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga35cb2dd7d6581ce558c0acd4a35f99b3">SIM_SOPT5_LPUART0RXSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0RXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0RXSRC_MASK)</td></tr>
<tr class="separator:ga35cb2dd7d6581ce558c0acd4a35f99b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901df3fb7d916f79d2eeb60775f71800"><td class="memItemLeft" align="right" valign="top"><a id="ga901df3fb7d916f79d2eeb60775f71800"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART1TXSRC_MASK</b>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:ga901df3fb7d916f79d2eeb60775f71800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42dc4c74831c91569a3bb486abae29"><td class="memItemLeft" align="right" valign="top"><a id="ga8b42dc4c74831c91569a3bb486abae29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART1TXSRC_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8b42dc4c74831c91569a3bb486abae29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7c3b7798af8801ca3da3c4b547f7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gadc7c3b7798af8801ca3da3c4b547f7fa">SIM_SOPT5_LPUART1TXSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1TXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART1TXSRC_MASK)</td></tr>
<tr class="separator:gadc7c3b7798af8801ca3da3c4b547f7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b38e2b158d31a9b1f1fd7543d18431"><td class="memItemLeft" align="right" valign="top"><a id="gab8b38e2b158d31a9b1f1fd7543d18431"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART1RXSRC_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:gab8b38e2b158d31a9b1f1fd7543d18431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae025ce7f10d19cef95d35fa512c682d"><td class="memItemLeft" align="right" valign="top"><a id="gaae025ce7f10d19cef95d35fa512c682d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART1RXSRC_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaae025ce7f10d19cef95d35fa512c682d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93af0fe0d78b382084de053afd1f9a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga93af0fe0d78b382084de053afd1f9a61">SIM_SOPT5_LPUART1RXSRC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1RXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART1RXSRC_MASK)</td></tr>
<tr class="separator:ga93af0fe0d78b382084de053afd1f9a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9723c69aea5b7bcc0d62b3b1c8bbf503"><td class="memItemLeft" align="right" valign="top"><a id="ga9723c69aea5b7bcc0d62b3b1c8bbf503"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART0ODE_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:ga9723c69aea5b7bcc0d62b3b1c8bbf503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d5030bf86edab8ae8cf157764eb9fd"><td class="memItemLeft" align="right" valign="top"><a id="ga54d5030bf86edab8ae8cf157764eb9fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART0ODE_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga54d5030bf86edab8ae8cf157764eb9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfef4d470a15a1a20978af220d3c5b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gabfef4d470a15a1a20978af220d3c5b58">SIM_SOPT5_LPUART0ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0ODE_SHIFT)) &amp; SIM_SOPT5_LPUART0ODE_MASK)</td></tr>
<tr class="separator:gabfef4d470a15a1a20978af220d3c5b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5f47551b4960defc8f07b388674b72"><td class="memItemLeft" align="right" valign="top"><a id="gadc5f47551b4960defc8f07b388674b72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART1ODE_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gadc5f47551b4960defc8f07b388674b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23dc87a4ba4b3215f93dc6ec908db425"><td class="memItemLeft" align="right" valign="top"><a id="ga23dc87a4ba4b3215f93dc6ec908db425"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_LPUART1ODE_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga23dc87a4ba4b3215f93dc6ec908db425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11f49766bf7e9ab4d42ef9edfa59d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gad11f49766bf7e9ab4d42ef9edfa59d5a">SIM_SOPT5_LPUART1ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1ODE_SHIFT)) &amp; SIM_SOPT5_LPUART1ODE_MASK)</td></tr>
<tr class="separator:gad11f49766bf7e9ab4d42ef9edfa59d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5bbe588bc3ea2299deead3e18b3932"><td class="memItemLeft" align="right" valign="top"><a id="ga2b5bbe588bc3ea2299deead3e18b3932"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_UART2ODE_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga2b5bbe588bc3ea2299deead3e18b3932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3283784bd7916c036b2299401fa7468"><td class="memItemLeft" align="right" valign="top"><a id="gad3283784bd7916c036b2299401fa7468"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT5_UART2ODE_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad3283784bd7916c036b2299401fa7468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec28602bcec17cdcacfdbf9a3b1c4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gafec28602bcec17cdcacfdbf9a3b1c4b6">SIM_SOPT5_UART2ODE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_UART2ODE_SHIFT)) &amp; SIM_SOPT5_UART2ODE_MASK)</td></tr>
<tr class="separator:gafec28602bcec17cdcacfdbf9a3b1c4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SOPT7 - System Options Register 7</h2></td></tr>
<tr class="memitem:gaeda70babef834cacace2c775d62bb4ae"><td class="memItemLeft" align="right" valign="top"><a id="gaeda70babef834cacace2c775d62bb4ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT7_ADC0TRGSEL_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaeda70babef834cacace2c775d62bb4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga914ced2a5cf4e7f37371d52d34d4a930"><td class="memItemLeft" align="right" valign="top"><a id="ga914ced2a5cf4e7f37371d52d34d4a930"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT7_ADC0TRGSEL_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga914ced2a5cf4e7f37371d52d34d4a930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fec73a0cfeecaa863fc29f85326f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gab4fec73a0cfeecaa863fc29f85326f4a">SIM_SOPT7_ADC0TRGSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0TRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0TRGSEL_MASK)</td></tr>
<tr class="separator:gab4fec73a0cfeecaa863fc29f85326f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74544c6c9d4fbc593884681ac79c796f"><td class="memItemLeft" align="right" valign="top"><a id="ga74544c6c9d4fbc593884681ac79c796f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT7_ADC0PRETRGSEL_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga74544c6c9d4fbc593884681ac79c796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee870f942318f14376ee9e6d5558e2ff"><td class="memItemLeft" align="right" valign="top"><a id="gaee870f942318f14376ee9e6d5558e2ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT7_ADC0PRETRGSEL_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaee870f942318f14376ee9e6d5558e2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32aad79c431ab427d548f59637f16e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga32aad79c431ab427d548f59637f16e76">SIM_SOPT7_ADC0PRETRGSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0PRETRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0PRETRGSEL_MASK)</td></tr>
<tr class="separator:ga32aad79c431ab427d548f59637f16e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6390cd75db35ecc6c5fc6d5b0d417a7d"><td class="memItemLeft" align="right" valign="top"><a id="ga6390cd75db35ecc6c5fc6d5b0d417a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT7_ADC0ALTTRGEN_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ga6390cd75db35ecc6c5fc6d5b0d417a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20ed5f5ab9cf02714a993c3996adcc5"><td class="memItemLeft" align="right" valign="top"><a id="gaa20ed5f5ab9cf02714a993c3996adcc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SOPT7_ADC0ALTTRGEN_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa20ed5f5ab9cf02714a993c3996adcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e4ac1e062d8dbe841774255a1c04e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaa6e4ac1e062d8dbe841774255a1c04e9">SIM_SOPT7_ADC0ALTTRGEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0ALTTRGEN_SHIFT)) &amp; SIM_SOPT7_ADC0ALTTRGEN_MASK)</td></tr>
<tr class="separator:gaa6e4ac1e062d8dbe841774255a1c04e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SDID - System Device Identification Register</h2></td></tr>
<tr class="memitem:gaf0820acb74ce8270da2025fee624b47c"><td class="memItemLeft" align="right" valign="top"><a id="gaf0820acb74ce8270da2025fee624b47c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_PINID_MASK</b>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="separator:gaf0820acb74ce8270da2025fee624b47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593faac0d0629fde52f6fe4b83614c23"><td class="memItemLeft" align="right" valign="top"><a id="ga593faac0d0629fde52f6fe4b83614c23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_PINID_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga593faac0d0629fde52f6fe4b83614c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64447ab3209ba3103c4d452b56c405a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga64447ab3209ba3103c4d452b56c405a1">SIM_SDID_PINID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_PINID_SHIFT)) &amp; SIM_SDID_PINID_MASK)</td></tr>
<tr class="separator:ga64447ab3209ba3103c4d452b56c405a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefd91d0385c1b93049ec14409ed6b1e"><td class="memItemLeft" align="right" valign="top"><a id="gafefd91d0385c1b93049ec14409ed6b1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_REVID_MASK</b>&#160;&#160;&#160;(0xF000U)</td></tr>
<tr class="separator:gafefd91d0385c1b93049ec14409ed6b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb535428e0ca83d2494493ed04822b8c"><td class="memItemLeft" align="right" valign="top"><a id="gadb535428e0ca83d2494493ed04822b8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_REVID_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gadb535428e0ca83d2494493ed04822b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72e070db07acc8b7964eb21ab91272f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gac72e070db07acc8b7964eb21ab91272f">SIM_SDID_REVID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_REVID_SHIFT)) &amp; SIM_SDID_REVID_MASK)</td></tr>
<tr class="separator:gac72e070db07acc8b7964eb21ab91272f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb71533a342dcb2cc83241898378b70"><td class="memItemLeft" align="right" valign="top"><a id="gaedb71533a342dcb2cc83241898378b70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_SRAMSIZE_MASK</b>&#160;&#160;&#160;(0xF0000U)</td></tr>
<tr class="separator:gaedb71533a342dcb2cc83241898378b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096c5cec8db3701100c59233e3db0584"><td class="memItemLeft" align="right" valign="top"><a id="ga096c5cec8db3701100c59233e3db0584"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_SRAMSIZE_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga096c5cec8db3701100c59233e3db0584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d378159b24a0e0cc4ac842e0510ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga35d378159b24a0e0cc4ac842e0510ee9">SIM_SDID_SRAMSIZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SRAMSIZE_SHIFT)) &amp; SIM_SDID_SRAMSIZE_MASK)</td></tr>
<tr class="separator:ga35d378159b24a0e0cc4ac842e0510ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014f6aec38e92afbd07904db6ed617d0"><td class="memItemLeft" align="right" valign="top"><a id="ga014f6aec38e92afbd07904db6ed617d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_SERIESID_MASK</b>&#160;&#160;&#160;(0xF00000U)</td></tr>
<tr class="separator:ga014f6aec38e92afbd07904db6ed617d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47e31524526fda3e3058a55da89d098b"><td class="memItemLeft" align="right" valign="top"><a id="ga47e31524526fda3e3058a55da89d098b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_SERIESID_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga47e31524526fda3e3058a55da89d098b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9ed54f0f9c0105ed9e07608e9a5f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaef9ed54f0f9c0105ed9e07608e9a5f69">SIM_SDID_SERIESID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SERIESID_SHIFT)) &amp; SIM_SDID_SERIESID_MASK)</td></tr>
<tr class="separator:gaef9ed54f0f9c0105ed9e07608e9a5f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530d8fe59d2589cf56c00456e89487aa"><td class="memItemLeft" align="right" valign="top"><a id="ga530d8fe59d2589cf56c00456e89487aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_SUBFAMID_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga530d8fe59d2589cf56c00456e89487aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e40d63bf136287a591bb4fa0b019aba"><td class="memItemLeft" align="right" valign="top"><a id="ga5e40d63bf136287a591bb4fa0b019aba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_SUBFAMID_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga5e40d63bf136287a591bb4fa0b019aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1b690ef87b8401c561fdb1ac2248f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaba1b690ef87b8401c561fdb1ac2248f0">SIM_SDID_SUBFAMID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SUBFAMID_SHIFT)) &amp; SIM_SDID_SUBFAMID_MASK)</td></tr>
<tr class="separator:gaba1b690ef87b8401c561fdb1ac2248f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5344e7283b2aead14d9d3bded0114f3b"><td class="memItemLeft" align="right" valign="top"><a id="ga5344e7283b2aead14d9d3bded0114f3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_FAMID_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga5344e7283b2aead14d9d3bded0114f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377bc761e6ee1caab79baad3e2d0d331"><td class="memItemLeft" align="right" valign="top"><a id="ga377bc761e6ee1caab79baad3e2d0d331"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SDID_FAMID_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga377bc761e6ee1caab79baad3e2d0d331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad745ac0cdf951b6e7a8fd2f3e133d961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gad745ac0cdf951b6e7a8fd2f3e133d961">SIM_SDID_FAMID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_FAMID_SHIFT)) &amp; SIM_SDID_FAMID_MASK)</td></tr>
<tr class="separator:gad745ac0cdf951b6e7a8fd2f3e133d961"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SCGC4 - System Clock Gating Control Register 4</h2></td></tr>
<tr class="memitem:ga55fc2bdfb36e61b4771015749307c480"><td class="memItemLeft" align="right" valign="top"><a id="ga55fc2bdfb36e61b4771015749307c480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_I2C0_MASK</b>&#160;&#160;&#160;(0x40U)</td></tr>
<tr class="separator:ga55fc2bdfb36e61b4771015749307c480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50185bca8ae97e6b0b0a70541757680b"><td class="memItemLeft" align="right" valign="top"><a id="ga50185bca8ae97e6b0b0a70541757680b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_I2C0_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga50185bca8ae97e6b0b0a70541757680b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4922352ee7ec444127df95440453118e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga4922352ee7ec444127df95440453118e">SIM_SCGC4_I2C0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C0_SHIFT)) &amp; SIM_SCGC4_I2C0_MASK)</td></tr>
<tr class="separator:ga4922352ee7ec444127df95440453118e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28d1d702a535531373c915824c34793"><td class="memItemLeft" align="right" valign="top"><a id="gad28d1d702a535531373c915824c34793"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_I2C1_MASK</b>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:gad28d1d702a535531373c915824c34793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"><td class="memItemLeft" align="right" valign="top"><a id="ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_I2C1_SHIFT</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga9f7b3fb0b1b7843cdf821b6b9a86ecfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8382653e8bd89819cf6b34ead07fff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga8382653e8bd89819cf6b34ead07fff6c">SIM_SCGC4_I2C1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C1_SHIFT)) &amp; SIM_SCGC4_I2C1_MASK)</td></tr>
<tr class="separator:ga8382653e8bd89819cf6b34ead07fff6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7b7b8d6abc055026d4ca7299206597"><td class="memItemLeft" align="right" valign="top"><a id="gaea7b7b8d6abc055026d4ca7299206597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_UART2_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:gaea7b7b8d6abc055026d4ca7299206597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844b2ce3371466add7387b9ea32bc4c"><td class="memItemLeft" align="right" valign="top"><a id="gae844b2ce3371466add7387b9ea32bc4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_UART2_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae844b2ce3371466add7387b9ea32bc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86824f3937c50886253e76d3983a6799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga86824f3937c50886253e76d3983a6799">SIM_SCGC4_UART2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_UART2_SHIFT)) &amp; SIM_SCGC4_UART2_MASK)</td></tr>
<tr class="separator:ga86824f3937c50886253e76d3983a6799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3d8bb24dfab6d8349c5b8ed7fd539f"><td class="memItemLeft" align="right" valign="top"><a id="ga0a3d8bb24dfab6d8349c5b8ed7fd539f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_USBFS_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:ga0a3d8bb24dfab6d8349c5b8ed7fd539f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12840cc6f1ddb70fdb3f54ed759d5844"><td class="memItemLeft" align="right" valign="top"><a id="ga12840cc6f1ddb70fdb3f54ed759d5844"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_USBFS_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga12840cc6f1ddb70fdb3f54ed759d5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81767f7e2f7c78fceef6166c349c141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gab81767f7e2f7c78fceef6166c349c141">SIM_SCGC4_USBFS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_USBFS_SHIFT)) &amp; SIM_SCGC4_USBFS_MASK)</td></tr>
<tr class="separator:gab81767f7e2f7c78fceef6166c349c141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98dfbe650659eaaef0eb88ff01a9f5"><td class="memItemLeft" align="right" valign="top"><a id="ga6c98dfbe650659eaaef0eb88ff01a9f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_CMP0_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:ga6c98dfbe650659eaaef0eb88ff01a9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806446c88e57ee43e75bdcb3ab22878a"><td class="memItemLeft" align="right" valign="top"><a id="ga806446c88e57ee43e75bdcb3ab22878a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_CMP0_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga806446c88e57ee43e75bdcb3ab22878a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d876e375dcbb96df74e59628815bb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga5d876e375dcbb96df74e59628815bb76">SIM_SCGC4_CMP0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_CMP0_SHIFT)) &amp; SIM_SCGC4_CMP0_MASK)</td></tr>
<tr class="separator:ga5d876e375dcbb96df74e59628815bb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32de0f8a4b83a05b226638154da75c0"><td class="memItemLeft" align="right" valign="top"><a id="gab32de0f8a4b83a05b226638154da75c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_VREF_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:gab32de0f8a4b83a05b226638154da75c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6801c437e23853cffdf9807319ff87"><td class="memItemLeft" align="right" valign="top"><a id="ga7f6801c437e23853cffdf9807319ff87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_VREF_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga7f6801c437e23853cffdf9807319ff87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd47b9a7ec5fab5709df8e8d5929d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga3cd47b9a7ec5fab5709df8e8d5929d1f">SIM_SCGC4_VREF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_VREF_SHIFT)) &amp; SIM_SCGC4_VREF_MASK)</td></tr>
<tr class="separator:ga3cd47b9a7ec5fab5709df8e8d5929d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b29e4c88f0494317c3cd447fb363f5e"><td class="memItemLeft" align="right" valign="top"><a id="ga0b29e4c88f0494317c3cd447fb363f5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_SPI0_MASK</b>&#160;&#160;&#160;(0x400000U)</td></tr>
<tr class="separator:ga0b29e4c88f0494317c3cd447fb363f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9f9a3ee78e060c7042597043c336c"><td class="memItemLeft" align="right" valign="top"><a id="ga4fd9f9a3ee78e060c7042597043c336c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_SPI0_SHIFT</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga4fd9f9a3ee78e060c7042597043c336c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e81c3537d9be82690ed90bdaf511e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga1e81c3537d9be82690ed90bdaf511e3d">SIM_SCGC4_SPI0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_SPI0_SHIFT)) &amp; SIM_SCGC4_SPI0_MASK)</td></tr>
<tr class="separator:ga1e81c3537d9be82690ed90bdaf511e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40dc8e1653911d8e12103bc4ef9d66d1"><td class="memItemLeft" align="right" valign="top"><a id="ga40dc8e1653911d8e12103bc4ef9d66d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_SPI1_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:ga40dc8e1653911d8e12103bc4ef9d66d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc6038c3a8a17fec28bc6980ad293e4"><td class="memItemLeft" align="right" valign="top"><a id="ga0bc6038c3a8a17fec28bc6980ad293e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC4_SPI1_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga0bc6038c3a8a17fec28bc6980ad293e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8257ee258621155ff2c74323a23bdd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga8257ee258621155ff2c74323a23bdd70">SIM_SCGC4_SPI1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_SPI1_SHIFT)) &amp; SIM_SCGC4_SPI1_MASK)</td></tr>
<tr class="separator:ga8257ee258621155ff2c74323a23bdd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SCGC5 - System Clock Gating Control Register 5</h2></td></tr>
<tr class="memitem:ga6f63b73e0ad63163df381c795d583cc1"><td class="memItemLeft" align="right" valign="top"><a id="ga6f63b73e0ad63163df381c795d583cc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_LPTMR_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga6f63b73e0ad63163df381c795d583cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3669f3f4f380e18133785d6356c56c"><td class="memItemLeft" align="right" valign="top"><a id="ga9b3669f3f4f380e18133785d6356c56c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_LPTMR_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9b3669f3f4f380e18133785d6356c56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ead6f54c5176113ceb9b609d7287b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gab1ead6f54c5176113ceb9b609d7287b7">SIM_SCGC5_LPTMR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPTMR_SHIFT)) &amp; SIM_SCGC5_LPTMR_MASK)</td></tr>
<tr class="separator:gab1ead6f54c5176113ceb9b609d7287b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4853233394870202cccd7844fc8a56"><td class="memItemLeft" align="right" valign="top"><a id="ga9c4853233394870202cccd7844fc8a56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTA_MASK</b>&#160;&#160;&#160;(0x200U)</td></tr>
<tr class="separator:ga9c4853233394870202cccd7844fc8a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a1683eaa07a5c5adcaddf4b99ed83a"><td class="memItemLeft" align="right" valign="top"><a id="gaa7a1683eaa07a5c5adcaddf4b99ed83a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTA_SHIFT</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa7a1683eaa07a5c5adcaddf4b99ed83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6394bfabad2f1c8669037fd0ea30e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga4f6394bfabad2f1c8669037fd0ea30e7">SIM_SCGC5_PORTA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTA_SHIFT)) &amp; SIM_SCGC5_PORTA_MASK)</td></tr>
<tr class="separator:ga4f6394bfabad2f1c8669037fd0ea30e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5509cf72c7508dd77f0a1a9e631943e8"><td class="memItemLeft" align="right" valign="top"><a id="ga5509cf72c7508dd77f0a1a9e631943e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTB_MASK</b>&#160;&#160;&#160;(0x400U)</td></tr>
<tr class="separator:ga5509cf72c7508dd77f0a1a9e631943e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491c4800f5437a9e2d235a77819e434d"><td class="memItemLeft" align="right" valign="top"><a id="ga491c4800f5437a9e2d235a77819e434d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTB_SHIFT</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga491c4800f5437a9e2d235a77819e434d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3bc60a4a7ab6d478a550ccee752f98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaf3bc60a4a7ab6d478a550ccee752f98d">SIM_SCGC5_PORTB</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTB_SHIFT)) &amp; SIM_SCGC5_PORTB_MASK)</td></tr>
<tr class="separator:gaf3bc60a4a7ab6d478a550ccee752f98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac31449d101ad0d05f2bed682571be35"><td class="memItemLeft" align="right" valign="top"><a id="gaac31449d101ad0d05f2bed682571be35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTC_MASK</b>&#160;&#160;&#160;(0x800U)</td></tr>
<tr class="separator:gaac31449d101ad0d05f2bed682571be35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae141a6d4af583e7410d0120442b1012f"><td class="memItemLeft" align="right" valign="top"><a id="gae141a6d4af583e7410d0120442b1012f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTC_SHIFT</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae141a6d4af583e7410d0120442b1012f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac46313896b39db20c797f777ecb4efa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gac46313896b39db20c797f777ecb4efa6">SIM_SCGC5_PORTC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTC_SHIFT)) &amp; SIM_SCGC5_PORTC_MASK)</td></tr>
<tr class="separator:gac46313896b39db20c797f777ecb4efa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723a55222eb5f8fd25da5c956aa50e7b"><td class="memItemLeft" align="right" valign="top"><a id="ga723a55222eb5f8fd25da5c956aa50e7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTD_MASK</b>&#160;&#160;&#160;(0x1000U)</td></tr>
<tr class="separator:ga723a55222eb5f8fd25da5c956aa50e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f267781fcedf0fcdc0c4d3607c10cb"><td class="memItemLeft" align="right" valign="top"><a id="gad5f267781fcedf0fcdc0c4d3607c10cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTD_SHIFT</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad5f267781fcedf0fcdc0c4d3607c10cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc18f9c3310f4bc0857d652fc5a0cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga2dc18f9c3310f4bc0857d652fc5a0cfb">SIM_SCGC5_PORTD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTD_SHIFT)) &amp; SIM_SCGC5_PORTD_MASK)</td></tr>
<tr class="separator:ga2dc18f9c3310f4bc0857d652fc5a0cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5e3e51d345fe424a4f24aa9ae73dc1"><td class="memItemLeft" align="right" valign="top"><a id="ga3d5e3e51d345fe424a4f24aa9ae73dc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTE_MASK</b>&#160;&#160;&#160;(0x2000U)</td></tr>
<tr class="separator:ga3d5e3e51d345fe424a4f24aa9ae73dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae717813cf38c35e5e4ea4243e939b4bc"><td class="memItemLeft" align="right" valign="top"><a id="gae717813cf38c35e5e4ea4243e939b4bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_PORTE_SHIFT</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae717813cf38c35e5e4ea4243e939b4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adc5b078baf095ee2f6427a58b05e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga5adc5b078baf095ee2f6427a58b05e4d">SIM_SCGC5_PORTE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTE_SHIFT)) &amp; SIM_SCGC5_PORTE_MASK)</td></tr>
<tr class="separator:ga5adc5b078baf095ee2f6427a58b05e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafda5ea58083d97c67105a51d6882473c"><td class="memItemLeft" align="right" valign="top"><a id="gafda5ea58083d97c67105a51d6882473c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_SLCD_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gafda5ea58083d97c67105a51d6882473c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bbf72841e5d8b83cfcbee546c1a336"><td class="memItemLeft" align="right" valign="top"><a id="ga26bbf72841e5d8b83cfcbee546c1a336"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_SLCD_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga26bbf72841e5d8b83cfcbee546c1a336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff29240a2c0b88c0c5cf6e49fdfce43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaff29240a2c0b88c0c5cf6e49fdfce43e">SIM_SCGC5_SLCD</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_SLCD_SHIFT)) &amp; SIM_SCGC5_SLCD_MASK)</td></tr>
<tr class="separator:gaff29240a2c0b88c0c5cf6e49fdfce43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33aa1b9cc7fb201e822292de62c36ce9"><td class="memItemLeft" align="right" valign="top"><a id="ga33aa1b9cc7fb201e822292de62c36ce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_LPUART0_MASK</b>&#160;&#160;&#160;(0x100000U)</td></tr>
<tr class="separator:ga33aa1b9cc7fb201e822292de62c36ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3329f5a84adb73cf903de4ef07d17de"><td class="memItemLeft" align="right" valign="top"><a id="gad3329f5a84adb73cf903de4ef07d17de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_LPUART0_SHIFT</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gad3329f5a84adb73cf903de4ef07d17de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7d8011e82538c4e005248fe5de70c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga8c7d8011e82538c4e005248fe5de70c9">SIM_SCGC5_LPUART0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPUART0_SHIFT)) &amp; SIM_SCGC5_LPUART0_MASK)</td></tr>
<tr class="separator:ga8c7d8011e82538c4e005248fe5de70c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ad329874dce61daa716360b23c5765"><td class="memItemLeft" align="right" valign="top"><a id="ga07ad329874dce61daa716360b23c5765"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_LPUART1_MASK</b>&#160;&#160;&#160;(0x200000U)</td></tr>
<tr class="separator:ga07ad329874dce61daa716360b23c5765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55146824e2214bd1ab242316b227c6ad"><td class="memItemLeft" align="right" valign="top"><a id="ga55146824e2214bd1ab242316b227c6ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_LPUART1_SHIFT</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga55146824e2214bd1ab242316b227c6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac64661dc83bf99767e70fa3ee42f21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaac64661dc83bf99767e70fa3ee42f21c">SIM_SCGC5_LPUART1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPUART1_SHIFT)) &amp; SIM_SCGC5_LPUART1_MASK)</td></tr>
<tr class="separator:gaac64661dc83bf99767e70fa3ee42f21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f92c1f19165139290e6f046ea5e838"><td class="memItemLeft" align="right" valign="top"><a id="gaf0f92c1f19165139290e6f046ea5e838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_FLEXIO_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:gaf0f92c1f19165139290e6f046ea5e838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0521e44058e2c8adb65ddcbff9a09b"><td class="memItemLeft" align="right" valign="top"><a id="ga0a0521e44058e2c8adb65ddcbff9a09b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC5_FLEXIO_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga0a0521e44058e2c8adb65ddcbff9a09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24e790c4b547a00c3706977462d0de9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gac24e790c4b547a00c3706977462d0de9">SIM_SCGC5_FLEXIO</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_FLEXIO_SHIFT)) &amp; SIM_SCGC5_FLEXIO_MASK)</td></tr>
<tr class="separator:gac24e790c4b547a00c3706977462d0de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SCGC6 - System Clock Gating Control Register 6</h2></td></tr>
<tr class="memitem:ga949452096cb8609fdb3503dda3f9f729"><td class="memItemLeft" align="right" valign="top"><a id="ga949452096cb8609fdb3503dda3f9f729"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_FTF_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga949452096cb8609fdb3503dda3f9f729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf767cc087ed5983b84e79996586efb12"><td class="memItemLeft" align="right" valign="top"><a id="gaf767cc087ed5983b84e79996586efb12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_FTF_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf767cc087ed5983b84e79996586efb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c761f5f9e8cfb50bd7cb870945f4fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga2c761f5f9e8cfb50bd7cb870945f4fd3">SIM_SCGC6_FTF</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTF_SHIFT)) &amp; SIM_SCGC6_FTF_MASK)</td></tr>
<tr class="separator:ga2c761f5f9e8cfb50bd7cb870945f4fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10469a89e2c48cd79e29fb73b0d06395"><td class="memItemLeft" align="right" valign="top"><a id="ga10469a89e2c48cd79e29fb73b0d06395"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_DMAMUX_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga10469a89e2c48cd79e29fb73b0d06395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69ac431213fb94ecd1d9ed2fa966e50"><td class="memItemLeft" align="right" valign="top"><a id="gaa69ac431213fb94ecd1d9ed2fa966e50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_DMAMUX_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa69ac431213fb94ecd1d9ed2fa966e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9ba170477dab6105665d342c48de2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga9c9ba170477dab6105665d342c48de2f">SIM_SCGC6_DMAMUX</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DMAMUX_SHIFT)) &amp; SIM_SCGC6_DMAMUX_MASK)</td></tr>
<tr class="separator:ga9c9ba170477dab6105665d342c48de2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5baabd241aba695593ce6369aa56ee2"><td class="memItemLeft" align="right" valign="top"><a id="gaf5baabd241aba695593ce6369aa56ee2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_PIT_MASK</b>&#160;&#160;&#160;(0x800000U)</td></tr>
<tr class="separator:gaf5baabd241aba695593ce6369aa56ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2600ceb860eb353aa61abbecdbf5b6ae"><td class="memItemLeft" align="right" valign="top"><a id="ga2600ceb860eb353aa61abbecdbf5b6ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_PIT_SHIFT</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga2600ceb860eb353aa61abbecdbf5b6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d21af29d691ae7d8b70b5e2d308da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga16d21af29d691ae7d8b70b5e2d308da9">SIM_SCGC6_PIT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_PIT_SHIFT)) &amp; SIM_SCGC6_PIT_MASK)</td></tr>
<tr class="separator:ga16d21af29d691ae7d8b70b5e2d308da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad879476f2922fd7dad2f65d3d052e95d"><td class="memItemLeft" align="right" valign="top"><a id="gad879476f2922fd7dad2f65d3d052e95d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_TPM0_MASK</b>&#160;&#160;&#160;(0x1000000U)</td></tr>
<tr class="separator:gad879476f2922fd7dad2f65d3d052e95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e379c439a6d1d14f65b4c58c46453c5"><td class="memItemLeft" align="right" valign="top"><a id="ga9e379c439a6d1d14f65b4c58c46453c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_TPM0_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9e379c439a6d1d14f65b4c58c46453c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab557b317ab5428206e831b7684c339d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gab557b317ab5428206e831b7684c339d0">SIM_SCGC6_TPM0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM0_SHIFT)) &amp; SIM_SCGC6_TPM0_MASK)</td></tr>
<tr class="separator:gab557b317ab5428206e831b7684c339d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94a77c9065fd06f267b9920024067cd6"><td class="memItemLeft" align="right" valign="top"><a id="ga94a77c9065fd06f267b9920024067cd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_TPM1_MASK</b>&#160;&#160;&#160;(0x2000000U)</td></tr>
<tr class="separator:ga94a77c9065fd06f267b9920024067cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bf0c38385affd6680bb0f4853e43df"><td class="memItemLeft" align="right" valign="top"><a id="ga26bf0c38385affd6680bb0f4853e43df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_TPM1_SHIFT</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga26bf0c38385affd6680bb0f4853e43df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3e49db20b1e3335a180d8cf8886ced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga4b3e49db20b1e3335a180d8cf8886ced">SIM_SCGC6_TPM1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM1_SHIFT)) &amp; SIM_SCGC6_TPM1_MASK)</td></tr>
<tr class="separator:ga4b3e49db20b1e3335a180d8cf8886ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e18a8c1e42f318d03294d14df255132"><td class="memItemLeft" align="right" valign="top"><a id="ga6e18a8c1e42f318d03294d14df255132"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_TPM2_MASK</b>&#160;&#160;&#160;(0x4000000U)</td></tr>
<tr class="separator:ga6e18a8c1e42f318d03294d14df255132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1cb84a2b2b306b043c31ed98213ff0"><td class="memItemLeft" align="right" valign="top"><a id="gafc1cb84a2b2b306b043c31ed98213ff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_TPM2_SHIFT</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gafc1cb84a2b2b306b043c31ed98213ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f0e0ad9c768646b4dcbc22ceef83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga3b5f0e0ad9c768646b4dcbc22ceef83c">SIM_SCGC6_TPM2</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM2_SHIFT)) &amp; SIM_SCGC6_TPM2_MASK)</td></tr>
<tr class="separator:ga3b5f0e0ad9c768646b4dcbc22ceef83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481c725e02da6a245c9d715307969f09"><td class="memItemLeft" align="right" valign="top"><a id="ga481c725e02da6a245c9d715307969f09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_ADC0_MASK</b>&#160;&#160;&#160;(0x8000000U)</td></tr>
<tr class="separator:ga481c725e02da6a245c9d715307969f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f62de5fc5ccaa13d6975cf1e0ebba03"><td class="memItemLeft" align="right" valign="top"><a id="ga3f62de5fc5ccaa13d6975cf1e0ebba03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_ADC0_SHIFT</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga3f62de5fc5ccaa13d6975cf1e0ebba03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3fd4d8007ac2ce1bbb95fa569bcdb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga4a3fd4d8007ac2ce1bbb95fa569bcdb4">SIM_SCGC6_ADC0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_ADC0_SHIFT)) &amp; SIM_SCGC6_ADC0_MASK)</td></tr>
<tr class="separator:ga4a3fd4d8007ac2ce1bbb95fa569bcdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51b16006c9f793c4b342ea1ff91a846"><td class="memItemLeft" align="right" valign="top"><a id="gad51b16006c9f793c4b342ea1ff91a846"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_RTC_MASK</b>&#160;&#160;&#160;(0x20000000U)</td></tr>
<tr class="separator:gad51b16006c9f793c4b342ea1ff91a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04e5a3a7a2848658a30e7c89f791f39"><td class="memItemLeft" align="right" valign="top"><a id="gac04e5a3a7a2848658a30e7c89f791f39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_RTC_SHIFT</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gac04e5a3a7a2848658a30e7c89f791f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990c8f7df22a43224e3e2ca8964e30f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga990c8f7df22a43224e3e2ca8964e30f5">SIM_SCGC6_RTC</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_RTC_SHIFT)) &amp; SIM_SCGC6_RTC_MASK)</td></tr>
<tr class="separator:ga990c8f7df22a43224e3e2ca8964e30f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d96adcce9fece065ce6a7f57f495a1"><td class="memItemLeft" align="right" valign="top"><a id="ga67d96adcce9fece065ce6a7f57f495a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_DAC0_MASK</b>&#160;&#160;&#160;(0x80000000U)</td></tr>
<tr class="separator:ga67d96adcce9fece065ce6a7f57f495a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263123e8c1970021957fa8e72cf4a25a"><td class="memItemLeft" align="right" valign="top"><a id="ga263123e8c1970021957fa8e72cf4a25a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC6_DAC0_SHIFT</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga263123e8c1970021957fa8e72cf4a25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe68abfa8f4b9852083e040d38c30b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga8fe68abfa8f4b9852083e040d38c30b0">SIM_SCGC6_DAC0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DAC0_SHIFT)) &amp; SIM_SCGC6_DAC0_MASK)</td></tr>
<tr class="separator:ga8fe68abfa8f4b9852083e040d38c30b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SCGC7 - System Clock Gating Control Register 7</h2></td></tr>
<tr class="memitem:gac559e129885604991932101719e3b368"><td class="memItemLeft" align="right" valign="top"><a id="gac559e129885604991932101719e3b368"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC7_DMA_MASK</b>&#160;&#160;&#160;(0x100U)</td></tr>
<tr class="separator:gac559e129885604991932101719e3b368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1113f1622eb2e4099653e93943a89c6e"><td class="memItemLeft" align="right" valign="top"><a id="ga1113f1622eb2e4099653e93943a89c6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SCGC7_DMA_SHIFT</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1113f1622eb2e4099653e93943a89c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab654fa6242c7052090ea5e5aae4e5b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gab654fa6242c7052090ea5e5aae4e5b18">SIM_SCGC7_DMA</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC7_DMA_SHIFT)) &amp; SIM_SCGC7_DMA_MASK)</td></tr>
<tr class="separator:gab654fa6242c7052090ea5e5aae4e5b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CLKDIV1 - System Clock Divider Register 1</h2></td></tr>
<tr class="memitem:gaa2a972171bb5a662e1b4993b042f7180"><td class="memItemLeft" align="right" valign="top"><a id="gaa2a972171bb5a662e1b4993b042f7180"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_CLKDIV1_OUTDIV4_MASK</b>&#160;&#160;&#160;(0x70000U)</td></tr>
<tr class="separator:gaa2a972171bb5a662e1b4993b042f7180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053a7a1ffc9f3b6834679c63ca0ebe29"><td class="memItemLeft" align="right" valign="top"><a id="ga053a7a1ffc9f3b6834679c63ca0ebe29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_CLKDIV1_OUTDIV4_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga053a7a1ffc9f3b6834679c63ca0ebe29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e380b274f15fdde19e4fbd5c341a728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga4e380b274f15fdde19e4fbd5c341a728">SIM_CLKDIV1_OUTDIV4</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV4_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV4_MASK)</td></tr>
<tr class="separator:ga4e380b274f15fdde19e4fbd5c341a728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd42e75000e91999a7d8c2f94a9b606"><td class="memItemLeft" align="right" valign="top"><a id="ga1bd42e75000e91999a7d8c2f94a9b606"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_CLKDIV1_OUTDIV1_MASK</b>&#160;&#160;&#160;(0xF0000000U)</td></tr>
<tr class="separator:ga1bd42e75000e91999a7d8c2f94a9b606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d45b701595bf4f2bc6a451508f94c25"><td class="memItemLeft" align="right" valign="top"><a id="ga2d45b701595bf4f2bc6a451508f94c25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_CLKDIV1_OUTDIV1_SHIFT</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga2d45b701595bf4f2bc6a451508f94c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288f4756a2240c6242f28335cc21a0a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga288f4756a2240c6242f28335cc21a0a8">SIM_CLKDIV1_OUTDIV1</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV1_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV1_MASK)</td></tr>
<tr class="separator:ga288f4756a2240c6242f28335cc21a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FCFG1 - Flash Configuration Register 1</h2></td></tr>
<tr class="memitem:gad2bcfe2db5329ab186bb8393228f24cc"><td class="memItemLeft" align="right" valign="top"><a id="gad2bcfe2db5329ab186bb8393228f24cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG1_FLASHDIS_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gad2bcfe2db5329ab186bb8393228f24cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8408a876a3a68b16780a1d45d539df"><td class="memItemLeft" align="right" valign="top"><a id="ga1a8408a876a3a68b16780a1d45d539df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG1_FLASHDIS_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a8408a876a3a68b16780a1d45d539df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa783d3af583f1bcf4cd7805d8fcdf6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaa783d3af583f1bcf4cd7805d8fcdf6e5">SIM_FCFG1_FLASHDIS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDIS_SHIFT)) &amp; SIM_FCFG1_FLASHDIS_MASK)</td></tr>
<tr class="separator:gaa783d3af583f1bcf4cd7805d8fcdf6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5922dc31ee4c05aba3cfeaa4474fddb8"><td class="memItemLeft" align="right" valign="top"><a id="ga5922dc31ee4c05aba3cfeaa4474fddb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG1_FLASHDOZE_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga5922dc31ee4c05aba3cfeaa4474fddb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6c60d4baf2c592dbd5c43974bd19f3"><td class="memItemLeft" align="right" valign="top"><a id="ga3f6c60d4baf2c592dbd5c43974bd19f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG1_FLASHDOZE_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3f6c60d4baf2c592dbd5c43974bd19f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8869a17756fb7c7746ce191f97073ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gaa8869a17756fb7c7746ce191f97073ec">SIM_FCFG1_FLASHDOZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDOZE_SHIFT)) &amp; SIM_FCFG1_FLASHDOZE_MASK)</td></tr>
<tr class="separator:gaa8869a17756fb7c7746ce191f97073ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5adf627ba4cd9516ebf3e0a6d33aa7c5"><td class="memItemLeft" align="right" valign="top"><a id="ga5adf627ba4cd9516ebf3e0a6d33aa7c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG1_PFSIZE_MASK</b>&#160;&#160;&#160;(0xF000000U)</td></tr>
<tr class="separator:ga5adf627ba4cd9516ebf3e0a6d33aa7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8960bc114f5539e22701491dcf58f7"><td class="memItemLeft" align="right" valign="top"><a id="gaec8960bc114f5539e22701491dcf58f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG1_PFSIZE_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gaec8960bc114f5539e22701491dcf58f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7527f7f4bdcd4c0b2baf6c99a5b6735a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga7527f7f4bdcd4c0b2baf6c99a5b6735a">SIM_FCFG1_PFSIZE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_PFSIZE_SHIFT)) &amp; SIM_FCFG1_PFSIZE_MASK)</td></tr>
<tr class="separator:ga7527f7f4bdcd4c0b2baf6c99a5b6735a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FCFG2 - Flash Configuration Register 2</h2></td></tr>
<tr class="memitem:ga4a9efde69ef5ab882d94b4ff6f659493"><td class="memItemLeft" align="right" valign="top"><a id="ga4a9efde69ef5ab882d94b4ff6f659493"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG2_MAXADDR1_MASK</b>&#160;&#160;&#160;(0x7F0000U)</td></tr>
<tr class="separator:ga4a9efde69ef5ab882d94b4ff6f659493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efd23d8fd9d589919b9b211ab523e09"><td class="memItemLeft" align="right" valign="top"><a id="ga4efd23d8fd9d589919b9b211ab523e09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG2_MAXADDR1_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4efd23d8fd9d589919b9b211ab523e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeff570babcc1f87581f48ca4d2951f"><td class="memItemLeft" align="right" valign="top"><a id="gaadeff570babcc1f87581f48ca4d2951f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG2_MAXADDR1</b>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR1_SHIFT)) &amp; SIM_FCFG2_MAXADDR1_MASK)</td></tr>
<tr class="separator:gaadeff570babcc1f87581f48ca4d2951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1096c0a75d0bf4dfc93f4b1957fe493"><td class="memItemLeft" align="right" valign="top"><a id="gad1096c0a75d0bf4dfc93f4b1957fe493"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG2_MAXADDR0_MASK</b>&#160;&#160;&#160;(0x7F000000U)</td></tr>
<tr class="separator:gad1096c0a75d0bf4dfc93f4b1957fe493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb8fde0ef2e170d0c84cdfa3651d34"><td class="memItemLeft" align="right" valign="top"><a id="ga3ccb8fde0ef2e170d0c84cdfa3651d34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_FCFG2_MAXADDR0_SHIFT</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga3ccb8fde0ef2e170d0c84cdfa3651d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7829e3338a5d460d360b8ed9e06e1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gae7829e3338a5d460d360b8ed9e06e1e1">SIM_FCFG2_MAXADDR0</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR0_SHIFT)) &amp; SIM_FCFG2_MAXADDR0_MASK)</td></tr>
<tr class="separator:gae7829e3338a5d460d360b8ed9e06e1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UIDMH - Unique Identification Register Mid-High</h2></td></tr>
<tr class="memitem:ga38dffcb27b09a015e2f2e7812d42477c"><td class="memItemLeft" align="right" valign="top"><a id="ga38dffcb27b09a015e2f2e7812d42477c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_UIDMH_UID_MASK</b>&#160;&#160;&#160;(0xFFFFU)</td></tr>
<tr class="separator:ga38dffcb27b09a015e2f2e7812d42477c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b83da182908eb5c406181b72870e54"><td class="memItemLeft" align="right" valign="top"><a id="ga56b83da182908eb5c406181b72870e54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_UIDMH_UID_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga56b83da182908eb5c406181b72870e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62269c010d4ee5e3036fea63bbe21702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga62269c010d4ee5e3036fea63bbe21702">SIM_UIDMH_UID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDMH_UID_SHIFT)) &amp; SIM_UIDMH_UID_MASK)</td></tr>
<tr class="separator:ga62269c010d4ee5e3036fea63bbe21702"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UIDML - Unique Identification Register Mid Low</h2></td></tr>
<tr class="memitem:ga87fba538d2482490ddfdb1ef8a44ec66"><td class="memItemLeft" align="right" valign="top"><a id="ga87fba538d2482490ddfdb1ef8a44ec66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_UIDML_UID_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga87fba538d2482490ddfdb1ef8a44ec66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedaca5a049852ee395767e70f806c14"><td class="memItemLeft" align="right" valign="top"><a id="gacedaca5a049852ee395767e70f806c14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_UIDML_UID_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacedaca5a049852ee395767e70f806c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb63e00b9ee42283435043b437b8d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga0eb63e00b9ee42283435043b437b8d29">SIM_UIDML_UID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDML_UID_SHIFT)) &amp; SIM_UIDML_UID_MASK)</td></tr>
<tr class="separator:ga0eb63e00b9ee42283435043b437b8d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
UIDL - Unique Identification Register Low</h2></td></tr>
<tr class="memitem:ga412340eabbcd0f0d48ce4886e9beb071"><td class="memItemLeft" align="right" valign="top"><a id="ga412340eabbcd0f0d48ce4886e9beb071"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_UIDL_UID_MASK</b>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:ga412340eabbcd0f0d48ce4886e9beb071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb1383717ebfa6f47b5a5952fd21d63"><td class="memItemLeft" align="right" valign="top"><a id="ga6fb1383717ebfa6f47b5a5952fd21d63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_UIDL_UID_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6fb1383717ebfa6f47b5a5952fd21d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636c37811a4a8c9a57df79fd1790b800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga636c37811a4a8c9a57df79fd1790b800">SIM_UIDL_UID</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDL_UID_SHIFT)) &amp; SIM_UIDL_UID_MASK)</td></tr>
<tr class="separator:ga636c37811a4a8c9a57df79fd1790b800"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
COPC - COP Control Register</h2></td></tr>
<tr class="memitem:gabea5c1af6c493fe6e417dd6c3eba4ad6"><td class="memItemLeft" align="right" valign="top"><a id="gabea5c1af6c493fe6e417dd6c3eba4ad6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPW_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:gabea5c1af6c493fe6e417dd6c3eba4ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219c76cc0f76e8ba2cbe438cb80cb6cc"><td class="memItemLeft" align="right" valign="top"><a id="ga219c76cc0f76e8ba2cbe438cb80cb6cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPW_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga219c76cc0f76e8ba2cbe438cb80cb6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c73ff69bdcf80d5b351e696f0352e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga7c73ff69bdcf80d5b351e696f0352e91">SIM_COPC_COPW</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPW_SHIFT)) &amp; SIM_COPC_COPW_MASK)</td></tr>
<tr class="separator:ga7c73ff69bdcf80d5b351e696f0352e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e787905b2cb2c97a688a31c461235f"><td class="memItemLeft" align="right" valign="top"><a id="ga05e787905b2cb2c97a688a31c461235f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPCLKS_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga05e787905b2cb2c97a688a31c461235f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c1964987078934db4ab11e5358b51a"><td class="memItemLeft" align="right" valign="top"><a id="ga61c1964987078934db4ab11e5358b51a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPCLKS_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga61c1964987078934db4ab11e5358b51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506deb0bdab5ae7db9285fa7feee762a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga506deb0bdab5ae7db9285fa7feee762a">SIM_COPC_COPCLKS</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKS_SHIFT)) &amp; SIM_COPC_COPCLKS_MASK)</td></tr>
<tr class="separator:ga506deb0bdab5ae7db9285fa7feee762a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9109bf584bb00c7c6bcf002582b2905"><td class="memItemLeft" align="right" valign="top"><a id="gaf9109bf584bb00c7c6bcf002582b2905"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPT_MASK</b>&#160;&#160;&#160;(0xCU)</td></tr>
<tr class="separator:gaf9109bf584bb00c7c6bcf002582b2905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc24142fbaab3d1f12a325df24e7887f"><td class="memItemLeft" align="right" valign="top"><a id="gafc24142fbaab3d1f12a325df24e7887f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPT_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafc24142fbaab3d1f12a325df24e7887f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79aa2a249c90720120834eae00f8bd27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga79aa2a249c90720120834eae00f8bd27">SIM_COPC_COPT</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPT_SHIFT)) &amp; SIM_COPC_COPT_MASK)</td></tr>
<tr class="separator:ga79aa2a249c90720120834eae00f8bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4391ab84767cd1b75e18fecac03eb43e"><td class="memItemLeft" align="right" valign="top"><a id="ga4391ab84767cd1b75e18fecac03eb43e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPSTPEN_MASK</b>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="separator:ga4391ab84767cd1b75e18fecac03eb43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e73e314cf6c3b208b9394dda5c4484"><td class="memItemLeft" align="right" valign="top"><a id="gab1e73e314cf6c3b208b9394dda5c4484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPSTPEN_SHIFT</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab1e73e314cf6c3b208b9394dda5c4484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade681bda3a2b1ad66d752b04f66f8192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gade681bda3a2b1ad66d752b04f66f8192">SIM_COPC_COPSTPEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPSTPEN_SHIFT)) &amp; SIM_COPC_COPSTPEN_MASK)</td></tr>
<tr class="separator:gade681bda3a2b1ad66d752b04f66f8192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a25ca10cd9ea7e14e71500aa9e2400"><td class="memItemLeft" align="right" valign="top"><a id="ga05a25ca10cd9ea7e14e71500aa9e2400"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPDBGEN_MASK</b>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:ga05a25ca10cd9ea7e14e71500aa9e2400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb55843930e88cf0819ec86d511ecee"><td class="memItemLeft" align="right" valign="top"><a id="gabdb55843930e88cf0819ec86d511ecee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPDBGEN_SHIFT</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gabdb55843930e88cf0819ec86d511ecee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304f13cb0a7ea7666e2e1d713cc30482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga304f13cb0a7ea7666e2e1d713cc30482">SIM_COPC_COPDBGEN</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPDBGEN_SHIFT)) &amp; SIM_COPC_COPDBGEN_MASK)</td></tr>
<tr class="separator:ga304f13cb0a7ea7666e2e1d713cc30482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2016ba82584b35aee1435030e9fc8738"><td class="memItemLeft" align="right" valign="top"><a id="ga2016ba82584b35aee1435030e9fc8738"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPCLKSEL_MASK</b>&#160;&#160;&#160;(0xC0U)</td></tr>
<tr class="separator:ga2016ba82584b35aee1435030e9fc8738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d6328324a3fda2db976f10849bc0e8"><td class="memItemLeft" align="right" valign="top"><a id="gad8d6328324a3fda2db976f10849bc0e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_COPC_COPCLKSEL_SHIFT</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad8d6328324a3fda2db976f10849bc0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655862aa1cad5be40023ae4cefc798fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#ga655862aa1cad5be40023ae4cefc798fe">SIM_COPC_COPCLKSEL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKSEL_SHIFT)) &amp; SIM_COPC_COPCLKSEL_MASK)</td></tr>
<tr class="separator:ga655862aa1cad5be40023ae4cefc798fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SRVCOP - Service COP</h2></td></tr>
<tr class="memitem:gab4c335374c03a075c320d522e7df0198"><td class="memItemLeft" align="right" valign="top"><a id="gab4c335374c03a075c320d522e7df0198"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SRVCOP_SRVCOP_MASK</b>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="separator:gab4c335374c03a075c320d522e7df0198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e056e11b3573007a32850a12dae975"><td class="memItemLeft" align="right" valign="top"><a id="ga66e056e11b3573007a32850a12dae975"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIM_SRVCOP_SRVCOP_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga66e056e11b3573007a32850a12dae975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9faea7e0638433b640106274cf7a9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_i_m___register___masks.html#gac9faea7e0638433b640106274cf7a9d4">SIM_SRVCOP_SRVCOP</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SRVCOP_SRVCOP_SHIFT)) &amp; SIM_SRVCOP_SRVCOP_MASK)</td></tr>
<tr class="separator:gac9faea7e0638433b640106274cf7a9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga288f4756a2240c6242f28335cc21a0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga288f4756a2240c6242f28335cc21a0a8">&#9670;&nbsp;</a></span>SIM_CLKDIV1_OUTDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_CLKDIV1_OUTDIV1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV1_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTDIV1 - Clock 1 Output Divider value 0b0000..Divide-by-1. 0b0001..Divide-by-2. 0b0010..Divide-by-3. 0b0011..Divide-by-4. 0b0100..Divide-by-5. 0b0101..Divide-by-6. 0b0110..Divide-by-7. 0b0111..Divide-by-8. 0b1000..Divide-by-9. 0b1001..Divide-by-10. 0b1010..Divide-by-11. 0b1011..Divide-by-12. 0b1100..Divide-by-13. 0b1101..Divide-by-14. 0b1110..Divide-by-15. 0b1111..Divide-by-16. </p>

</div>
</div>
<a id="ga4e380b274f15fdde19e4fbd5c341a728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e380b274f15fdde19e4fbd5c341a728">&#9670;&nbsp;</a></span>SIM_CLKDIV1_OUTDIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_CLKDIV1_OUTDIV4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_CLKDIV1_OUTDIV4_SHIFT)) &amp; SIM_CLKDIV1_OUTDIV4_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OUTDIV4 - Clock 4 Output Divider value 0b000..Divide-by-1. 0b001..Divide-by-2. 0b010..Divide-by-3. 0b011..Divide-by-4. 0b100..Divide-by-5. 0b101..Divide-by-6. 0b110..Divide-by-7. 0b111..Divide-by-8. </p>

</div>
</div>
<a id="ga506deb0bdab5ae7db9285fa7feee762a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506deb0bdab5ae7db9285fa7feee762a">&#9670;&nbsp;</a></span>SIM_COPC_COPCLKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_COPC_COPCLKS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKS_SHIFT)) &amp; SIM_COPC_COPCLKS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COPCLKS - COP Clock Select 0b0..COP configured for short timeout 0b1..COP configured for long timeout </p>

</div>
</div>
<a id="ga655862aa1cad5be40023ae4cefc798fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga655862aa1cad5be40023ae4cefc798fe">&#9670;&nbsp;</a></span>SIM_COPC_COPCLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_COPC_COPCLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPCLKSEL_SHIFT)) &amp; SIM_COPC_COPCLKSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COPCLKSEL - COP Clock Select 0b00..LPO clock (1 kHz) 0b01..MCGIRCLK 0b10..OSCERCLK 0b11..Bus clock </p>

</div>
</div>
<a id="ga304f13cb0a7ea7666e2e1d713cc30482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304f13cb0a7ea7666e2e1d713cc30482">&#9670;&nbsp;</a></span>SIM_COPC_COPDBGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_COPC_COPDBGEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPDBGEN_SHIFT)) &amp; SIM_COPC_COPDBGEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COPDBGEN - COP Debug Enable 0b0..COP is disabled and the counter is reset in Debug mode 0b1..COP is enabled in Debug mode </p>

</div>
</div>
<a id="gade681bda3a2b1ad66d752b04f66f8192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade681bda3a2b1ad66d752b04f66f8192">&#9670;&nbsp;</a></span>SIM_COPC_COPSTPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_COPC_COPSTPEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPSTPEN_SHIFT)) &amp; SIM_COPC_COPSTPEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COPSTPEN - COP Stop Enable 0b0..COP is disabled and the counter is reset in Stop modes 0b1..COP is enabled in Stop modes </p>

</div>
</div>
<a id="ga79aa2a249c90720120834eae00f8bd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79aa2a249c90720120834eae00f8bd27">&#9670;&nbsp;</a></span>SIM_COPC_COPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_COPC_COPT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPT_SHIFT)) &amp; SIM_COPC_COPT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COPT - COP Watchdog Timeout 0b00..COP disabled 0b01..COP timeout after 25 cycles for short timeout or 213 cycles for long timeout 0b10..COP timeout after 28 cycles for short timeout or 216 cycles for long timeout 0b11..COP timeout after 210 cycles for short timeout or 218 cycles for long timeout </p>

</div>
</div>
<a id="ga7c73ff69bdcf80d5b351e696f0352e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c73ff69bdcf80d5b351e696f0352e91">&#9670;&nbsp;</a></span>SIM_COPC_COPW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_COPC_COPW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_COPC_COPW_SHIFT)) &amp; SIM_COPC_COPW_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COPW - COP Windowed Mode 0b0..Normal mode 0b1..Windowed mode </p>

</div>
</div>
<a id="gaa783d3af583f1bcf4cd7805d8fcdf6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa783d3af583f1bcf4cd7805d8fcdf6e5">&#9670;&nbsp;</a></span>SIM_FCFG1_FLASHDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_FCFG1_FLASHDIS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDIS_SHIFT)) &amp; SIM_FCFG1_FLASHDIS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASHDIS - Flash Disable 0b0..Flash is enabled. 0b1..Flash is disabled. </p>

</div>
</div>
<a id="gaa8869a17756fb7c7746ce191f97073ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8869a17756fb7c7746ce191f97073ec">&#9670;&nbsp;</a></span>SIM_FCFG1_FLASHDOZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_FCFG1_FLASHDOZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_FLASHDOZE_SHIFT)) &amp; SIM_FCFG1_FLASHDOZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLASHDOZE - Flash Doze 0b0..Flash remains enabled during Doze mode. 0b1..Flash is disabled for the duration of Doze mode. </p>

</div>
</div>
<a id="ga7527f7f4bdcd4c0b2baf6c99a5b6735a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7527f7f4bdcd4c0b2baf6c99a5b6735a">&#9670;&nbsp;</a></span>SIM_FCFG1_PFSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_FCFG1_PFSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG1_PFSIZE_SHIFT)) &amp; SIM_FCFG1_PFSIZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PFSIZE - Program Flash Size 0b0000..8 KB of program flash memory, 1 KB protection region 0b0001..16 KB of program flash memory, 1 KB protection region 0b0011..32 KB of program flash memory, 1 KB protection region 0b0101..64 KB of program flash memory, 2 KB protection region 0b0111..128 KB of program flash memory, 4 KB protection region 0b1001..256 KB of program flash memory, 8 KB protection region 0b1111..256 KB of program flash memory, 8 KB protection region </p>

</div>
</div>
<a id="gae7829e3338a5d460d360b8ed9e06e1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7829e3338a5d460d360b8ed9e06e1e1">&#9670;&nbsp;</a></span>SIM_FCFG2_MAXADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_FCFG2_MAXADDR0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_FCFG2_MAXADDR0_SHIFT)) &amp; SIM_FCFG2_MAXADDR0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAXADDR0 - Max Address lock </p>

</div>
</div>
<a id="ga5d876e375dcbb96df74e59628815bb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d876e375dcbb96df74e59628815bb76">&#9670;&nbsp;</a></span>SIM_SCGC4_CMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_CMP0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_CMP0_SHIFT)) &amp; SIM_SCGC4_CMP0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CMP0 - Comparator Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga4922352ee7ec444127df95440453118e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4922352ee7ec444127df95440453118e">&#9670;&nbsp;</a></span>SIM_SCGC4_I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_I2C0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C0_SHIFT)) &amp; SIM_SCGC4_I2C0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C0 - I2C0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga8382653e8bd89819cf6b34ead07fff6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8382653e8bd89819cf6b34ead07fff6c">&#9670;&nbsp;</a></span>SIM_SCGC4_I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_I2C1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_I2C1_SHIFT)) &amp; SIM_SCGC4_I2C1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 - I2C1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga1e81c3537d9be82690ed90bdaf511e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e81c3537d9be82690ed90bdaf511e3d">&#9670;&nbsp;</a></span>SIM_SCGC4_SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_SPI0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_SPI0_SHIFT)) &amp; SIM_SCGC4_SPI0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 - SPI0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga8257ee258621155ff2c74323a23bdd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8257ee258621155ff2c74323a23bdd70">&#9670;&nbsp;</a></span>SIM_SCGC4_SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_SPI1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_SPI1_SHIFT)) &amp; SIM_SCGC4_SPI1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI1 - SPI1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga86824f3937c50886253e76d3983a6799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86824f3937c50886253e76d3983a6799">&#9670;&nbsp;</a></span>SIM_SCGC4_UART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_UART2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_UART2_SHIFT)) &amp; SIM_SCGC4_UART2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2 - UART2 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gab81767f7e2f7c78fceef6166c349c141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab81767f7e2f7c78fceef6166c349c141">&#9670;&nbsp;</a></span>SIM_SCGC4_USBFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_USBFS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_USBFS_SHIFT)) &amp; SIM_SCGC4_USBFS_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USBFS - USB Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga3cd47b9a7ec5fab5709df8e8d5929d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cd47b9a7ec5fab5709df8e8d5929d1f">&#9670;&nbsp;</a></span>SIM_SCGC4_VREF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC4_VREF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC4_VREF_SHIFT)) &amp; SIM_SCGC4_VREF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>VREF - VREF Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gac24e790c4b547a00c3706977462d0de9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac24e790c4b547a00c3706977462d0de9">&#9670;&nbsp;</a></span>SIM_SCGC5_FLEXIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_FLEXIO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_FLEXIO_SHIFT)) &amp; SIM_SCGC5_FLEXIO_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXIO - FlexIO Module 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gab1ead6f54c5176113ceb9b609d7287b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1ead6f54c5176113ceb9b609d7287b7">&#9670;&nbsp;</a></span>SIM_SCGC5_LPTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_LPTMR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPTMR_SHIFT)) &amp; SIM_SCGC5_LPTMR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPTMR - Low Power Timer Access Control 0b0..Access disabled 0b1..Access enabled </p>

</div>
</div>
<a id="ga8c7d8011e82538c4e005248fe5de70c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c7d8011e82538c4e005248fe5de70c9">&#9670;&nbsp;</a></span>SIM_SCGC5_LPUART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_LPUART0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPUART0_SHIFT)) &amp; SIM_SCGC5_LPUART0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART0 - LPUART0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gaac64661dc83bf99767e70fa3ee42f21c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac64661dc83bf99767e70fa3ee42f21c">&#9670;&nbsp;</a></span>SIM_SCGC5_LPUART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_LPUART1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_LPUART1_SHIFT)) &amp; SIM_SCGC5_LPUART1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1 - LPUART1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga4f6394bfabad2f1c8669037fd0ea30e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f6394bfabad2f1c8669037fd0ea30e7">&#9670;&nbsp;</a></span>SIM_SCGC5_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_PORTA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTA_SHIFT)) &amp; SIM_SCGC5_PORTA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORTA - Port A Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gaf3bc60a4a7ab6d478a550ccee752f98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3bc60a4a7ab6d478a550ccee752f98d">&#9670;&nbsp;</a></span>SIM_SCGC5_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_PORTB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTB_SHIFT)) &amp; SIM_SCGC5_PORTB_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORTB - Port B Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gac46313896b39db20c797f777ecb4efa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac46313896b39db20c797f777ecb4efa6">&#9670;&nbsp;</a></span>SIM_SCGC5_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_PORTC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTC_SHIFT)) &amp; SIM_SCGC5_PORTC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORTC - Port C Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga2dc18f9c3310f4bc0857d652fc5a0cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc18f9c3310f4bc0857d652fc5a0cfb">&#9670;&nbsp;</a></span>SIM_SCGC5_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_PORTD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTD_SHIFT)) &amp; SIM_SCGC5_PORTD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORTD - Port D Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga5adc5b078baf095ee2f6427a58b05e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5adc5b078baf095ee2f6427a58b05e4d">&#9670;&nbsp;</a></span>SIM_SCGC5_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_PORTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_PORTE_SHIFT)) &amp; SIM_SCGC5_PORTE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORTE - Port E Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gaff29240a2c0b88c0c5cf6e49fdfce43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff29240a2c0b88c0c5cf6e49fdfce43e">&#9670;&nbsp;</a></span>SIM_SCGC5_SLCD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC5_SLCD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC5_SLCD_SHIFT)) &amp; SIM_SCGC5_SLCD_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SLCD - Segment LCD Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga4a3fd4d8007ac2ce1bbb95fa569bcdb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3fd4d8007ac2ce1bbb95fa569bcdb4">&#9670;&nbsp;</a></span>SIM_SCGC6_ADC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_ADC0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_ADC0_SHIFT)) &amp; SIM_SCGC6_ADC0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC0 - ADC0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga8fe68abfa8f4b9852083e040d38c30b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fe68abfa8f4b9852083e040d38c30b0">&#9670;&nbsp;</a></span>SIM_SCGC6_DAC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_DAC0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DAC0_SHIFT)) &amp; SIM_SCGC6_DAC0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DAC0 - DAC0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga9c9ba170477dab6105665d342c48de2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9ba170477dab6105665d342c48de2f">&#9670;&nbsp;</a></span>SIM_SCGC6_DMAMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_DMAMUX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_DMAMUX_SHIFT)) &amp; SIM_SCGC6_DMAMUX_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMAMUX - DMA Mux Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga2c761f5f9e8cfb50bd7cb870945f4fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c761f5f9e8cfb50bd7cb870945f4fd3">&#9670;&nbsp;</a></span>SIM_SCGC6_FTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_FTF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_FTF_SHIFT)) &amp; SIM_SCGC6_FTF_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FTF - Flash Memory Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga16d21af29d691ae7d8b70b5e2d308da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16d21af29d691ae7d8b70b5e2d308da9">&#9670;&nbsp;</a></span>SIM_SCGC6_PIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_PIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_PIT_SHIFT)) &amp; SIM_SCGC6_PIT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIT - PIT Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga990c8f7df22a43224e3e2ca8964e30f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990c8f7df22a43224e3e2ca8964e30f5">&#9670;&nbsp;</a></span>SIM_SCGC6_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_RTC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_RTC_SHIFT)) &amp; SIM_SCGC6_RTC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC - RTC Access Control 0b0..Access and interrupts disabled 0b1..Access and interrupts enabled </p>

</div>
</div>
<a id="gab557b317ab5428206e831b7684c339d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab557b317ab5428206e831b7684c339d0">&#9670;&nbsp;</a></span>SIM_SCGC6_TPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_TPM0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM0_SHIFT)) &amp; SIM_SCGC6_TPM0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM0 - TPM0 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga4b3e49db20b1e3335a180d8cf8886ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b3e49db20b1e3335a180d8cf8886ced">&#9670;&nbsp;</a></span>SIM_SCGC6_TPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_TPM1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM1_SHIFT)) &amp; SIM_SCGC6_TPM1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM1 - TPM1 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="ga3b5f0e0ad9c768646b4dcbc22ceef83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5f0e0ad9c768646b4dcbc22ceef83c">&#9670;&nbsp;</a></span>SIM_SCGC6_TPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC6_TPM2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC6_TPM2_SHIFT)) &amp; SIM_SCGC6_TPM2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM2 - TPM2 Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gab654fa6242c7052090ea5e5aae4e5b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab654fa6242c7052090ea5e5aae4e5b18">&#9670;&nbsp;</a></span>SIM_SCGC7_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SCGC7_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SCGC7_DMA_SHIFT)) &amp; SIM_SCGC7_DMA_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA - DMA Clock Gate Control 0b0..Clock disabled 0b1..Clock enabled </p>

</div>
</div>
<a id="gad745ac0cdf951b6e7a8fd2f3e133d961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad745ac0cdf951b6e7a8fd2f3e133d961">&#9670;&nbsp;</a></span>SIM_SDID_FAMID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SDID_FAMID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_FAMID_SHIFT)) &amp; SIM_SDID_FAMID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FAMID 0b0000..K32L3A 0b0100..K32L2B 0b0010..K32L2A </p>

</div>
</div>
<a id="ga64447ab3209ba3103c4d452b56c405a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64447ab3209ba3103c4d452b56c405a1">&#9670;&nbsp;</a></span>SIM_SDID_PINID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SDID_PINID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_PINID_SHIFT)) &amp; SIM_SDID_PINID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PINID - Pincount Identification 0b0010..32-pin 0b0100..48-pin 0b0101..64-pin 0b1011..Custom pinout (WLCSP) </p>

</div>
</div>
<a id="gac72e070db07acc8b7964eb21ab91272f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac72e070db07acc8b7964eb21ab91272f">&#9670;&nbsp;</a></span>SIM_SDID_REVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SDID_REVID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_REVID_SHIFT)) &amp; SIM_SDID_REVID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>REVID - Device Revision Number </p>

</div>
</div>
<a id="gaef9ed54f0f9c0105ed9e07608e9a5f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef9ed54f0f9c0105ed9e07608e9a5f69">&#9670;&nbsp;</a></span>SIM_SDID_SERIESID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SDID_SERIESID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SERIESID_SHIFT)) &amp; SIM_SDID_SERIESID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SERIESID - Series ID 0b0001..K32 L2 family </p>

</div>
</div>
<a id="ga35d378159b24a0e0cc4ac842e0510ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35d378159b24a0e0cc4ac842e0510ee9">&#9670;&nbsp;</a></span>SIM_SDID_SRAMSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SDID_SRAMSIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SRAMSIZE_SHIFT)) &amp; SIM_SDID_SRAMSIZE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRAMSIZE - System SRAM Size 0b0101..16 KB 0b0110..32 KB </p>

</div>
</div>
<a id="gaba1b690ef87b8401c561fdb1ac2248f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba1b690ef87b8401c561fdb1ac2248f0">&#9670;&nbsp;</a></span>SIM_SDID_SUBFAMID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SDID_SUBFAMID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SDID_SUBFAMID_SHIFT)) &amp; SIM_SDID_SUBFAMID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SUBFAMID - Sub-Family ID 0b0000..Dual core 0b0001..Single core </p>

</div>
</div>
<a id="ga6b22ff4edd2e91d195264946f8cc672b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b22ff4edd2e91d195264946f8cc672b">&#9670;&nbsp;</a></span>SIM_SOPT1_OSC32KOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1_OSC32KOUT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KOUT_SHIFT)) &amp; SIM_SOPT1_OSC32KOUT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSC32KOUT - 32K oscillator clock output 0b00..ERCLK32K is not output. 0b01..ERCLK32K is output on PTE0. 0b10..ERCLK32K is output on PTE26. 0b11..Reserved. </p>

</div>
</div>
<a id="gaf89520e7506a3dec707983ab729aef08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89520e7506a3dec707983ab729aef08">&#9670;&nbsp;</a></span>SIM_SOPT1_OSC32KSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1_OSC32KSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_OSC32KSEL_SHIFT)) &amp; SIM_SOPT1_OSC32KSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>OSC32KSEL - 32K Oscillator Clock Select 0b00..System oscillator (OSC32KCLK) 0b01..Reserved 0b10..RTC_CLKIN 0b11..LPO 1kHz </p>

</div>
</div>
<a id="ga186d507e27612305db92407d2986a194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga186d507e27612305db92407d2986a194">&#9670;&nbsp;</a></span>SIM_SOPT1_USBREGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1_USBREGEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBREGEN_SHIFT)) &amp; SIM_SOPT1_USBREGEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USBREGEN - USB voltage regulator enable 0b0..USB voltage regulator is disabled. 0b1..USB voltage regulator is enabled. </p>

</div>
</div>
<a id="ga06d22c15bc1d9c7845af3457543f6607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06d22c15bc1d9c7845af3457543f6607">&#9670;&nbsp;</a></span>SIM_SOPT1_USBSSTBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1_USBSSTBY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBSSTBY_SHIFT)) &amp; SIM_SOPT1_USBSSTBY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USBSSTBY - USB voltage regulator in standby mode during Stop, VLPS, LLS and VLLS modes. 0b0..USB voltage regulator not in standby during Stop, VLPS, LLS and VLLS modes. 0b1..USB voltage regulator in standby during Stop, VLPS, LLS and VLLS modes. </p>

</div>
</div>
<a id="ga3e1f9ad0a4fe10e7c1ae074ca63a674e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e1f9ad0a4fe10e7c1ae074ca63a674e">&#9670;&nbsp;</a></span>SIM_SOPT1_USBVSTBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1_USBVSTBY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1_USBVSTBY_SHIFT)) &amp; SIM_SOPT1_USBVSTBY_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USBVSTBY - USB voltage regulator in standby mode during VLPR and VLPW modes 0b0..USB voltage regulator not in standby during VLPR and VLPW modes. 0b1..USB voltage regulator in standby during VLPR and VLPW modes. </p>

</div>
</div>
<a id="gab35f1f0507a59aa7b67b63ab7550bbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35f1f0507a59aa7b67b63ab7550bbca">&#9670;&nbsp;</a></span>SIM_SOPT1CFG_URWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1CFG_URWE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_URWE_SHIFT)) &amp; SIM_SOPT1CFG_URWE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>URWE - USB voltage regulator enable write enable 0b0..SOPT1 USBREGEN cannot be written. 0b1..SOPT1 USBREGEN can be written. </p>

</div>
</div>
<a id="ga9df9793edc59c4dbb53f488b149982d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df9793edc59c4dbb53f488b149982d5">&#9670;&nbsp;</a></span>SIM_SOPT1CFG_USSWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1CFG_USSWE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_USSWE_SHIFT)) &amp; SIM_SOPT1CFG_USSWE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USSWE - USB voltage regulator stop standby write enable 0b0..SOPT1 USBSSTB cannot be written. 0b1..SOPT1 USBSSTB can be written. </p>

</div>
</div>
<a id="ga0889129046535e3511d47d7a806b8644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0889129046535e3511d47d7a806b8644">&#9670;&nbsp;</a></span>SIM_SOPT1CFG_UVSWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT1CFG_UVSWE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT1CFG_UVSWE_SHIFT)) &amp; SIM_SOPT1CFG_UVSWE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UVSWE - USB voltage regulator VLP standby write enable 0b0..SOPT1 USBVSTB cannot be written. 0b1..SOPT1 USBVSTB can be written. </p>

</div>
</div>
<a id="ga34712f0ffce6dca092bd902ef7eb783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34712f0ffce6dca092bd902ef7eb783f">&#9670;&nbsp;</a></span>SIM_SOPT2_CLKOUTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT2_CLKOUTSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_CLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_CLKOUTSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CLKOUTSEL - CLKOUT select 0b000..Reserved 0b001..Reserved 0b010..Bus clock 0b011..LPO clock (1 kHz) 0b100..LIRC_CLK 0b101..Reserved 0b110..OSCERCLK 0b111..IRC48M clock (IRC48M clock can be output to PAD only when chip VDD is 2.7-3.6 V) </p>

</div>
</div>
<a id="ga4ab3fc6ac8e503f72388a3044914e04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab3fc6ac8e503f72388a3044914e04e">&#9670;&nbsp;</a></span>SIM_SOPT2_FLEXIOSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT2_FLEXIOSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_FLEXIOSRC_SHIFT)) &amp; SIM_SOPT2_FLEXIOSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLEXIOSRC - FlexIO Module Clock Source Select 0b00..Clock disabled 0b01..IRC48M clock 0b10..OSCERCLK clock 0b11..MCGIRCLK clock </p>

</div>
</div>
<a id="ga3b9c2c824ddbe18c89c4deb47ffb69eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9c2c824ddbe18c89c4deb47ffb69eb">&#9670;&nbsp;</a></span>SIM_SOPT2_LPUART0SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT2_LPUART0SRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_LPUART0SRC_SHIFT)) &amp; SIM_SOPT2_LPUART0SRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART0SRC - LPUART0 Clock Source Select 0b00..Clock disabled 0b01..IRC48M clock 0b10..OSCERCLK clock 0b11..MCGIRCLK clock </p>

</div>
</div>
<a id="ga136752f2fda27098d71211197b85cbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga136752f2fda27098d71211197b85cbda">&#9670;&nbsp;</a></span>SIM_SOPT2_LPUART1SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT2_LPUART1SRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_LPUART1SRC_SHIFT)) &amp; SIM_SOPT2_LPUART1SRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1SRC - LPUART1 Clock Source Select 0b00..Clock disabled 0b01..IRC48M clock 0b10..OSCERCLK clock 0b11..MCGIRCLK clock </p>

</div>
</div>
<a id="gad826a2d088a5cae1628582c992b0349e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad826a2d088a5cae1628582c992b0349e">&#9670;&nbsp;</a></span>SIM_SOPT2_RTCCLKOUTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT2_RTCCLKOUTSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_RTCCLKOUTSEL_SHIFT)) &amp; SIM_SOPT2_RTCCLKOUTSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTCCLKOUTSEL - RTC Clock Out Select 0b0..RTC 1 Hz clock is output on the RTC_CLKOUT pin. 0b1..OSCERCLK clock is output on the RTC_CLKOUT pin. </p>

</div>
</div>
<a id="gae3feae3d7da32c0a46d155fdfdf8d4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3feae3d7da32c0a46d155fdfdf8d4da">&#9670;&nbsp;</a></span>SIM_SOPT2_TPMSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT2_TPMSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_TPMSRC_SHIFT)) &amp; SIM_SOPT2_TPMSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPMSRC - TPM Clock Source Select 0b00..Clock disabled 0b01..IRC48M clock 0b10..OSCERCLK clock 0b11..MCGIRCLK clock </p>

</div>
</div>
<a id="ga78428c831f0263054ac91c55ed89c016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78428c831f0263054ac91c55ed89c016">&#9670;&nbsp;</a></span>SIM_SOPT2_USBSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT2_USBSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT2_USBSRC_SHIFT)) &amp; SIM_SOPT2_USBSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USBSRC - USB clock source select 0b0..External bypass clock (USB_CLKIN). 0b1..IRC48M clock </p>

</div>
</div>
<a id="gafaa026e86fa3a9757bd3fce00954c1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaa026e86fa3a9757bd3fce00954c1bb">&#9670;&nbsp;</a></span>SIM_SOPT4_TPM0CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT4_TPM0CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM0CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM0CLKSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM0CLKSEL - TPM0 External Clock Pin Select 0b0..TPM0 external clock driven by TPM_CLKIN0 pin. 0b1..TPM0 external clock driven by TPM_CLKIN1 pin. </p>

</div>
</div>
<a id="ga5723b75e6315f4f95b6ab3709a851377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5723b75e6315f4f95b6ab3709a851377">&#9670;&nbsp;</a></span>SIM_SOPT4_TPM1CH0SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT4_TPM1CH0SRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM1CH0SRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM1CH0SRC - TPM1 channel 0 input capture source select 0b00..TPM1_CH0 signal 0b01..CMP0 output 0b10..Reserved 0b11..USB start of frame pulse </p>

</div>
</div>
<a id="ga37f37925f9e731d2ef7619ce2b3d3a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f37925f9e731d2ef7619ce2b3d3a75">&#9670;&nbsp;</a></span>SIM_SOPT4_TPM1CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT4_TPM1CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM1CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM1CLKSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM1CLKSEL - TPM1 External Clock Pin Select 0b0..TPM1 external clock driven by TPM_CLKIN0 pin. 0b1..TPM1 external clock driven by TPM_CLKIN1 pin. </p>

</div>
</div>
<a id="ga67e4facef308f4e1a3aaa6f8cc56494a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67e4facef308f4e1a3aaa6f8cc56494a">&#9670;&nbsp;</a></span>SIM_SOPT4_TPM2CH0SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT4_TPM2CH0SRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CH0SRC_SHIFT)) &amp; SIM_SOPT4_TPM2CH0SRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM2CH0SRC - TPM2 Channel 0 Input Capture Source Select 0b0..TPM2_CH0 signal 0b1..CMP0 output </p>

</div>
</div>
<a id="ga2d15c8a25c6561fae46fd998243841f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d15c8a25c6561fae46fd998243841f8">&#9670;&nbsp;</a></span>SIM_SOPT4_TPM2CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT4_TPM2CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT4_TPM2CLKSEL_SHIFT)) &amp; SIM_SOPT4_TPM2CLKSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TPM2CLKSEL - TPM2 External Clock Pin Select 0b0..TPM2 external clock driven by TPM_CLKIN0 pin. 0b1..TPM2 external clock driven by TPM_CLKIN1 pin. </p>

</div>
</div>
<a id="gabfef4d470a15a1a20978af220d3c5b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfef4d470a15a1a20978af220d3c5b58">&#9670;&nbsp;</a></span>SIM_SOPT5_LPUART0ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT5_LPUART0ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0ODE_SHIFT)) &amp; SIM_SOPT5_LPUART0ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART0ODE - LPUART0 Open Drain Enable 0b0..Open drain is disabled on LPUART0. 0b1..Open drain is enabled on LPUART0. </p>

</div>
</div>
<a id="ga35cb2dd7d6581ce558c0acd4a35f99b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35cb2dd7d6581ce558c0acd4a35f99b3">&#9670;&nbsp;</a></span>SIM_SOPT5_LPUART0RXSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT5_LPUART0RXSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0RXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0RXSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART0RXSRC - LPUART0 Receive Data Source Select 0b0..LPUART_RX pin 0b1..CMP0 output </p>

</div>
</div>
<a id="ga9d428a29003502337648f46e6441ee8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d428a29003502337648f46e6441ee8b">&#9670;&nbsp;</a></span>SIM_SOPT5_LPUART0TXSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT5_LPUART0TXSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART0TXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART0TXSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART0TXSRC - LPUART0 Transmit Data Source Select 0b00..LPUART0_TX pin 0b01..LPUART0_TX pin modulated with TPM1 channel 0 output 0b10..LPUART0_TX pin modulated with TPM2 channel 0 output 0b11..Reserved </p>

</div>
</div>
<a id="gad11f49766bf7e9ab4d42ef9edfa59d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad11f49766bf7e9ab4d42ef9edfa59d5a">&#9670;&nbsp;</a></span>SIM_SOPT5_LPUART1ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT5_LPUART1ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1ODE_SHIFT)) &amp; SIM_SOPT5_LPUART1ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1ODE - LPUART1 Open Drain Enable 0b0..Open drain is disabled on LPUART1. 0b1..Open drain is enabled on LPUART1 </p>

</div>
</div>
<a id="ga93af0fe0d78b382084de053afd1f9a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93af0fe0d78b382084de053afd1f9a61">&#9670;&nbsp;</a></span>SIM_SOPT5_LPUART1RXSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT5_LPUART1RXSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1RXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART1RXSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1RXSRC - LPUART1 Receive Data Source Select 0b0..LPUART1_RX pin 0b1..CMP0 output </p>

</div>
</div>
<a id="gadc7c3b7798af8801ca3da3c4b547f7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc7c3b7798af8801ca3da3c4b547f7fa">&#9670;&nbsp;</a></span>SIM_SOPT5_LPUART1TXSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT5_LPUART1TXSRC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_LPUART1TXSRC_SHIFT)) &amp; SIM_SOPT5_LPUART1TXSRC_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPUART1TXSRC - LPUART1 Transmit Data Source Select 0b00..LPUART1_TX pin 0b01..LPUART1_TX pin modulated with TPM1 channel 0 output 0b10..LPUART1_TX pin modulated with TPM2 channel 0 output 0b11..Reserved </p>

</div>
</div>
<a id="gafec28602bcec17cdcacfdbf9a3b1c4b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec28602bcec17cdcacfdbf9a3b1c4b6">&#9670;&nbsp;</a></span>SIM_SOPT5_UART2ODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT5_UART2ODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT5_UART2ODE_SHIFT)) &amp; SIM_SOPT5_UART2ODE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART2ODE - UART2 Open Drain Enable 0b0..Open drain is disabled on UART2 0b1..Open drain is enabled on UART2 </p>

</div>
</div>
<a id="gaa6e4ac1e062d8dbe841774255a1c04e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e4ac1e062d8dbe841774255a1c04e9">&#9670;&nbsp;</a></span>SIM_SOPT7_ADC0ALTTRGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT7_ADC0ALTTRGEN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0ALTTRGEN_SHIFT)) &amp; SIM_SOPT7_ADC0ALTTRGEN_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC0ALTTRGEN - ADC0 Alternate Trigger Enable 0b0..ADC ADHWT trigger comes from TPM1 channel 0 and channel1. Prior to the assertion of TPM1 channel 0, a pre-trigger pulse will be sent to ADHWTSA to initiate an ADC acquisition using ADCx_SC1A configuration and store ADC conversion in ADCx_RA Register. Prior to the assertion of TPM1 channel 1 a pre-trigger pulse will be sent to ADHWTSB to initiate an ADC acquisition using ADCx_SC1Bconfiguration and store ADC conversion in ADCx_RB Register. 0b1..ADC ADHWT trigger comes from a peripheral event selected by ADC0TRGSEL bits.ADC0PRETRGSEL bit will select the optional ADHWTSA or ADHWTSB select lines for choosing the ADCx_SC1x config and ADCx_Rx result regsiter to store the ADC conversion. </p>

</div>
</div>
<a id="ga32aad79c431ab427d548f59637f16e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32aad79c431ab427d548f59637f16e76">&#9670;&nbsp;</a></span>SIM_SOPT7_ADC0PRETRGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT7_ADC0PRETRGSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0PRETRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0PRETRGSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC0PRETRGSEL - ADC0 Pretrigger Select 0b0..Pre-trigger ADHWTSA is selected, thus ADC0 will use ADC0_SC1A configuration for the next ADC conversion and store the result in ADC0_RA register. 0b1..Pre-trigger ADHWTSB is selected, thus ADC0 will use ADC0_SC1B configuration for the next ADC conversion and store the result in ADC0_RB register. </p>

</div>
</div>
<a id="gab4fec73a0cfeecaa863fc29f85326f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4fec73a0cfeecaa863fc29f85326f4a">&#9670;&nbsp;</a></span>SIM_SOPT7_ADC0TRGSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SOPT7_ADC0TRGSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SOPT7_ADC0TRGSEL_SHIFT)) &amp; SIM_SOPT7_ADC0TRGSEL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC0TRGSEL - ADC0 Trigger Select 0b0000..External trigger pin input (EXTRG_IN) 0b0001..CMP0 output 0b0010..Reserved 0b0011..Reserved 0b0100..PIT trigger 0 0b0101..PIT trigger 1 0b0110..Reserved 0b0111..Reserved 0b1000..TPM0 overflow 0b1001..TPM1 overflow 0b1010..TPM2 overflow 0b1011..Reserved 0b1100..RTC alarm 0b1101..RTC seconds 0b1110..LPTMR0 trigger 0b1111..Reserved </p>

</div>
</div>
<a id="gac9faea7e0638433b640106274cf7a9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9faea7e0638433b640106274cf7a9d4">&#9670;&nbsp;</a></span>SIM_SRVCOP_SRVCOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_SRVCOP_SRVCOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_SRVCOP_SRVCOP_SHIFT)) &amp; SIM_SRVCOP_SRVCOP_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SRVCOP - Service COP Register </p>

</div>
</div>
<a id="ga636c37811a4a8c9a57df79fd1790b800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636c37811a4a8c9a57df79fd1790b800">&#9670;&nbsp;</a></span>SIM_UIDL_UID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_UIDL_UID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDL_UID_SHIFT)) &amp; SIM_UIDL_UID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UID - Unique Identification </p>

</div>
</div>
<a id="ga62269c010d4ee5e3036fea63bbe21702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62269c010d4ee5e3036fea63bbe21702">&#9670;&nbsp;</a></span>SIM_UIDMH_UID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_UIDMH_UID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDMH_UID_SHIFT)) &amp; SIM_UIDMH_UID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UID - Unique Identification </p>

</div>
</div>
<a id="ga0eb63e00b9ee42283435043b437b8d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eb63e00b9ee42283435043b437b8d29">&#9670;&nbsp;</a></span>SIM_UIDML_UID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SIM_UIDML_UID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; SIM_UIDML_UID_SHIFT)) &amp; SIM_UIDML_UID_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UID - Unique Identification </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
