

================================================================
== Vitis HLS Report for 'sqrt_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Feb  8 15:34:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       20|       20|        17|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     172|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      42|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     780|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     780|     474|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U354  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U355  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U356  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  42|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_133_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln172_1_fu_199_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln172_fu_166_p2     |         +|   0|  0|  10|           3|           2|
    |tmp_s_fu_182_p4         |         +|   0|  0|   9|           2|           2|
    |icmp_ln169_fu_127_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln172_1_fu_171_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_2_fu_204_p2  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_fu_139_p2    |      icmp|   0|  0|   8|           3|           2|
    |tmp_1_fu_192_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_225_p3         |    select|   0|  0|  32|           1|          32|
    |tmp_7_fu_231_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |tmp_4_fu_215_p4         |       xor|   0|  0|   3|           2|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 172|          29|         118|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_2_fu_52                |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_2_fu_52                          |   3|   0|    3|          0|
    |i_reg_270                          |   3|   0|    3|          0|
    |icmp_ln172_1_reg_302               |   1|   0|    1|          0|
    |icmp_ln172_2_reg_323               |   1|   0|    1|          0|
    |icmp_ln172_reg_281                 |   1|   0|    1|          0|
    |mul_1_i_i_reg_318                  |  32|   0|   32|          0|
    |mul_2_i_i_reg_339                  |  32|   0|   32|          0|
    |mul_i_i_reg_297                    |  32|   0|   32|          0|
    |tmp_1_reg_312                      |  32|   0|   32|          0|
    |tmp_3_reg_333                      |  32|   0|   32|          0|
    |tmp_4_reg_328                      |  32|   0|   32|          0|
    |tmp_6_reg_292                      |  32|   0|   32|          0|
    |tmp_7_reg_344                      |  32|   0|   32|          0|
    |tmp_s_reg_307                      |  32|   0|   32|          0|
    |trunc_ln173_reg_286                |   2|   0|    2|          0|
    |i_reg_270                          |  64|  32|    3|          0|
    |icmp_ln172_1_reg_302               |  64|  32|    1|          0|
    |icmp_ln172_2_reg_323               |  64|  32|    1|          0|
    |icmp_ln172_reg_281                 |  64|  32|    1|          0|
    |tmp_1_reg_312                      |  64|  32|   32|          0|
    |tmp_3_reg_333                      |  64|  32|   32|          0|
    |trunc_ln173_reg_286                |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 780| 224|  404|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_opcode  |  out|    2|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_209_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_222_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_227_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_232_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_opcode  |  out|    2|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_214_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_din0    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_din1    |  out|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_opcode  |  out|    2|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_dout0   |   in|   32|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|grp_fu_218_p_ce      |  out|    1|  ap_ctrl_hs|  sqrt_Pipeline_VITIS_LOOP_169_1|  return value|
|eps_1_1_02_reload    |   in|   32|     ap_none|               eps_1_1_02_reload|        scalar|
|eps_1_2_01_reload    |   in|   32|     ap_none|               eps_1_2_01_reload|        scalar|
|eps_2_1_08_reload    |   in|   32|     ap_none|               eps_2_1_08_reload|        scalar|
|eps_2_2_07_reload    |   in|   32|     ap_none|               eps_2_2_07_reload|        scalar|
|aux_address0         |  out|    3|   ap_memory|                             aux|         array|
|aux_ce0              |  out|    1|   ap_memory|                             aux|         array|
|aux_we0              |  out|    1|   ap_memory|                             aux|         array|
|aux_d0               |  out|   32|   ap_memory|                             aux|         array|
+---------------------+-----+-----+------------+--------------------------------+--------------+

