<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zynq_blk_TDCchannel_1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">clk</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">350000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>TDCchannel</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 24 14:18:18 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:41461f0c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>zynq_blk_TDCchannel_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 24 14:18:18 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:41461f0c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>TDCchannel</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 24 14:18:18 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e95cff5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>zynq_blk_TDCchannel_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 24 14:18:18 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e95cff5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri May 24 14:20:17 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:41461f0c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hit</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DLenable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ValidOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>timestamp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>NTaps</spirit:name>
        <spirit:displayName>Ntaps</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NTaps">192</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/MyPkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/risingEdgeDetector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/delayLine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/adderTreeLegacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/TDCchannel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zynq_blk_TDCchannel_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/MyPkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/risingEdgeDetector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/delayLine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/adderTreeLegacy.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/34d3/TDCchannel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zynq_blk_TDCchannel_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zynq_blk_TDCchannel_1_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zynq_blk_TDCchannel_1_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zynq_blk_TDCchannel_1_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zynq_blk_TDCchannel_1_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zynq_blk_TDCchannel_1_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>TDCchannel_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>NTaps</spirit:name>
      <spirit:displayName>Ntaps</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NTaps">192</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zynq_blk_TDCchannel_1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>TDCchannel_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6b603_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5853dd88_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55269a0e_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2104e675_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b5c501_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cdaa2c_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334bb579_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d08bff9_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e2a06e_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f5d2d0_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3052e3b8_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f254f0a_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3c3a8b_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2bce39_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169bd865_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a73ca6f_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a269e32_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a933c3f_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc9d539_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631645bc_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dac3f1e_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69120e13_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f62ccf_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481f634c_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66727f87_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56715e99_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3998cd0d_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce4d363_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edccc5_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f3e2a2_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59df0c3f_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3480c8b_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634f55f_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df64499_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1631f2c1_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37572054_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103c6d9d_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720d0865_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9d547_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9733959_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c85ba0_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a211224_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc14197_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dccb20e_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24051789_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2737813b_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4537d3ae_ARCHIVE_LOCATION">d:/zynq_tdc/tdc_ip_prj/tdc_ip_prj.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.NTaps" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5feec1e4"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="44e5beb0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c79df1ba"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="599cfaee"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1e8c8eed"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
