<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Thumb1InstrInfo.cpp source code [llvm/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='Thumb1InstrInfo.cpp.html'>Thumb1InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- Thumb1InstrInfo.cpp - Thumb-1 Instruction Information -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Thumb-1 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Thumb1InstrInfo.h.html">"Thumb1InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::<dfn class="decl def" id="_ZN4llvm15Thumb1InstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::Thumb1InstrInfo::Thumb1InstrInfo' data-ref="_ZN4llvm15Thumb1InstrInfoC1ERKNS_12ARMSubtargetE">Thumb1InstrInfo</dfn>(<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::ARMSubtarget &amp;' data-ref="1STI">STI</dfn>)</td></tr>
<tr><th id="23">23</th><td>    : <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo">ARMBaseInstrInfo</a><a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE" title='llvm::ARMBaseInstrInfo::ARMBaseInstrInfo' data-ref="_ZN4llvm16ARMBaseInstrInfoC1ERKNS_12ARMSubtargetE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI">STI</a>), RI() {}</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// Return the noop instruction to use for a noop.</i></td></tr>
<tr><th id="26">26</th><td><em>void</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Thumb1InstrInfo7getNoopERNS_6MCInstE" title='llvm::Thumb1InstrInfo::getNoop' data-ref="_ZNK4llvm15Thumb1InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="2NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="2NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="27">27</th><td>  NopInst.setOpcode(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>);</td></tr>
<tr><th id="28">28</th><td>  NopInst.addOperand(MCOperand::createReg(ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>));</td></tr>
<tr><th id="29">29</th><td>  NopInst.addOperand(MCOperand::createReg(ARM::<span class='error' title="no member named &apos;R8&apos; in namespace &apos;llvm::ARM&apos;">R8</span>));</td></tr>
<tr><th id="30">30</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst">NopInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>));</td></tr>
<tr><th id="31">31</th><td>  <a class="local col2 ref" href="#2NopInst" title='NopInst' data-ref="2NopInst">NopInst</a>.<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<var>0</var>));</td></tr>
<tr><th id="32">32</th><td>}</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>unsigned</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Thumb1InstrInfo18getUnindexedOpcodeEj" title='llvm::Thumb1InstrInfo::getUnindexedOpcode' data-ref="_ZNK4llvm15Thumb1InstrInfo18getUnindexedOpcodeEj">getUnindexedOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Opc" title='Opc' data-type='unsigned int' data-ref="3Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="35">35</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="36">36</th><td>}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><em>void</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Thumb1InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::Thumb1InstrInfo::copyPhysReg' data-ref="_ZNK4llvm15Thumb1InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="4MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="4MBB">MBB</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="5I" title='I' data-type='MachineBasicBlock::iterator' data-ref="5I">I</dfn>,</td></tr>
<tr><th id="40">40</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="6DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="6DL">DL</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7DestReg" title='DestReg' data-type='unsigned int' data-ref="7DestReg">DestReg</dfn>,</td></tr>
<tr><th id="41">41</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="8SrcReg" title='SrcReg' data-type='unsigned int' data-ref="8SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="9KillSrc" title='KillSrc' data-type='bool' data-ref="9KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="42">42</th><td>  <i>// Need to check the arch.</i></td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="10MF">MF</dfn> = *<a class="local col4 ref" href="#4MBB" title='MBB' data-ref="4MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="44">44</th><td>  <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;<dfn class="local col1 decl" id="11st" title='st' data-type='const llvm::ARMSubtarget &amp;' data-ref="11st">st</dfn> = <a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a>&gt;();</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ARM::GPRRegClass.contains(DestReg, SrcReg) &amp;&amp; &quot;Thumb1 can only copy GPR registers&quot;) ? void (0) : __assert_fail (&quot;ARM::GPRRegClass.contains(DestReg, SrcReg) &amp;&amp; \&quot;Thumb1 can only copy GPR registers\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp&quot;, 47, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(ARM::<span class='error' title="no member named &apos;GPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">GPRRegClass</span>.contains(DestReg, SrcReg) &amp;&amp;</td></tr>
<tr><th id="47">47</th><td>         <q>"Thumb1 can only copy GPR registers"</q>);</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <b>if</b> (st.hasV6Ops() || ARM::<span class='error' title="no member named &apos;hGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">hGPRRegClass</span>.contains(SrcReg)</td></tr>
<tr><th id="50">50</th><td>      || !ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>.contains(DestReg))</td></tr>
<tr><th id="51">51</th><td>    BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>), DestReg)</td></tr>
<tr><th id="52">52</th><td>        .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="53">53</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="54">54</th><td>  <b>else</b> {</td></tr>
<tr><th id="55">55</th><td>    <i>// FIXME: Can also use 'mov hi, $src; mov $dst, hi',</i></td></tr>
<tr><th id="56">56</th><td><i>    // with hi as either r10 or r11.</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::ARMBaseRegisterInfo *&apos;"><dfn class="local col2 decl" id="12RegInfo" title='RegInfo' data-type='const llvm::TargetRegisterInfo *' data-ref="12RegInfo">RegInfo</dfn></span> = st.getRegisterInfo();</td></tr>
<tr><th id="59">59</th><td>    <b>if</b> (MBB.computeRegisterLiveness(RegInfo, ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, I)</td></tr>
<tr><th id="60">60</th><td>        == MachineBasicBlock::LQR_Dead) {</td></tr>
<tr><th id="61">61</th><td>      BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;tMOVSr&apos; in namespace &apos;llvm::ARM&apos;">tMOVSr</span>), DestReg)</td></tr>
<tr><th id="62">62</th><td>          .addReg(SrcReg, getKillRegState(KillSrc))</td></tr>
<tr><th id="63">63</th><td>          -&gt;addRegisterDead(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>, RegInfo);</td></tr>
<tr><th id="64">64</th><td>      <b>return</b>;</td></tr>
<tr><th id="65">65</th><td>    }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <i>// 'MOV lo, lo' is unpredictable on &lt; v6, so use the stack to do it</i></td></tr>
<tr><th id="68">68</th><td>    BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>))</td></tr>
<tr><th id="69">69</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="70">70</th><td>        .addReg(SrcReg, getKillRegState(KillSrc));</td></tr>
<tr><th id="71">71</th><td>    BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>))</td></tr>
<tr><th id="72">72</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL))</td></tr>
<tr><th id="73">73</th><td>        .addReg(DestReg, getDefRegState(<b>true</b>));</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td>}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>void</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::</td></tr>
<tr><th id="78">78</th><td><dfn class="decl def" id="_ZNK4llvm15Thumb1InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist15041848" title='llvm::Thumb1InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm15Thumb1InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegist15041848">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="13MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="13MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="14I" title='I' data-type='MachineBasicBlock::iterator' data-ref="14I">I</dfn>,</td></tr>
<tr><th id="79">79</th><td>                    <em>unsigned</em> <dfn class="local col5 decl" id="15SrcReg" title='SrcReg' data-type='unsigned int' data-ref="15SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16isKill" title='isKill' data-type='bool' data-ref="16isKill">isKill</dfn>, <em>int</em> <dfn class="local col7 decl" id="17FI" title='FI' data-type='int' data-ref="17FI">FI</dfn>,</td></tr>
<tr><th id="80">80</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="18RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="18RC">RC</dfn>,</td></tr>
<tr><th id="81">81</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="19TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="19TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="82">82</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((RC == &amp;ARM::tGPRRegClass || (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp; isARMLowRegister(SrcReg))) &amp;&amp; &quot;Unknown regclass!&quot;) ? void (0) : __assert_fail (&quot;(RC == &amp;ARM::tGPRRegClass || (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp; isARMLowRegister(SrcReg))) &amp;&amp; \&quot;Unknown regclass!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp&quot;, 84, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((RC == &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span> ||</td></tr>
<tr><th id="83">83</th><td>          (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp;</td></tr>
<tr><th id="84">84</th><td>           isARMLowRegister(SrcReg))) &amp;&amp; <q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <b>if</b> (RC == &amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span> ||</td></tr>
<tr><th id="87">87</th><td>      (TargetRegisterInfo::isPhysicalRegister(SrcReg) &amp;&amp;</td></tr>
<tr><th id="88">88</th><td>       isARMLowRegister(SrcReg))) {</td></tr>
<tr><th id="89">89</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col0 decl" id="20DL" title='DL' data-type='llvm::DebugLoc' data-ref="20DL">DL</dfn>;</td></tr>
<tr><th id="90">90</th><td>    <b>if</b> (<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#13MBB" title='MBB' data-ref="13MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col0 ref" href="#20DL" title='DL' data-ref="20DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="21MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="21MF">MF</dfn> = *<a class="local col3 ref" href="#13MBB" title='MBB' data-ref="13MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="93">93</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="22MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="22MFI">MFI</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="94">94</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="23MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="23MMO">MMO</dfn> = <a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="95">95</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col1 ref" href="#21MF" title='MF' data-ref="21MF">MF</a></span>, <a class="local col7 ref" href="#17FI" title='FI' data-ref="17FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOStore" title='llvm::MachineMemOperand::Flags::MOStore' data-ref="llvm::MachineMemOperand::Flags::MOStore">MOStore</a>,</td></tr>
<tr><th id="96">96</th><td>        <a class="local col2 ref" href="#22MFI" title='MFI' data-ref="22MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col7 ref" href="#17FI" title='FI' data-ref="17FI">FI</a>), <a class="local col2 ref" href="#22MFI" title='MFI' data-ref="22MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col7 ref" href="#17FI" title='FI' data-ref="17FI">FI</a>));</td></tr>
<tr><th id="97">97</th><td>    BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>))</td></tr>
<tr><th id="98">98</th><td>        .addReg(SrcReg, getKillRegState(isKill))</td></tr>
<tr><th id="99">99</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="100">100</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="101">101</th><td>        .addMemOperand(MMO)</td></tr>
<tr><th id="102">102</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="103">103</th><td>  }</td></tr>
<tr><th id="104">104</th><td>}</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>void</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::</td></tr>
<tr><th id="107">107</th><td><dfn class="decl def" id="_ZNK4llvm15Thumb1InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist13166098" title='llvm::Thumb1InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm15Thumb1InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegist13166098">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="24MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="25I" title='I' data-type='MachineBasicBlock::iterator' data-ref="25I">I</dfn>,</td></tr>
<tr><th id="108">108</th><td>                     <em>unsigned</em> <dfn class="local col6 decl" id="26DestReg" title='DestReg' data-type='unsigned int' data-ref="26DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col7 decl" id="27FI" title='FI' data-type='int' data-ref="27FI">FI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="28RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="28RC">RC</dfn>,</td></tr>
<tr><th id="110">110</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="29TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="29TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="111">111</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((RC-&gt;hasSuperClassEq(&amp;ARM::tGPRRegClass) || (TargetRegisterInfo::isPhysicalRegister(DestReg) &amp;&amp; isARMLowRegister(DestReg))) &amp;&amp; &quot;Unknown regclass!&quot;) ? void (0) : __assert_fail (&quot;(RC-&gt;hasSuperClassEq(&amp;ARM::tGPRRegClass) || (TargetRegisterInfo::isPhysicalRegister(DestReg) &amp;&amp; isARMLowRegister(DestReg))) &amp;&amp; \&quot;Unknown regclass!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb1InstrInfo.cpp&quot;, 113, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((RC-&gt;hasSuperClassEq(&amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>) ||</td></tr>
<tr><th id="112">112</th><td>          (TargetRegisterInfo::isPhysicalRegister(DestReg) &amp;&amp;</td></tr>
<tr><th id="113">113</th><td>           isARMLowRegister(DestReg))) &amp;&amp; <q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <b>if</b> (RC-&gt;hasSuperClassEq(&amp;ARM::<span class='error' title="no member named &apos;tGPRRegClass&apos; in namespace &apos;llvm::ARM&apos;">tGPRRegClass</span>) ||</td></tr>
<tr><th id="116">116</th><td>      (TargetRegisterInfo::isPhysicalRegister(DestReg) &amp;&amp;</td></tr>
<tr><th id="117">117</th><td>       isARMLowRegister(DestReg))) {</td></tr>
<tr><th id="118">118</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col0 decl" id="30DL" title='DL' data-type='llvm::DebugLoc' data-ref="30DL">DL</dfn>;</td></tr>
<tr><th id="119">119</th><td>    <b>if</b> (<a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col0 ref" href="#30DL" title='DL' data-ref="30DL">DL</a> <a class="ref" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col5 ref" href="#25I" title='I' data-ref="25I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="31MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="31MF">MF</dfn> = *<a class="local col4 ref" href="#24MBB" title='MBB' data-ref="24MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="122">122</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col2 decl" id="32MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="32MFI">MFI</dfn> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="123">123</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col3 decl" id="33MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="33MMO">MMO</dfn> = <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmjRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESA_">getMachineMemOperand</a>(</td></tr>
<tr><th id="124">124</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo">MachinePointerInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a></span>, <a class="local col7 ref" href="#27FI" title='FI' data-ref="27FI">FI</a>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOLoad" title='llvm::MachineMemOperand::Flags::MOLoad' data-ref="llvm::MachineMemOperand::Flags::MOLoad">MOLoad</a>,</td></tr>
<tr><th id="125">125</th><td>        <a class="local col2 ref" href="#32MFI" title='MFI' data-ref="32MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col7 ref" href="#27FI" title='FI' data-ref="27FI">FI</a>), <a class="local col2 ref" href="#32MFI" title='MFI' data-ref="32MFI">MFI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi" title='llvm::MachineFrameInfo::getObjectAlignment' data-ref="_ZNK4llvm16MachineFrameInfo18getObjectAlignmentEi">getObjectAlignment</a>(<a class="local col7 ref" href="#27FI" title='FI' data-ref="27FI">FI</a>));</td></tr>
<tr><th id="126">126</th><td>    BuildMI(MBB, I, DL, get(ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>), DestReg)</td></tr>
<tr><th id="127">127</th><td>        .addFrameIndex(FI)</td></tr>
<tr><th id="128">128</th><td>        .addImm(<var>0</var>)</td></tr>
<tr><th id="129">129</th><td>        .addMemOperand(MMO)</td></tr>
<tr><th id="130">130</th><td>        .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td>}</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><em>void</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::<dfn class="virtual decl def" id="_ZNK4llvm15Thumb1InstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::Thumb1InstrInfo::expandLoadStackGuard' data-ref="_ZNK4llvm15Thumb1InstrInfo20expandLoadStackGuardENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">expandLoadStackGuard</dfn>(</td></tr>
<tr><th id="135">135</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="34MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="34MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="35MF">MF</dfn> = *<a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="local col6 decl" id="36TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="36TM">TM</dfn> = <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>();</td></tr>
<tr><th id="138">138</th><td>  <b>if</b> (TM.isPositionIndependent())</td></tr>
<tr><th id="139">139</th><td>    expandLoadStackGuardBase(MI, ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_pcrel&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_pcrel</span>, ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>);</td></tr>
<tr><th id="140">140</th><td>  <b>else</b></td></tr>
<tr><th id="141">141</th><td>    expandLoadStackGuardBase(MI, ARM::<span class='error' title="no member named &apos;tLDRLIT_ga_abs&apos; in namespace &apos;llvm::ARM&apos;">tLDRLIT_ga_abs</span>, ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>);</td></tr>
<tr><th id="142">142</th><td>}</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>bool</em> <a class="type" href="Thumb1InstrInfo.h.html#llvm::Thumb1InstrInfo" title='llvm::Thumb1InstrInfo' data-ref="llvm::Thumb1InstrInfo">Thumb1InstrInfo</a>::<dfn class="decl def" id="_ZNK4llvm15Thumb1InstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE" title='llvm::Thumb1InstrInfo::canCopyGluedNodeDuringSchedule' data-ref="_ZNK4llvm15Thumb1InstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE">canCopyGluedNodeDuringSchedule</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="37N" title='N' data-type='llvm::SDNode *' data-ref="37N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="145">145</th><td>  <i>// In Thumb1 the scheduler may need to schedule a cross-copy between GPRS and CPSR</i></td></tr>
<tr><th id="146">146</th><td><i>  // but this is not always possible there, so allow the Scheduler to clone tADCS and tSBCS</i></td></tr>
<tr><th id="147">147</th><td><i>  // even if they have glue.</i></td></tr>
<tr><th id="148">148</th><td><i>  // FIXME. Actually implement the cross-copy where it is possible (post v6)</i></td></tr>
<tr><th id="149">149</th><td><i>  // because these copies entail more spilling.</i></td></tr>
<tr><th id="150">150</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="38Opcode" title='Opcode' data-type='unsigned int' data-ref="38Opcode">Opcode</dfn> = <a class="local col7 ref" href="#37N" title='N' data-ref="37N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="151">151</th><td>  <b>if</b> (Opcode == ARM::<span class='error' title="no member named &apos;tADCS&apos; in namespace &apos;llvm::ARM&apos;">tADCS</span> || Opcode == ARM::<span class='error' title="no member named &apos;tSBCS&apos; in namespace &apos;llvm::ARM&apos;">tSBCS</span>)</td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="155">155</th><td>}</td></tr>
<tr><th id="156">156</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
