###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-17.ucsd.edu)
#  Generated on:      Sat Mar 22 01:55:57 2025
#  Design:            core
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[132]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[132] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.097
= Slack Time                   -1.297
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.476
     = Beginpoint Arrival Time       1.476
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.476 |    0.179 | 
     | psum_mem_instance | CLK ^ -> Q[132] ^ | sram_w16_160 | 0.620 |   2.096 |    0.799 | 
     |                   | out[132] ^        |              | 0.001 |   2.097 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[149]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[149] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.081
= Slack Time                   -1.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.476
     = Beginpoint Arrival Time       1.476
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.476 |    0.195 | 
     | psum_mem_instance | CLK ^ -> Q[149] ^ | sram_w16_160 | 0.604 |   2.080 |    0.799 | 
     |                   | out[149] ^        |              | 0.001 |   2.081 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[138]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[138] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.063
= Slack Time                   -1.263
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.476
     = Beginpoint Arrival Time       1.476
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.476 |    0.213 | 
     | psum_mem_instance | CLK ^ -> Q[138] ^ | sram_w16_160 | 0.586 |   2.062 |    0.799 | 
     |                   | out[138] ^        |              | 0.001 |   2.063 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[154]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[154] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.951
= Slack Time                   -1.151
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.476
     = Beginpoint Arrival Time       1.476
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.476 |    0.325 | 
     | psum_mem_instance | CLK ^ -> Q[154] ^ | sram_w16_160 | 0.474 |   1.950 |    0.799 | 
     |                   | out[154] ^        |              | 0.001 |   1.951 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[153]                 (^) checked with  leading edge of 'clk'
Beginpoint: psum_mem_instance/Q[153] (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.918
= Slack Time                   -1.118
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.476
     = Beginpoint Arrival Time       1.476
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |        Arc        |     Cell     | Delay | Arrival | Required | 
     |                   |                   |              |       |  Time   |   Time   | 
     |-------------------+-------------------+--------------+-------+---------+----------| 
     | psum_mem_instance | CLK ^             |              |       |   1.476 |    0.358 | 
     | psum_mem_instance | CLK ^ -> Q[153] ^ | sram_w16_160 | 0.441 |   1.917 |    0.799 | 
     |                   | out[153] ^        |              | 0.001 |   1.918 |    0.800 | 
     +-----------------------------------------------------------------------------------+ 

