$date
	Wed Sep 20 13:56:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " in $end
$var reg 2 # sel [1:0] $end
$scope module uut $end
$var wire 1 " in $end
$var wire 2 $ sel [1:0] $end
$var reg 4 % out [3:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
bx &
bx %
bx $
bx #
x"
bx !
$end
#5
b0 !
b0 %
b100 &
b1 '
b0 #
b0 $
0"
#10
bx01 !
bx01 %
b100 &
b10 '
b1 #
b1 $
1"
#15
bx10 !
bx10 %
b100 &
b11 '
b10 #
b10 $
#20
bx11 !
bx11 %
b100 &
b100 '
b11 #
b11 $
#30
