m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.3 2021.07, Jul 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/simulation
Ealignment_fifo
Z1 w1703237729
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 9435
Z5 dC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/simulation
Z6 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd
Z7 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd
l0
L6 1
VBz5jeL=Z5afhM<JFPDaP?2
!s100 zZm94e3e>]@kGWCm_d7fD3
Z8 OW;C;2021.3;73
33
Z9 !s110 1704398926
!i10b 1
Z10 !s108 1704398926.000000
Z11 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd|
Z12 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Alignment_Fifo.vhd|
!i113 1
Z13 o-2008 -explicit -work presynth -O0
Z14 tCvgOpt 0
Artl
R2
R3
R4
DEx4 work 14 alignment_fifo 0 22 Bz5jeL=Z5afhM<JFPDaP?2
!i122 9435
l118
L50 335
V=V<NC9:>B4Zj<1T=oQ<<j1
!s100 3]Z:XzkZSI=iiT_9F<G2L3
R8
33
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ealignmentlane_fifo
Z15 w1708802280
R2
R3
R4
!i122 11285
R5
Z16 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd
Z17 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd
l0
L6 1
V?nGBKKGOoES?`K<o@G[_11
!s100 ;e@>]n:=EEVz>l00d2omI0
R8
33
Z18 !s110 1709027688
!i10b 1
Z19 !s108 1709027687.000000
Z20 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd|
Z21 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/AlignmentLane_Fifo.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 18 alignmentlane_fifo 0 22 ?nGBKKGOoES?`K<o@G[_11
!i122 11285
l116
L48 336
V^A^0XzF2b[T?eY>_7iYP03
!s100 K6FQ^^bB^`nR:_7FGbE^U1
R8
33
R18
!i10b 1
R19
R20
R21
!i113 1
R13
R14
Pcmd_table
R3
R4
!i122 11294
w1708803647
R5
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd
l0
L4 1
V27[kGI4hLR7H`7]RjYGCH0
!s100 IG;HX^B=9;Gm]QHeI]:Ym3
R8
33
!s110 1709027697
!i10b 1
!s108 1709027696.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table.vhd|
!i113 1
R13
R14
Pcmd_table_trigger
R3
R4
!i122 11295
w1690484914
R5
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd
l0
L4 1
V;o`e>PSi@K9:zi9BTFJAZ1
!s100 6EN8XCh0Fi03HZg6:0ze00
R8
33
!s110 1709027698
!i10b 1
!s108 1709027697.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/cmd_table_trigger.vhd|
!i113 1
R13
R14
Ecommunication_builder
Z22 w1708072687
Z23 DPx4 work 9 cmd_table 0 22 hOo[O[7dE^4N0ZmkJIMCN1
R2
R3
R4
!i122 11069
R5
Z24 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
Z25 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd
l0
L8 1
VHIh1S8:4OI8=KPCVJ:U?@0
!s100 RE_7k@kF:@biS4nT9MSD@0
R8
33
Z26 !s110 1708072765
!i10b 1
Z27 !s108 1708072765.000000
Z28 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
Z29 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_Builder.vhd|
!i113 1
R13
R14
Artl
R23
R2
R3
R4
DEx4 work 21 communication_builder 0 22 HIh1S8:4OI8=KPCVJ:U?@0
!i122 11069
l142
L42 941
VW0HKVDD_C48o<`AU^nQ;I2
!s100 BU^<U@g98Af6UUS:W]B4A2
R8
33
R26
!i10b 1
R27
R28
R29
!i113 1
R13
R14
Ecommunication_tx_arbiter2
Z30 w1695189206
R2
R3
R4
!i122 11109
R5
Z31 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
Z32 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd
l0
L6 1
V9I]D;[n8kAMQRgibiB?GH3
!s100 H7gMYmGnf5;coW`=FEO8<1
R8
33
Z33 !s110 1708522161
!i10b 1
Z34 !s108 1708522160.000000
Z35 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
Z36 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Communication_TX_Arbiter2.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 communication_tx_arbiter2 0 22 9I]D;[n8kAMQRgibiB?GH3
!i122 11109
l37
L31 150
V9NZc6U`ZRGA`O`MafmB4`1
!s100 E_76^EN[k52a6LI6KA>DE2
R8
33
R33
!i10b 1
R34
R35
R36
!i113 1
R13
R14
vCOREFIFO_C0
Z37 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z38 !s110 1675888287
!i10b 1
!s100 k:b2nj`n;E81CbXPjlTU;3
I@]@ZNDX;MKRziMo5o7aGW2
S1
R0
Z39 w1675878073
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v
!i122 121
Z40 L0 49 129
Z41 VDg1SIo80bB@j0V0VzS_@n1
Z42 OW;L;2021.3;73
r1
!s85 0
31
Z43 !s108 1675888287.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v|
!s101 -O0
!i113 1
Z44 o-sv -work presynth -O0
R14
n@c@o@r@e@f@i@f@o_@c0
vCOREFIFO_C0_COREFIFO_C0_0_COREFIFO
R37
R38
!i10b 1
!s100 >T>Zz]IeA3KaVbNQzPa>V3
I_h@7gaMC?U<J7dJBW^ii:1
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v
!i122 120
Z45 L0 29 1457
R41
R42
r1
!s85 0
31
R43
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_async
R37
R38
!i10b 1
!s100 dSlzkJD?n5SAOVg0iOmAe2
Iimi9in_H;G>Q`ok_A=LAL3
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v
!i122 114
Z46 L0 28 1306
R41
R42
r1
!s85 0
31
R43
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_async
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_fwft
R37
R38
!i10b 1
!s100 n3BT:DC6a:j2giV==^Tab1
IIf^0TWjgW3XE=]86W;FRC3
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v
!i122 116
Z47 L0 28 348
R41
R42
r1
!s85 0
31
R43
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_fwft
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv
R37
R38
!i10b 1
!s100 3h]fiz91chdJSWFl[URTH3
I<ZM14Yke>1Gm:@C6H[@143
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 113
Z48 L0 29 51
R41
R42
r1
!s85 0
31
Z49 !s108 1675888286.000000
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_gray@to@bin@conv
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync
R37
!s110 1675888286
!i10b 1
!s100 8bKVcX4X>F`CMaL1hdUIT0
Ig^gh4Gcz0f?``;[=597Kk1
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 112
Z50 L0 29 69
R41
R42
r1
!s85 0
31
R49
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_@nstages@sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync
R37
R38
!i10b 1
!s100 iJaR4m8VZZ]dCWNR4FVO@3
IMI981D^0mI^7zZWhTaJei3
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v
!i122 115
Z51 L0 28 837
R41
R42
r1
!s85 0
31
R43
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync
vCOREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr
R37
R38
!i10b 1
!s100 l^Jz]Jimj[:mTPJmT?jeO2
IO`:VPC<=M8XTj]gLFo44H0
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 117
Z52 L0 28 633
R41
R42
r1
!s85 0
31
R43
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_corefifo_sync_scntr
vCOREFIFO_C0_COREFIFO_C0_0_LSRAM_top
R37
R38
!i10b 1
!s100 fYJ`VWEoeZ[PihLU0S[J91
IZ<iO=QmMY=lAZoGE>l<4g2
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v
!i122 118
Z53 L0 5 83
R41
R42
r1
!s85 0
31
R43
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_@l@s@r@a@m_top
vCOREFIFO_C0_COREFIFO_C0_0_ram_wrapper
R37
R38
!i10b 1
!s100 aSV6J_bYK7o4Y`6f>EI^:3
I0;Qz5WfzlN[Kjl7A?83Y`1
S1
R0
R39
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v
!i122 119
Z54 L0 4 61
R41
R42
r1
!s85 0
31
R43
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c0_@c@o@r@e@f@i@f@o_@c0_0_ram_wrapper
vCOREFIFO_C10
R37
R26
!i10b 1
!s100 i8;ojH;MeWAbcC=g7DU;z3
Io<MS?m>eQ0g=0;43ifbR92
S1
R5
Z55 w1707917262
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v
!i122 11068
Z56 L0 49 141
R41
R42
r1
!s85 0
31
R27
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10
vCOREFIFO_C10_COREFIFO_C10_0_COREFIFO
R37
R26
!i10b 1
!s100 `blRZM@2`:JMCY=R1UN5E1
IEP?]CFYMoNNlLVZM6?I9[3
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v
!i122 11067
R45
R41
R42
r1
!s85 0
31
!s108 1708072764.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_async
R37
Z57 !s110 1708522175
!i10b 1
!s100 F2EmFMR@e?mDQE@FHFJQg3
IEf99IPB^7aGla6WJ1n=^B1
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v
!i122 11117
R46
R41
R42
r1
!s85 0
31
!s108 1708522174.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_async
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_fwft
R37
!s110 1708522168
!i10b 1
!s100 5:HA:TZ9YUIGBleZB=CQ`3
IIZSA4FcIDgBMGdJK[fXa]2
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v
!i122 11112
R47
R41
R42
r1
!s85 0
31
!s108 1708522166.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_fwft
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv
R37
!s110 1708522174
!i10b 1
!s100 V9Hc1_;2LWSGcYFcB:V780
I^hX61T@3fgcb7@b_P>gci2
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 11116
R48
R41
R42
r1
!s85 0
31
!s108 1708522173.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_gray@to@bin@conv
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync
R37
!s110 1708522172
!i10b 1
!s100 <;24lDn:Y2kzhL9>CbhW03
IJIm>5Y4a@CLCMGb5<_9=21
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 11115
R50
R41
R42
r1
!s85 0
31
!s108 1708522171.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_@nstages@sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync
R37
!s110 1708522171
!i10b 1
!s100 dWS3O6]NTJhc<ZAUCEK8V0
IBR>2>BilhO2O>g7g@hjfA0
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v
!i122 11114
R51
R41
R42
r1
!s85 0
31
!s108 1708522170.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync
vCOREFIFO_C10_COREFIFO_C10_0_corefifo_sync_scntr
R37
!s110 1708522170
!i10b 1
!s100 >^T<cC_g:GiQiOeYfjB7`3
IG?mXY9W?l7j56kmKSdCaD0
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 11113
R52
R41
R42
r1
!s85 0
31
!s108 1708522168.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_corefifo_sync_scntr
vCOREFIFO_C10_COREFIFO_C10_0_LSRAM_top
R37
R57
!i10b 1
!s100 2GO7T5CGigOUnTWa645o[2
IhH89<P9_d=o7:7`gPn]9n3
S1
R5
R55
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v
!i122 11118
R53
R41
R42
r1
!s85 0
31
!s108 1708522175.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_@l@s@r@a@m_top
vCOREFIFO_C10_COREFIFO_C10_0_ram_wrapper
R37
!s110 1708522177
!i10b 1
!s100 4gIe:z[n`g3mXABh4zaFm2
Ih:E21z:li7L7B=^1_o<;73
S1
R5
w1707917261
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v
!i122 11119
Z58 L0 4 62
R41
R42
r1
!s85 0
31
!s108 1708522176.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C10/COREFIFO_C10_0/rtl/vlog/core/COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c10_@c@o@r@e@f@i@f@o_@c10_0_ram_wrapper
vCOREFIFO_C11
R37
Z59 !s110 1694693667
!i10b 1
!s100 R@5Fi6^LMIjcUio51=ORH2
I3Un]7?UAoGDzQ<3mKcVgH3
S1
R5
Z60 w1692603264
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v
!i122 7526
R40
R41
R42
r1
!s85 0
31
Z61 !s108 1694693667.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11
vCOREFIFO_C11_COREFIFO_C11_0_COREFIFO
R37
R59
!i10b 1
!s100 ;alzkL_Hlf8gCJQhEC3W<1
I`S3En:3z_W=_]^I;=SF0z3
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v
!i122 7525
R45
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_async
R37
R59
!i10b 1
!s100 j1EWkn7nn8Q@GiGlT3W4H2
IBZ:]d8zjiPMgUF_ngIPaF3
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v
!i122 7519
R46
R41
R42
r1
!s85 0
31
Z62 !s108 1694693666.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_async
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_fwft
R37
R59
!i10b 1
!s100 fDUO=oAa3Bbi3z4ZAIQ7U0
I1UN7HILlG]6R_7BY^AK?F2
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v
!i122 7521
R47
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_fwft
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_grayToBinConv
R37
Z63 !s110 1694693666
!i10b 1
!s100 Zj]]7@^GMnj2WQWk@WJRS3
IOfZPPi<<C?;a06c<JI7nU0
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7518
R48
R41
R42
r1
!s85 0
31
R62
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_gray@to@bin@conv
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_NstagesSync
R37
R63
!i10b 1
!s100 C56bR?IIzQ>1KWC6[1W8N2
IlNZNYCb0]33jnogmRncXL1
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7517
R50
R41
R42
r1
!s85 0
31
R62
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_@nstages@sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync
R37
R59
!i10b 1
!s100 R^6bUOG]f<c46NKfKn`NE3
IPJ9cj[1TU>QT_=60nJSD13
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v
!i122 7520
R51
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync
vCOREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr
R37
R59
!i10b 1
!s100 :UT]K5K?EN8V=k16JiHCK3
I0XVz]Ei4mh?;5CeGgP=zR3
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7522
R52
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_corefifo_sync_scntr
vCOREFIFO_C11_COREFIFO_C11_0_LSRAM_top
R37
R59
!i10b 1
!s100 _EPe^2]Je8=`Tn:7J<XGU0
IS`a`Sz>2CnOH=Pf_l:ee40
S1
R5
R60
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v
!i122 7523
R53
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_@l@s@r@a@m_top
vCOREFIFO_C11_COREFIFO_C11_0_ram_wrapper
R37
R59
!i10b 1
!s100 JzP;67zNdONJZUH_I@4zJ2
IfiWYVEcN:3?]]Kd`188Z>3
S1
R5
w1692603263
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v
!i122 7524
R54
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C11/COREFIFO_C11_0/rtl/vlog/core/COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c11_@c@o@r@e@f@i@f@o_@c11_0_ram_wrapper
vCOREFIFO_C12
R37
!s110 1709027655
!i10b 1
!s100 6K0i>AWH;Ua40dhckA;DF1
I<1N3bB?hjYUh^3GUm?VUI3
S1
R5
w1707505367
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v
!i122 11253
Z64 L0 49 135
R41
R42
r1
!s85 0
31
!s108 1709027654.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12.v|
!s101 -O0
!i113 1
R44
Z65 !s92 +incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core -sv -work presynth -O0
R14
n@c@o@r@e@f@i@f@o_@c12
vCOREFIFO_C12_COREFIFO_C12_0_COREFIFO
R37
!s110 1709027654
!i10b 1
!s100 2Dk7bPo5m<dJSe<PUlO482
I5FZQIY1]3TD00bZPIYF0e2
S1
R5
Z66 w1707505366
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v
!i122 11252
R45
R41
R42
r1
!s85 0
31
!s108 1709027653.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_async
R37
Z67 !s110 1709027650
!i10b 1
!s100 <JSLZCA;X]i1njfFMEGOb2
IPZ@bP:7CeW?lSe^hb^J3S1
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v
!i122 11248
R46
R41
R42
r1
!s85 0
31
!s108 1709027649.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_async
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_fwft
R37
R67
!i10b 1
!s100 XZR_GmJk=bM^eQDfQWHdK1
IM1;h2dD<<[c5Z22`G=f[l2
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v
!i122 11249
R47
R41
R42
r1
!s85 0
31
!s108 1709027650.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_fwft
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_grayToBinConv
R37
!s110 1709027649
!i10b 1
!s100 I;WjUd<ZL]ISoL35K6Kdi0
InBBl9i2QiD8kGChGYO:Ye1
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 11247
R48
R41
R42
r1
!s85 0
31
!s108 1709027648.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_gray@to@bin@conv
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_NstagesSync
R37
!s110 1709027648
!i10b 1
!s100 0:HZn35UYV@J`EU9<OL]C2
I6LY816O[MY6PdUE5M:J7X0
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 11246
R50
R41
R42
r1
!s85 0
31
!s108 1709027647.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_@nstages@sync
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_sync
R37
!s110 1709027647
!i10b 1
!s100 GTX:Dfc:QZC]TmTA84=IK1
I0PPA;mokL`Unldg@SdH^b2
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v
!i122 11245
R51
R41
R42
r1
!s85 0
31
!s108 1709027646.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_sync
vCOREFIFO_C12_COREFIFO_C12_0_corefifo_sync_scntr
R37
!s110 1709027646
!i10b 1
!s100 6VO:3i5z>:1We2]PRZWDe3
IS24R=R9A3Dcb^Q;KKke5[2
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 11244
R52
R41
R42
r1
!s85 0
31
!s108 1709027645.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_corefifo_sync_scntr
vCOREFIFO_C12_COREFIFO_C12_0_LSRAM_top
R37
!s110 1709027651
!i10b 1
!s100 CdGP3nj>P`?88jnBTmOZ^0
IX]@4nXj?]RIHA26QUU^eh1
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v
!i122 11250
L0 5 90
R41
R42
r1
!s85 0
31
!s108 1709027651.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_@l@s@r@a@m_top
vCOREFIFO_C12_COREFIFO_C12_0_ram_wrapper
R37
!s110 1709027653
!i10b 1
!s100 FW2LL11K151JU`B=M5lFz1
I:7NC6MFNcmhSh:XNHTfbH0
S1
R5
R66
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v
!i122 11251
R58
R41
R42
r1
!s85 0
31
!s108 1709027652.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C12/COREFIFO_C12_0/rtl/vlog/core/COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c12_@c@o@r@e@f@i@f@o_@c12_0_ram_wrapper
vCOREFIFO_C13
R37
!s110 1709027665
!i10b 1
!s100 >`onbb0JhPfjXYVXbBh0Y1
IlGhNCC6K0Y85J2IEk4H[53
S1
R5
Z68 w1707505413
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v
!i122 11263
R64
R41
R42
r1
!s85 0
31
!s108 1709027665.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13
vCOREFIFO_C13_COREFIFO_C13_0_COREFIFO
R37
!s110 1709027664
!i10b 1
!s100 j`=6Y6ZTZaLI16Pb84z4;0
InLoB4kU4WUQ_DTAGj`_j81
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v
!i122 11262
R45
R41
R42
r1
!s85 0
31
!s108 1709027664.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_async
R37
!s110 1709027660
!i10b 1
!s100 ClIEG8;:zj>eB1ZONfd<Q3
Il`4UWlPA<aYaa?7_QkLHk0
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v
!i122 11258
R46
R41
R42
r1
!s85 0
31
!s108 1709027659.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_async
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_fwft
R37
!s110 1709027661
!i10b 1
!s100 Zf6EBBzhB4:o=i:N2Y[3`0
IhPbdD`9]CRO=kS2Ah;Z873
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v
!i122 11259
R47
R41
R42
r1
!s85 0
31
!s108 1709027660.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_fwft
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_grayToBinConv
R37
!s110 1709027659
!i10b 1
!s100 =d9CAW2L7^9nTJMXo6kIn3
IQaHdjm;c3S1>YAPaXRSJX3
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 11257
R48
R41
R42
r1
!s85 0
31
!s108 1709027658.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_gray@to@bin@conv
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_NstagesSync
R37
!s110 1709027658
!i10b 1
!s100 kCa3?ED@kJA`6lTk>4CS21
I6o=I;mi0UjS4RIHK3WfNR3
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 11256
R50
R41
R42
r1
!s85 0
31
!s108 1709027657.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_@nstages@sync
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_sync
R37
!s110 1709027657
!i10b 1
!s100 Fz`X[PdDdP^=6UBdia?8g2
Ib0MX3RA>VFPkiM8j4LKCH0
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v
!i122 11255
R51
R41
R42
r1
!s85 0
31
!s108 1709027656.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_sync
vCOREFIFO_C13_COREFIFO_C13_0_corefifo_sync_scntr
R37
!s110 1709027656
!i10b 1
!s100 B29bKNKd^E_zm3?<39^Zd0
I^aBOC^bK;l9_TD?Li42VB3
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 11254
R52
R41
R42
r1
!s85 0
31
!s108 1709027655.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_corefifo_sync_scntr
vCOREFIFO_C13_COREFIFO_C13_0_LSRAM_top
R37
!s110 1709027662
!i10b 1
!s100 cZzJPXYU^8aDj0SfILQd62
IU:=RYA2NYlGkSNcg90`lh3
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v
!i122 11260
L0 5 54
R41
R42
r1
!s85 0
31
!s108 1709027661.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_@l@s@r@a@m_top
vCOREFIFO_C13_COREFIFO_C13_0_ram_wrapper
R37
!s110 1709027663
!i10b 1
!s100 [9PlVNVGCcj@REA7NnQKP2
IYXk0f_8c;5Y@GcKMg;0L[2
S1
R5
R68
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v
!i122 11261
R58
R41
R42
r1
!s85 0
31
!s108 1709027663.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C13/COREFIFO_C13_0/rtl/vlog/core/COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@f@i@f@o_@c13_@c@o@r@e@f@i@f@o_@c13_0_ram_wrapper
vCOREFIFO_C4
R37
Z69 !s110 1708072773
!i10b 1
!s100 6QBb9`;PY37BAcDf<H?8]0
I1:n50LQ=LVeKeQAbD;BH@0
S1
R5
Z70 w1684176151
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v
!i122 11085
R64
R41
R42
r1
!s85 0
31
Z71 !s108 1708072772.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4
vCOREFIFO_C4_COREFIFO_C4_0_COREFIFO
R37
Z72 !s110 1708072772
!i10b 1
!s100 6Vk:nAT92NneC`Al^@Z6F2
IiHFM4iTCZT6AG[KK[LYLC0
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v
!i122 11084
R45
R41
R42
r1
!s85 0
31
R71
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_async
R37
Z73 !s110 1708072769
!i10b 1
!s100 :9A7HZBM@?9>Pd4n_1EDF1
Ij<N[C[^hXE_QHFH7THBW[2
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v
!i122 11078
R46
R41
R42
r1
!s85 0
31
Z74 !s108 1708072769.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_async
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_fwft
R37
Z75 !s110 1708072770
!i10b 1
!s100 ZOkY5R[8^_TH>NFUSa:O[1
If8N:<k?:h6^GjE^YNj;4z1
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v
!i122 11080
R47
R41
R42
r1
!s85 0
31
Z76 !s108 1708072770.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_fwft
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_grayToBinConv
R37
R73
!i10b 1
!s100 A<z@;Y<CA0FVC2VnYScgK3
I;S[Hc8GhnP1T?H0jCK`hV3
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 11077
R48
R41
R42
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_gray@to@bin@conv
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_NstagesSync
R37
R73
!i10b 1
!s100 FC?l0D8QZJjeSh`oHGRUD0
I:QS[nMhZH5=lT1IW`1Qf50
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 11076
R50
R41
R42
r1
!s85 0
31
Z77 !s108 1708072768.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_@nstages@sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync
R37
R75
!i10b 1
!s100 9ZKzZ<8DBkB0XXmDlng9R3
Ijj=k5eTk8Ab`:AX`eji_81
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v
!i122 11079
R51
R41
R42
r1
!s85 0
31
R74
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync
vCOREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr
R37
Z78 !s110 1708072771
!i10b 1
!s100 V32Rz;zIhE1X]c_SZ@3a53
IOd8>hji0UaUciOe@f4^kH3
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 11081
R52
R41
R42
r1
!s85 0
31
R76
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_corefifo_sync_scntr
vCOREFIFO_C4_COREFIFO_C4_0_LSRAM_top
R37
R78
!i10b 1
!s100 9gMCM>Pb]od3M83nAfAZa0
Ido2ZE1k@MHFdled249oO63
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v
!i122 11082
L0 5 433
R41
R42
r1
!s85 0
31
Z79 !s108 1708072771.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_@l@s@r@a@m_top
vCOREFIFO_C4_COREFIFO_C4_0_ram_wrapper
R37
R72
!i10b 1
!s100 _`D?RefX;`;A4df;>Oei53
ITKZlfCk3Ne82NSc>F__Kk2
S1
R5
R70
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v
!i122 11083
R54
R41
R42
r1
!s85 0
31
R79
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C4/COREFIFO_C4_0/rtl/vlog/core/COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c4_@c@o@r@e@f@i@f@o_@c4_0_ram_wrapper
vCOREFIFO_C5
R37
Z80 !s110 1708072780
!i10b 1
!s100 WO<JN1:GI`:1jC1fJofXn1
IRm1_:=D<^zj^EafmROe5J0
S1
R5
Z81 w1694725046
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v
!i122 11102
R64
R41
R42
r1
!s85 0
31
Z82 !s108 1708072780.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5
vCOREFIFO_C5_COREFIFO_C5_0_COREFIFO
R37
R80
!i10b 1
!s100 QUh`UXHk8A^MC@?B4e?KA1
Idi_X0C?Ibl2lPHVLc]8[83
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v
!i122 11101
R45
R41
R42
r1
!s85 0
31
R82
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_async
R37
Z83 !s110 1708072777
!i10b 1
!s100 m?O>eVSa8c7HQ@dQ`c@AE3
I6]>9h>VRR]HCheG<P3cOn2
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v
!i122 11095
R46
R41
R42
r1
!s85 0
31
Z84 !s108 1708072777.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_async
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_fwft
R37
Z85 !s110 1708072778
!i10b 1
!s100 ;Io15WNWYI:g9OQim=O@l2
I=L=Cz=iGeELOG96d@iVeV1
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v
!i122 11097
R47
R41
R42
r1
!s85 0
31
Z86 !s108 1708072778.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_fwft
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_grayToBinConv
R37
R83
!i10b 1
!s100 93KPzYaf@iBM_bdLTb9BN2
I743A;kfV>W8:oOFmY:_1:1
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 11094
R48
R41
R42
r1
!s85 0
31
Z87 !s108 1708072776.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_gray@to@bin@conv
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_NstagesSync
R37
Z88 !s110 1708072776
!i10b 1
!s100 B[cR0eR]hZg1EK<jzKO0A1
I=nTiJ>>jZgW`9lz==>YLJ0
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 11093
R50
R41
R42
r1
!s85 0
31
R87
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_@nstages@sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync
R37
R85
!i10b 1
!s100 15b?KbIHnT5aFjP1X3DPd0
I1I5V19RcRWQn;JA3@F?`K2
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v
!i122 11096
R51
R41
R42
r1
!s85 0
31
R84
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync
vCOREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr
R37
Z89 !s110 1708072779
!i10b 1
!s100 Jg_]T4eBIkOSb>0[5_d2G0
I>PGMBhoedMb9Ka::Q4kc00
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 11098
R52
R41
R42
r1
!s85 0
31
R86
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_corefifo_sync_scntr
vCOREFIFO_C5_COREFIFO_C5_0_LSRAM_top
R37
R89
!i10b 1
!s100 zf6Ea0F:cWf55<PNA]K<@3
Ig0F=d5K<QhP8VlCX>L`<=0
S1
R5
R81
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v
!i122 11099
L0 5 485
R41
R42
r1
!s85 0
31
Z90 !s108 1708072779.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_@l@s@r@a@m_top
vCOREFIFO_C5_COREFIFO_C5_0_ram_wrapper
R37
R89
!i10b 1
!s100 DjX_l:Ck<=z35OB[42Bi63
IR<jcSWi8?JKiX@68hI<R22
S1
R5
w1694725045
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v
!i122 11100
R54
R41
R42
r1
!s85 0
31
R90
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C5/COREFIFO_C5_0/rtl/vlog/core/COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c5_@c@o@r@e@f@i@f@o_@c5_0_ram_wrapper
vCOREFIFO_C7
R37
Z91 !s110 1694693668
!i10b 1
!s100 Ckd8kbVZ;1S^:7<9Mzn>:3
II]__iJI@iNf1UPom@>QNa1
S1
R5
Z92 w1692180494
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v
!i122 7536
R56
R41
R42
r1
!s85 0
31
Z93 !s108 1694693668.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7
vCOREFIFO_C7_COREFIFO_C7_0_COREFIFO
R37
R91
!i10b 1
!s100 Y7zkzPEQVPH;Zc]LP6<nk2
I0DFS6HiGFZB49K>zLii3Z1
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v
!i122 7535
R45
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_async
R37
R91
!i10b 1
!s100 Ik3OAXf>>596JL5UbOYAc2
IOGRUH>noWa^Xj77CeIMCe1
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v
!i122 7531
R46
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_async
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_fwft
R37
R91
!i10b 1
!s100 3CPZTlOlk1b4gCNK^UkcG2
I1?1Y;0f9i75a27PZHL2B73
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v
!i122 7532
R47
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_fwft
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv
R37
R91
!i10b 1
!s100 31mRe<QoMaY9XkPPbGRh>0
IX2XgHA_8^5E3X8YfNQ7Z]1
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7530
R48
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_gray@to@bin@conv
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync
R37
R91
!i10b 1
!s100 EVfk=8CBB5ANbnBMmkXQT2
IQf9d3RUL72oHO]QRYlVEC0
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7529
R50
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_@nstages@sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync
R37
R59
!i10b 1
!s100 ^:Vm:;=55AM>Zf^KNJD`03
IVT`Z72VJVCND[jjF;k[9c3
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v
!i122 7528
R51
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync
vCOREFIFO_C7_COREFIFO_C7_0_corefifo_sync_scntr
R37
R59
!i10b 1
!s100 45Z:ZBjMT2C_nZ=EbO:<Z3
I?dmKXN1^1VjHEL9[LnkG`0
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7527
R52
R41
R42
r1
!s85 0
31
R61
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_corefifo_sync_scntr
vCOREFIFO_C7_COREFIFO_C7_0_LSRAM_top
R37
R91
!i10b 1
!s100 V;Gz@zZM[eTTaB26UezKS1
I9GXD]V<[aOch^GRN]PJN31
S1
R5
R92
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v
!i122 7533
L0 5 85
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_@l@s@r@a@m_top
vCOREFIFO_C7_COREFIFO_C7_0_ram_wrapper
R37
R91
!i10b 1
!s100 dhLZNM^GPRP?LT[2d2gd_1
Imo6SNPKNBb8?1Bf3fCb4C0
S1
R5
w1692180493
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v
!i122 7534
R58
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C7/COREFIFO_C7_0/rtl/vlog/core/COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c7_@c@o@r@e@f@i@f@o_@c7_0_ram_wrapper
vCOREFIFO_C8
R37
Z94 !s110 1694693669
!i10b 1
!s100 ?mM9P[alb9VjMeZfke8>L1
I3WllY^8iab]_W8>ATE29g2
S1
R5
Z95 w1692944646
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v
!i122 7546
L0 49 147
R41
R42
r1
!s85 0
31
Z96 !s108 1694693669.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8
vCOREFIFO_C8_COREFIFO_C8_0_COREFIFO
R37
R94
!i10b 1
!s100 z=Gc9h?3ZbjKcR<2I?G]P1
IIKVa?1M^?];H8UfUL@YSH1
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v
!i122 7545
R45
R41
R42
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@c@o@r@e@f@i@f@o
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_async
R37
R94
!i10b 1
!s100 JCEc`c?AOX4gW4m`QeG2V0
IM>nPRZBb1?4eFLf93ghR;1
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v
!i122 7542
R46
R41
R42
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_async
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_fwft
R37
R91
!i10b 1
!s100 zEez3XTnYEFPMo<cn[4=n3
IoMmJhh_T71k6<l36DIJ6^2
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v
!i122 7537
R47
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_fwft
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv
R37
R94
!i10b 1
!s100 8Ogz;HW0Nm2VnK9chj8bz1
I1BG7IQmV=oYQARKgli;8N3
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7541
R48
R41
R42
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_gray@to@bin@conv
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync
R37
R94
!i10b 1
!s100 eKUWomINCR;GN>5D]l@2I3
IRA92SGDBmS@X4SCSQEUD<2
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7540
R50
R41
R42
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_@nstages@sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync
R37
R91
!i10b 1
!s100 cMk1O`1Mc7h9m6N_FE>O]0
I2n_j^4gXZNkdF=i8SEd=X0
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v
!i122 7539
R51
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync
vCOREFIFO_C8_COREFIFO_C8_0_corefifo_sync_scntr
R37
R91
!i10b 1
!s100 IHh8ifaK0f9hkbCe2N<?l0
In=[OB4^H@GFTASeX?S4lF3
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7538
R52
R41
R42
r1
!s85 0
31
R93
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_corefifo_sync_scntr
vCOREFIFO_C8_COREFIFO_C8_0_LSRAM_top
R37
R94
!i10b 1
!s100 FAHH^l[OHQYhz4=<PGUdi1
IfjX3`5JO9<W@R8TOn:GAP3
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v
!i122 7543
L0 5 538
R41
R42
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_@l@s@r@a@m_top
vCOREFIFO_C8_COREFIFO_C8_0_ram_wrapper
R37
R94
!i10b 1
!s100 <Dn29R3V4lAg2Bjf;5Yk`2
I<UH?`B0>NQdm[^K=32d^J2
S1
R5
R95
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v
!i122 7544
R58
R41
R42
r1
!s85 0
31
R96
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_C8/COREFIFO_C8_0/rtl/vlog/core/COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@c8_@c@o@r@e@f@i@f@o_@c8_0_ram_wrapper
vCOREFIFO_Ctest
R37
Z97 !s110 1694693671
!i10b 1
!s100 CmX_Veh_Cc:FDdzg3KU4_1
IMYILUj<T_G=[PRQa?KHD90
S1
R5
Z98 w1692779268
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v
!i122 7561
R64
R41
R42
r1
!s85 0
31
Z99 !s108 1694693671.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest
vCOREFIFO_Ctest_COREFIFO_Ctest_0_COREFIFO
R37
R97
!i10b 1
!s100 >zCmN7EBL?H;;<ohZ7FCD2
I?M2DGOo^Z@AHVLXYSZkk70
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v
!i122 7560
R45
R41
R42
r1
!s85 0
31
Z100 !s108 1694693670.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@c@o@r@e@f@i@f@o
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_async
R37
Z101 !s110 1694693670
!i10b 1
!s100 cfGmKcL@mQjQKV3_Cg2k]3
I`>mBW>ma2E8c_aS;Q1bGX3
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v
!i122 7557
R46
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_async.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_async
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_fwft
R37
R101
!i10b 1
!s100 :ScFjPRPDTilezR[kTobX2
I65YXmn?jDXZJR4I`>mMTB2
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v
!i122 7552
R47
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_fwft.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_fwft
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_grayToBinConv
R37
R101
!i10b 1
!s100 dneidYRDP7_CbB=^:;dzB2
IF_R?9oWL99C6HBAzjeM=h1
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v
!i122 7556
R48
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_grayToBinConv.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_gray@to@bin@conv
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_NstagesSync
R37
R101
!i10b 1
!s100 3<md910;W1IWzDJPnei:53
IBAe=WizbE^;9BZ@[DIWF61
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v
!i122 7555
R50
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_NstagesSync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_@nstages@sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync
R37
R101
!i10b 1
!s100 4X2Ig;:Sf_zB`=A6;0E?j1
IgOD0mSkhk@^OnJ6l@HUk@1
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v
!i122 7554
R51
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync
vCOREFIFO_Ctest_COREFIFO_Ctest_0_corefifo_sync_scntr
R37
R101
!i10b 1
!s100 m3BT8AS>]UOLzc`@eKd`D1
Ie8zBS?m];NfbA;]A8=FSY1
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v
!i122 7553
R52
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/corefifo_sync_scntr.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_corefifo_sync_scntr
vCOREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top
R37
R101
!i10b 1
!s100 YKWKl9JElXLKBYNBjGKD>0
I4OBi0no:OeIY89dXNdE:=2
S1
R5
R98
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v
!i122 7558
L0 5 60
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_LSRAM_top.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_@l@s@r@a@m_top
vCOREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper
R37
R101
!i10b 1
!s100 E[B<=70=R33;i:aU?MNcT0
IZ4cIBEW:OMJLO_fa`?bMd2
S1
R5
w1692779267
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v
!i122 7559
R58
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/COREFIFO_Ctest/COREFIFO_Ctest_0/rtl/vlog/core/COREFIFO_Ctest_COREFIFO_Ctest_0_ram_wrapper.v|
!s101 -O0
!i113 1
R44
R14
n@c@o@r@e@f@i@f@o_@ctest_@c@o@r@e@f@i@f@o_@ctest_0_ram_wrapper
vCORELANEMSTR
R37
!s110 1709027684
!i10b 1
!s100 _6@jI0Y>RnebS75gX;VT]0
I<C8j2m]i:>G@CYd_?<:kQ1
S1
R5
Z102 w1690191645
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v
!i122 11281
L0 62 169
R41
R42
r1
!s85 0
31
!s108 1709027683.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTR.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@r
vCORELANEMSTRmode0
R37
!s110 1709027681
!i10b 1
!s100 ?:e<NGRWgjD4dEj4iofbI0
IoVT24h]_U@jkPH8zB]?Ld3
S1
R5
R102
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v
Z103 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v
!i122 11278
L0 59 297
R41
R42
r1
!s85 0
31
!s108 1709027680.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode0.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode0
vCORELANEMSTRmode1
R37
!s110 1709027682
!i10b 1
!s100 hkWMO^75iejX1mM4IDh`a3
IAMMz`C>:]NUz;lHUc`o?h3
S1
R5
R102
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v
R103
!i122 11279
L0 66 495
R41
R42
r1
!s85 0
31
!s108 1709027681.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode1.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode1
vCORELANEMSTRmode2
R37
!s110 1709027683
!i10b 1
!s100 Da[c3nOSTOYR`b8dYI>8Z1
I[HIIM5<]`Cd]TDU_OL:Dk3
S1
R5
R102
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v
R103
!i122 11280
L0 38 232
R41
R42
r1
!s85 0
31
!s108 1709027682.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/request_code.v|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core/CORELANEMSTRmode2.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@l@a@n@e@m@s@t@rmode2
vCORELCKMGT
R37
!s110 1709027669
!i10b 1
!s100 B884DIEe7WM`<7o=MTdWc3
IeWoOLfX4Chl=G:[KBo:8P1
S1
R5
R102
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v
!i122 11266
L0 33 243
R41
R42
r1
!s85 0
31
!s108 1709027668.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELCKMGT/2.0.100/rtl/vlog/core/CORELCKMGT.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@l@c@k@m@g@t
vCORERESET_PF_C2
R37
Z104 !s110 1703712279
!i10b 1
!s100 mWfSO6LjVDkB:85b9<W5H1
IlcLmbHe?boKIcO?V@]EkE3
S1
R5
Z105 w1693212663
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v
!i122 7981
L0 21 78
R41
R42
r1
!s85 0
31
Z106 !s108 1703712279.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c2
vCORERESET_PF_C2_CORERESET_PF_C2_0_CORERESET_PF
R37
R104
!i10b 1
!s100 `Hb]BMK785z`M];ADMSeC1
I5lYCM5UzJZ2c`[YojJT6P1
S1
R5
R105
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v
!i122 7980
L0 21 83
R41
R42
r1
!s85 0
31
R106
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/CORERESET_PF_C2/CORERESET_PF_C2_0/core/corereset_pf.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@e@s@e@t_@p@f_@c2_@c@o@r@e@r@e@s@e@t_@p@f_@c2_0_@c@o@r@e@r@e@s@e@t_@p@f
vCORERFD
R37
!s110 1709027679
!i10b 1
!s100 Z>?c3z<iHj>HmALYN^Ti91
IP_=5K2JBfkZ4zE_A5gB:S1
S1
R5
Z107 w1690191646
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v
!i122 11276
L0 30 162
R41
R42
r1
!s85 0
31
!s108 1709027678.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFD.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@d
vCORERFDbincnt
R37
!s110 1709027671
!i10b 1
!s100 S>IiA2YLJIgCA7kb919lU2
IVdEAMkLZ1innnAb1k[03:2
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v
!i122 11268
L0 26 57
R41
R42
r1
!s85 0
31
!s108 1709027670.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDbincnt.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dbincnt
vCORERFDfrqerrarb
R37
!s110 1709027673
!i10b 1
!s100 2S[ez07SddfJ@A=GDCBK91
IKR2LGjMm?0ggb>zDEMF7k0
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v
!i122 11270
L0 26 74
R41
R42
r1
!s85 0
31
!s108 1709027672.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDfrqerrarb.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dfrqerrarb
vCORERFDgrycnt
R37
!s110 1709027670
!i10b 1
!s100 N3oFIe9aCWkIl?o1SldS61
IKDVRmZ3d2=]bcX5]k];j;3
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v
!i122 11267
L0 27 45
R41
R42
r1
!s85 0
31
!s108 1709027669.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDgrycnt.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dgrycnt
vCORERFDplsgen
R37
!s110 1709027674
!i10b 1
!s100 B0Q7oXF5mn[HKizY>m8<R0
IUCXZD^Sj=RNB6gB;K?4>E1
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v
!i122 11271
L0 26 39
R41
R42
r1
!s85 0
31
!s108 1709027673.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDplsgen.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dplsgen
vCORERFDshcnt
R37
!s110 1709027675
!i10b 1
!s100 dI4;OLfXKFJEiDO03mCKK0
IQU_NaXbcjX:aATgXGFd6m1
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v
!i122 11272
L0 26 83
R41
R42
r1
!s85 0
31
!s108 1709027674.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDshcnt.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dshcnt
vCORERFDsicr
R37
!s110 1709027678
!i10b 1
!s100 SI4^fAMEKi;e[iV<cEF5P3
ILeHC@naK2VHXA5:Z[DJd62
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v
!i122 11275
L0 23 131
R41
R42
r1
!s85 0
31
!s108 1709027677.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsicr.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dsicr
vCORERFDsmplcnt
R37
!s110 1709027672
!i10b 1
!s100 kJhh9__RMIAVD_WdgND<E1
I>cY4az7IF?ZP_c^;nM<e91
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v
!i122 11269
L0 26 37
R41
R42
r1
!s85 0
31
!s108 1709027671.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsmplcnt.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dsmplcnt
vCORERFDsync
R37
!s110 1709027677
!i10b 1
!s100 >VlVV>eIaISOZ0mP_WfRn1
Ih_a@3AzzO5^L>1E4HDh781
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v
!i122 11274
L0 8 29
R41
R42
r1
!s85 0
31
!s108 1709027676.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsync.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dsync
vCORERFDsyncen
R37
!s110 1709027676
!i10b 1
!s100 <WVj?N^GL=V?VSnbbCH;C0
I:N]j0nF6EX77<n64<eZ2H0
S1
R5
R107
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v
!i122 11273
L0 20 31
R41
R42
r1
!s85 0
31
!s108 1709027675.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORERFD/2.1.100/rtl/vlog/core/CORERFDsyncen.v|
!s101 -O0
!i113 1
R44
R65
R14
n@c@o@r@e@r@f@dsyncen
vData_Block
R37
Z108 !s110 1708072782
!i10b 1
!s100 ?i9fh7DJg@EeOP90oc`VE0
IjeAMBll`VDPi<`<DnTenD3
S1
R5
w1707766787
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v
!i122 11106
L0 9 386
R41
R42
r1
!s85 0
31
!s108 1708072782.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Data_Block/Data_Block.v|
!s101 -O0
!i113 1
R44
R14
n@data_@block
vDataSource_Transcievers
R37
!s110 1704398944
!i10b 1
!s100 K_JiEbkLS_j6RU3OB`8zI3
IMQijQz5VlSf20A9oa>5D=3
S1
R5
w1704398795
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v
!i122 9488
L0 9 476
R41
R42
r1
!s85 0
31
!s108 1704398944.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/DataSource_Transcievers/DataSource_Transcievers.v|
!s101 -O0
!i113 1
R44
R65
R14
n@data@source_@transcievers
vEvent_Info_RAM_Block
R37
Z109 !s110 1708072768
!i10b 1
!s100 1k]I>];jNRo6^W0Y6iQef3
IhRO6?cVZ?2g0:emciCk<S1
S1
R5
w1683628312
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v
!i122 11074
L0 9 165
R41
R42
r1
!s85 0
31
Z110 !s108 1708072767.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Event_Info_RAM_Block/Event_Info_RAM_Block.v|
!s101 -O0
!i113 1
R44
R14
n@event_@info_@r@a@m_@block
vfifo_for_test
R37
R97
!i10b 1
!s100 QS[961N3Q[Ac6>_VBG80A1
IfNB>k@25EJZ=f]IhDcSN53
S1
R5
w1692778760
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v
!i122 7562
L0 9 77
R41
R42
r1
!s85 0
31
R99
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/fifo_for_test/fifo_for_test.v|
!s101 -O0
!i113 1
R44
R14
Efifos_reader
Z111 w1684397237
R2
R3
R4
!i122 11075
R5
Z112 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
Z113 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd
l0
L6 1
V>UdgQ25MIIPFizoRTO`cK3
!s100 mz>@Don7g7jNaYW_lkSKm2
R8
33
R109
!i10b 1
R77
Z114 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
Z115 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/FIFOs_Reader.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 fifos_reader 0 22 >UdgQ25MIIPFizoRTO`cK3
!i122 11075
l106
L54 511
V3BceB>ogzA0I8W]fX3RQB0
!s100 NzLUS6A0UcJL0Tc[TZi7T3
R8
33
R109
!i10b 1
R77
R114
R115
!i113 1
R13
R14
Eft601_fifo_interface
Z116 w1694693501
R2
R3
R4
!i122 7549
R5
Z117 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
Z118 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd
l0
L8 1
Vnn]V?25L<2nCBjWLQU6<m0
!s100 Rzm[=g=KnObT1F<d[=Fn]0
R8
33
R101
!i10b 1
R96
Z119 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
Z120 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ft601_fifo_interface.vhd|
!i113 1
R13
R14
Artl_ft601_fifo_interface
R2
R3
R4
DEx4 work 20 ft601_fifo_interface 0 22 nn]V?25L<2nCBjWLQU6<m0
!i122 7549
l46
L34 265
V;QV=VoYOfVne2UPjcbLU00
!s100 WBEiP`<fQ4?>U_`H?ZjhU2
R8
33
R101
!i10b 1
R96
R119
R120
!i113 1
R13
R14
Eftdi_to_fifo_interface
Z121 w1690914504
R2
R3
R4
!i122 7550
R5
Z122 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
Z123 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd
l0
L6 1
V3bL3271>DH]Y`jnH9jo_62
!s100 ^dhfeY6gVXF6D<5]T[4B]1
R8
33
R101
!i10b 1
R100
Z124 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
Z125 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/ftdi_to_fifo_interface.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_to_fifo_interface 0 22 3bL3271>DH]Y`jnH9jo_62
!i122 7550
l24
L22 10
V7]M9mM9gjKE?=15GU]ZHA3
!s100 ]iUJlV<O:HaD9H;`4fOzf3
R8
33
R101
!i10b 1
R100
R124
R125
!i113 1
R13
R14
vInput_Data_Part
R37
R69
!i10b 1
!s100 d0iCnVg4G4gKP=VgfWaGz1
I>aehT4kVl@<Hm?=IFdz7D3
S1
R5
w1707766467
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v
!i122 11087
Z126 L0 9 231
R41
R42
r1
!s85 0
31
Z127 !s108 1708072773.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Input_Data_Part/Input_Data_Part.v|
!s101 -O0
!i113 1
R44
R14
n@input_@data_@part
Elaneoutextender
Z128 w1703269550
R2
R3
R4
!i122 9120
R5
Z129 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd
Z130 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd
l0
L6 1
V3Ez`dDP0F:HNl5`Uc:SnI0
!s100 9n2jl`mD<4=TWDoz89G_60
R8
33
Z131 !s110 1704309016
!i10b 1
Z132 !s108 1704309016.000000
Z133 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd|
Z134 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/LaneOutExtender.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 15 laneoutextender 0 22 3Ez`dDP0F:HNl5`Uc:SnI0
!i122 9120
l37
L25 28
Vm1l?3S?S8704hPLgDCNO]0
!s100 B]W<C:W>bNFNJ0EZ]^<X=3
R8
33
R131
!i10b 1
R132
R133
R134
!i113 1
R13
R14
vOneLane_NoTRV_test
R37
!s110 1704398928
!i10b 1
!s100 cjSJ]OjLgE_;OX@@4mVI22
INUF>XUW?8YVUoiB`d6aee1
S1
R5
w1704394859
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v
!i122 9439
L0 9 214
R41
R42
r1
!s85 0
31
!s108 1704398927.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_NoTRV_test/OneLane_NoTRV_test.v|
!s101 -O0
!i113 1
R44
R65
R14
n@one@lane_@no@t@r@v_test
vOneLane_Transciever
R37
!s110 1704398942
!i10b 1
!s100 c5=TlE^:M7f?V0EzSNFi<3
IUVHh1iJQ[FTnH2LoAG>@N2
S1
R5
w1704394949
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v
!i122 9481
L0 9 456
R41
R42
r1
!s85 0
31
!s108 1704398941.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/OneLane_Transciever/OneLane_Transciever.v|
!s101 -O0
!i113 1
R44
R65
R14
n@one@lane_@transciever
vPF_CCC_C2
R37
Z135 !s110 1703712280
!i10b 1
!s100 U;BGCOb`Cz4mB[zY3Ua1]1
IJD`KI1^Dc9D>In]z^kKN?3
S1
R5
Z136 w1703711918
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v
!i122 7983
Z137 L0 263 70
R41
R42
r1
!s85 0
31
Z138 !s108 1703712280.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@c@c_@c2
vPF_CCC_C2_PF_CCC_C2_0_PF_CCC
R37
R135
!i10b 1
!s100 5WonTJ9KDPWU[7S1A42ST0
I;8o01hk;<EU5NmH1LmkcT0
S1
R5
R136
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v
!i122 7982
Z139 L0 5 64
R41
R42
r1
!s85 0
31
R106
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C2/PF_CCC_C2_0/PF_CCC_C2_PF_CCC_C2_0_PF_CCC.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@c@c_@c2_@p@f_@c@c@c_@c2_0_@p@f_@c@c@c
vPF_CCC_C5
R37
!s110 1709027641
!i10b 1
!s100 Se8m[f3a9?=_T1>lho^k33
IKzoB8n?DYMc9P8d:TG50H1
S1
R5
Z140 w1707655041
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v
!i122 11239
R137
R41
R42
r1
!s85 0
31
!s108 1709027640.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@c@c_@c5
vPF_CCC_C5_PF_CCC_C5_0_PF_CCC
R37
!s110 1709027640
!i10b 1
!s100 APgH43^bhY=GcTAoYK@GV1
IhVLX2g]=>9JhDX>19>@@_1
S1
R5
R140
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v
!i122 11238
R139
R41
R42
r1
!s85 0
31
!s108 1709027639.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C5/PF_CCC_C5_0/PF_CCC_C5_PF_CCC_C5_0_PF_CCC.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@c@c_@c5_@p@f_@c@c@c_@c5_0_@p@f_@c@c@c
vPF_CCC_C6
R37
!s110 1703718410
!i10b 1
!s100 4ooaEKnb_CChnYDeH3b9j2
I]<3jX_AX=d2:?h9QW<]zn2
S1
R5
Z141 w1703717641
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v
!i122 8181
R137
R41
R42
r1
!s85 0
31
Z142 !s108 1703718409.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@c@c_@c6
vPF_CCC_C6_PF_CCC_C6_0_PF_CCC
R37
!s110 1703718409
!i10b 1
!s100 iN_`ld9V08]Gh:Sm]EYR[1
Ihj`zI8KOV>VU7heV5oJML1
S1
R5
R141
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v
!i122 8180
R139
R41
R42
r1
!s85 0
31
R142
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CCC_C6/PF_CCC_C6_0/PF_CCC_C6_PF_CCC_C6_0_PF_CCC.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@c@c_@c6_@p@f_@c@c@c_@c6_0_@p@f_@c@c@c
vPF_CLK_DIV_C0
R37
Z143 !s110 1703712281
!i10b 1
!s100 8I[[18bPl?KY7J=ZR`HeO1
I0`FKzJZhkECVbC5b8cOg@2
S1
R5
Z144 w1693212718
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v
!i122 7985
Z145 L0 24 47
R41
R42
r1
!s85 0
31
R138
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@l@k_@d@i@v_@c0
vPF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV
R37
R135
!i10b 1
!s100 gj@5A93a7DH5[cVBdlck01
ILSBa;6<Tnc^D?fPEndZb@2
S1
R5
R144
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v
!i122 7984
Z146 L0 5 15
R41
R42
r1
!s85 0
31
R138
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C0/PF_CLK_DIV_C0_0/PF_CLK_DIV_C0_PF_CLK_DIV_C0_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@l@k_@d@i@v_@c0_@p@f_@c@l@k_@d@i@v_@c0_0_@p@f_@c@l@k_@d@i@v
vPF_CLK_DIV_C1
R37
Z147 !s110 1704199520
!i10b 1
!s100 ;lV8g9[nDzgzciR^W=::d3
IECiLUZMSBUhZ:Tem<2DRL2
S1
R5
Z148 w1703718702
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v
!i122 8594
R145
R41
R42
r1
!s85 0
31
Z149 !s108 1704199520.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@l@k_@d@i@v_@c1
vPF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV
R37
R147
!i10b 1
!s100 NbGR1zgmdY?o`YSe66_:f3
I9bAizXXhDOEW>gfzBjM2<0
S1
R5
R148
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v
!i122 8593
R146
R41
R42
r1
!s85 0
31
R149
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_CLK_DIV_C1/PF_CLK_DIV_C1_0/PF_CLK_DIV_C1_PF_CLK_DIV_C1_0_PF_CLK_DIV.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@c@l@k_@d@i@v_@c1_@p@f_@c@l@k_@d@i@v_@c1_0_@p@f_@c@l@k_@d@i@v
vPF_DPSRAM_C2
R37
Z150 !s110 1681818529
!i10b 1
!s100 N=bl@eb@XIUJaBA0@:`i;1
IcP;c`I`>3dCUVf?LnK?G>2
S1
Z151 dC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/simulation
Z152 w1681817382
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v
!i122 385
Z153 L0 75 86
R41
R42
r1
!s85 0
31
Z154 !s108 1681818528.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c2
vPF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM
R37
!s110 1681818528
!i10b 1
!s100 >do=WLXllG3B3^diLETEz1
IU@=bA^2PV;G?O`ATKdHM?1
S1
R151
R152
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v
!i122 384
L0 5 196
R41
R42
r1
!s85 0
31
R154
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_DPSRAM_C2/PF_DPSRAM_C2_0/PF_DPSRAM_C2_PF_DPSRAM_C2_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c2_@p@f_@d@p@s@r@a@m_@c2_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C5
R37
Z155 !s110 1708072775
!i10b 1
!s100 QNl5AZU:XWG]KokEgD4J_0
I`P;AP6lJ97WmIXOYLXi]73
S1
R5
Z156 w1683632152
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v
!i122 11089
R153
R41
R42
r1
!s85 0
31
!s108 1708072774.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c5
vPF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM
R37
!s110 1708072774
!i10b 1
!s100 Q4eMGNV3W=_P^TQ<CEFCE0
Im1g>1]mF8U6`^R;jYRP;^3
S1
R5
R156
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v
!i122 11088
L0 5 7622
R41
R42
r1
!s85 0
31
R127
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C5/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c5_@p@f_@d@p@s@r@a@m_@c5_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C7
R37
Z157 !s110 1708072766
!i10b 1
!s100 [4o_;_Sea<3G>?BD]<bJa0
ITa=a7NP`>ECTOTmET4J0C2
S1
R5
Z158 w1683628298
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v
!i122 11071
Z159 L0 75 78
R41
R42
r1
!s85 0
31
Z160 !s108 1708072766.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c7
vPF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM
R37
R157
!i10b 1
!s100 :Y]^NE^JLALGOVXW;:aG03
IKjJF[Pdg;OMLTY1EQ<h6K0
S1
R5
R158
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v
!i122 11070
L0 5 65
R41
R42
r1
!s85 0
31
R27
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C7/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c7_@p@f_@d@p@s@r@a@m_@c7_0_@p@f_@d@p@s@r@a@m
vPF_DPSRAM_C8_Event_Status
R37
Z161 !s110 1708072767
!i10b 1
!s100 McchIzS@T8hC[zaS;@9ZS2
Ijc`9`_[EWTnIE6]aDcFP@1
S1
R5
Z162 w1683628097
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v
!i122 11073
R159
R41
R42
r1
!s85 0
31
R110
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c8_@event_@status
vPF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM
R37
R161
!i10b 1
!s100 5CLUV=Z8;SeTb0YjzfRCX3
I@K=JnMY=m;l;E00XY?RcA2
S1
R5
R162
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v
!i122 11072
L0 5 61
R41
R42
r1
!s85 0
31
R160
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_DPSRAM_C8_Event_Status/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v|
!s101 -O0
!i113 1
R44
R14
n@p@f_@d@p@s@r@a@m_@c8_@event_@status_@p@f_@d@p@s@r@a@m_@c8_@event_@status_0_@p@f_@d@p@s@r@a@m
vPF_INIT_MONITOR_C1
R37
R143
!i10b 1
!s100 nhA]8NOeK]^AIK9b:OI`o3
Ilao_b>d198SUU3Jl8Rfhh1
S1
R5
Z163 w1693212640
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v
!i122 7987
L0 83 122
R41
R42
r1
!s85 0
31
Z164 !s108 1703712281.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1
vPF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR
R37
R143
!i10b 1
!s100 0XM64oQ;F42:VHojEgG=H1
IRYdSP1?4NaLb;nVd4Q>XW3
S1
R5
R163
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v
!i122 7986
L0 5 46
R41
R42
r1
!s85 0
31
R164
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_INIT_MONITOR_C1/PF_INIT_MONITOR_C1_0/PF_INIT_MONITOR_C1_PF_INIT_MONITOR_C1_0_PF_INIT_MONITOR.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1_@p@f_@i@n@i@t_@m@o@n@i@t@o@r_@c1_0_@p@f_@i@n@i@t_@m@o@n@i@t@o@r
vPF_OSC_C0
R37
!s110 1704199521
!i10b 1
!s100 Tn:ESegDV4Z=WoMN2?C3j0
IkK^W>a:j?K]l8DWnU4jZS0
S1
R5
Z165 w1675846637
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v
!i122 8596
L0 27 30
R41
R42
r1
!s85 0
31
R149
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@o@s@c_@c0
vPF_OSC_C0_PF_OSC_C0_0_PF_OSC
R37
R147
!i10b 1
!s100 ]FVZP;QmRoYH[gI[Y1O_k3
IQV]n9DP>UO2QbJA[NFnW61
S1
R5
R165
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v
!i122 8595
L0 5 14
R41
R42
r1
!s85 0
31
R149
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@o@s@c_@c0_@p@f_@o@s@c_@c0_0_@p@f_@o@s@c
vPF_TX_PLL_C0
R37
!s110 1703712283
!i10b 1
!s100 LdKOdjg7@J1b1fCEA3=0I1
I_JM?4`R9hl@68H_DafE[M0
S1
R5
Z166 w1703712091
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v
!i122 7991
Z167 L0 50 72
R41
R42
r1
!s85 0
31
Z168 !s108 1703712282.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@t@x_@p@l@l_@c0
vPF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL
R37
!s110 1703712282
!i10b 1
!s100 j]`F2lG_0EHDSRS^`O1lJ3
ICY6Vlneh0Hc9B@6VDRhoE2
S1
R5
R166
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v
!i122 7990
Z169 L0 5 43
R41
R42
r1
!s85 0
31
R168
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C0/PF_TX_PLL_C0_0/PF_TX_PLL_C0_PF_TX_PLL_C0_0_PF_TX_PLL.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@t@x_@p@l@l_@c0_@p@f_@t@x_@p@l@l_@c0_0_@p@f_@t@x_@p@l@l
vPF_TX_PLL_C1
R37
!s110 1709027668
!i10b 1
!s100 fQ6X4cPWef^MZbKRCPTY[1
IkbZcYeHVmTD>;^ZBi1Tej1
S1
R5
Z170 w1707654934
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v
!i122 11265
R167
R41
R42
r1
!s85 0
31
!s108 1709027667.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@t@x_@p@l@l_@c1
vPF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL
R37
!s110 1709027667
!i10b 1
!s100 LV3^a968hnJTZeU07zS;Z1
Ij8kGffoQS[K=22iJeDA3D1
S1
R5
R170
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v
!i122 11264
R169
R41
R42
r1
!s85 0
31
!s108 1709027666.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_TX_PLL_C1/PF_TX_PLL_C1_0/PF_TX_PLL_C1_PF_TX_PLL_C1_0_PF_TX_PLL.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@t@x_@p@l@l_@c1_@p@f_@t@x_@p@l@l_@c1_0_@p@f_@t@x_@p@l@l
vPF_XCVR_APBLINK_V
R37
!s110 1709027680
!i10b 1
!s100 X?jh@Y?hM^[0k58z6S]IM2
I>=bkX3a3lo2:613n]Yc420
S1
R5
w1690191644
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v
!i122 11277
L0 21 54
R41
R42
r1
!s85 0
31
!s108 1709027679.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/SgCore/PF_XCVR_APBLINK_V/1.1.104/hdl/PF_XCVR_APBLINK_V.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@x@c@v@r_@a@p@b@l@i@n@k_@v
vPF_XCVR_ERM_C5
R37
Z171 !s110 1703712288
!i10b 1
!s100 kQ9IgS=P?GWm0YDib:M4l0
IbHRjZCHSoM:GUUn]kM`CC0
S1
R5
Z172 w1693248651
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v
!i122 8009
L0 70 788
R41
R42
r1
!s85 0
31
Z173 !s108 1703712288.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/PF_XCVR_ERM_C5.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c5
vPF_XCVR_ERM_C5_I_XCVR_PF_XCVR
R37
R171
!i10b 1
!s100 3]aO?l5CRXe1j^B;a=iWV0
ICi41O;[?eEVJNhDmF`cXX3
S1
R5
R172
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v
!i122 8008
L0 5 838
R41
R42
r1
!s85 0
31
R173
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C5/I_XCVR/PF_XCVR_ERM_C5_I_XCVR_PF_XCVR_sim.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c5_@i_@x@c@v@r_@p@f_@x@c@v@r
vPF_XCVR_ERM_C8
R37
!s110 1709027686
!i10b 1
!s100 li82f7fQZhB7C=gBB0TEC1
IQFiK4g4@PMj`R=Jj[=VVQ0
S1
R5
Z174 w1708683921
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v
!i122 11283
L0 70 469
R41
R42
r1
!s85 0
31
!s108 1709027685.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/PF_XCVR_ERM_C8.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c8
vPF_XCVR_ERM_C8_I_XCVR_PF_XCVR
R37
!s110 1709027685
!i10b 1
!s100 hUN7HPEOkj]Q3`5D^l@nn1
IWz34e`mI:TCRHebHW]9`L2
S1
R5
R174
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v
!i122 11282
L0 5 418
R41
R42
r1
!s85 0
31
!s108 1709027684.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/PF_XCVR_ERM_C8/I_XCVR/PF_XCVR_ERM_C8_I_XCVR_PF_XCVR_sim.v|
!s101 -O0
!i113 1
R44
R65
R14
n@p@f_@x@c@v@r_@e@r@m_@c8_@i_@x@c@v@r_@p@f_@x@c@v@r
Erxlanecontrol
Z175 w1707677764
R2
R3
R4
!i122 11286
R5
Z176 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd
Z177 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd
l0
L6 1
VVPeW@:;54la=W;TW8Xo5B0
!s100 PXgimFUVMQ_OmXg0<OoXo0
R8
33
Z178 !s110 1709027689
!i10b 1
Z179 !s108 1709027688.000000
Z180 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd|
Z181 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxLaneControl.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 rxlanecontrol 0 22 VPeW@:;54la=W;TW8Xo5B0
!i122 11286
l128
L36 523
V55I0ZR@YCDT61^AL>;0S]2
!s100 =;CeHWaGc<bmX4@ZKA<a`0
R8
33
R178
!i10b 1
R179
R180
R181
!i113 1
R13
R14
Erxmainlinkcontroller
Z182 w1704395313
R2
R3
R4
!i122 11289
R5
Z183 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd
Z184 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd
l0
L6 1
V[eb01fi6C:8dZ<;bm;C_51
!s100 @OYK_Eg9OS5Jjza;1Sd<>3
R8
33
Z185 !s110 1709027692
!i10b 1
Z186 !s108 1709027691.000000
Z187 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd|
Z188 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/RxMainLinkController.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 rxmainlinkcontroller 0 22 [eb01fi6C:8dZ<;bm;C_51
!i122 11289
l56
L29 161
VDh2KBc1g<IB^KG77fd@5J1
!s100 eZA]g]P@kPcL6ClcFKDb]0
R8
33
R185
!i10b 1
R186
R187
R188
!i113 1
R13
R14
vSample_RAM_Block
R37
R88
!i10b 1
!s100 PQ_W]>dD@I:ZzfU[Za2_[0
IUD;6VR5mkbM;m1nibP>RA1
S1
R5
w1684395600
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v
!i122 11092
R126
R41
R42
r1
!s85 0
31
Z189 !s108 1708072775.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Sample_RAM_Block/Sample_RAM_Block.v|
!s101 -O0
!i113 1
R44
R14
n@sample_@r@a@m_@block
Esample_ram_block_decoder
Z190 w1683633429
R2
R3
R4
!i122 11090
R5
Z191 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
Z192 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd
l0
L6 1
VC:VV1TbCV<a]1onBcNO;Z2
!s100 Rm]`Q>QN^[gM0La<g4ZTP3
R8
33
R155
!i10b 1
R189
Z193 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
Z194 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_Decoder.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 24 sample_ram_block_decoder 0 22 C:VV1TbCV<a]1onBcNO;Z2
!i122 11090
l26
L17 68
V>5Xi[zm8HPNo2>H[8LLEj2
!s100 0E_OAF`bHJYfl]U=FGjza1
R8
33
R155
!i10b 1
R189
R193
R194
!i113 1
R13
R14
Esample_ram_block_mux
Z195 w1683635492
R2
R3
R4
!i122 11091
R5
Z196 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
Z197 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd
l0
L6 1
V5C;M7FPN`jm<AJKIMY<5;2
!s100 g_eSY=]ozUCF8iODj_]J?0
R8
33
R155
!i10b 1
R189
Z198 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
Z199 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Sample_RAM_Block_MUX.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 sample_ram_block_mux 0 22 5C;M7FPN`jm<AJKIMY<5;2
!i122 11091
l43
L34 68
V0jCA[Y;C>KR1_PZ3e@oL22
!s100 cFeMB<4JKd9N4O<UH@:7>3
R8
33
R155
!i10b 1
R189
R198
R199
!i113 1
R13
R14
Esamplecompose
Z200 w1707653929
R2
R3
R4
!i122 11240
R5
Z201 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd
Z202 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd
l0
L6 1
V_DLhm;;UHBQAzM1KGNTL<0
!s100 oDmP]je;7;X0DOO=T^k=P2
R8
33
Z203 !s110 1709027642
!i10b 1
Z204 !s108 1709027641.000000
Z205 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd|
Z206 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleCompose.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 samplecompose 0 22 _DLhm;;UHBQAzM1KGNTL<0
!i122 11240
l39
L24 51
VldEjYecB^_DFl`:^8j=zC3
!s100 =X1X>C@<G<13fbOT;73E[1
R8
33
R203
!i10b 1
R204
R205
R206
!i113 1
R13
R14
Esampletxdecompose
Z207 w1707653960
R2
R3
R4
!i122 11241
R5
Z208 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd
Z209 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd
l0
L6 1
V@=IH[@O42@@m80CeIjfOF3
!s100 7N8XGeokf1=A@Qhi1gMAB2
R8
33
Z210 !s110 1709027643
!i10b 1
Z211 !s108 1709027642.000000
Z212 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd|
Z213 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SampleTxDeCompose.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 17 sampletxdecompose 0 22 @=IH[@O42@@m80CeIjfOF3
!i122 11241
l36
L22 30
V;DVUaE_VXoHGg8Xf:balG0
!s100 M?YWX`XnYSC]foD_?GX9V2
R8
33
R210
!i10b 1
R211
R212
R213
!i113 1
R13
R14
vSRAM
R37
R150
!i10b 1
!s100 Lc2hh=LM=2^?`2Yn^c_>H1
I[;6zhc[[Q:TVdkFfKn<zQ3
S1
R151
w1681817622
8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v
!i122 386
L0 9 78
R41
R42
r1
!s85 0
31
Z214 !s108 1681818529.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/SRAM/SRAM.v|
!s101 -O0
!i113 1
R44
R14
n@s@r@a@m
Esram_test
Z215 w1681818502
R3
R4
!i122 389
R151
Z216 8C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
Z217 FC:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd
l0
Z218 L23 1
VojeC9C8;:KhY5cRkj6HlC0
!s100 `i[W4R>>a55^GFUGFH<mc2
R8
33
R150
!i10b 1
R214
Z219 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
Z220 !s107 C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/stimulus/SRAM_test.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 9 sram_test 0 22 ojeC9C8;:KhY5cRkj6HlC0
!i122 389
l77
L26 159
Vz9I7<k9A<BDm39bk5mQC>2
!s100 OHQ1iGDX=H5a6@>59Sa_F1
R8
33
R150
!i10b 1
R214
R219
R220
!i113 1
R13
R14
Esynchronizer
Z221 w1675847088
R3
R4
!i122 11242
R5
Z222 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
Z223 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd
l0
L4 1
VG>T8d6@N^^USZ8Ac50]0Z1
!s100 7>8g2A;Xn??L=40Yz3^I23
R8
33
Z224 !s110 1709027644
!i10b 1
Z225 !s108 1709027643.000000
Z226 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
Z227 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Synchronizer.vhd|
!i113 1
R13
R14
Aarch
R3
R4
DEx4 work 12 synchronizer 0 22 G>T8d6@N^^USZ8Ac50]0Z1
!i122 11242
l23
L19 21
V<ESh;;562;oh=`2T0Le_=2
!s100 Vh6aRY]20Xco8Z^6KGN^71
R8
33
R224
!i10b 1
R225
R226
R227
!i113 1
R13
R14
Esyncinb_handler
Z228 w1693244714
R2
R3
R4
!i122 8010
R5
Z229 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd
Z230 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd
l0
L6 1
V]K:B_YD3HRnazX6?kXzL60
!s100 omK13OfOGFZ;EAAI:PEIE0
R8
33
Z231 !s110 1703712289
!i10b 1
R173
Z232 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd|
Z233 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/SYNCinb_Handler.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 15 syncinb_handler 0 22 ]K:B_YD3HRnazX6?kXzL60
!i122 8010
l49
L26 180
VD=>8WeROShaoN<g0acVI=2
!s100 OOV<f`043_ioJkFkTeeQ]0
R8
33
R231
!i10b 1
R173
R232
R233
!i113 1
R13
R14
Etb_data_block
Z234 w1707946371
Z235 DPx4 ieee 16 std_logic_textio 0 22 8]8<fKiYoHe;_IDO3kmNH2
R2
R3
R4
!i122 11108
R5
Z236 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
Z237 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd
l0
Z238 L26 1
VIbUdBa>;oTnZ@fOLC8FT@1
!s100 o=o7?KAa[o1ZG_1:zdD`L1
R8
33
Z239 !s110 1708072783
!i10b 1
Z240 !s108 1708072783.000000
Z241 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
Z242 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Data_Block.vhd|
!i113 1
R13
R14
Abehavioral
R235
R2
R3
R4
DEx4 work 13 tb_data_block 0 22 IbUdBa>;oTnZ@fOLC8FT@1
!i122 11108
l231
L29 526
V_UN46G?[^;h1Q4R3c>W`F2
!s100 GgVZSMdnEE1mkk[>kMBjh1
R8
33
R239
!i10b 1
R240
R241
R242
!i113 1
R13
R14
Etb_datablockwithfifo
Z243 w1692454408
R235
R2
R3
R4
!i122 4322
R5
Z244 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
Z245 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd
l0
R238
V1FEznPJ6Uc]Fl<JT08Ykl1
!s100 4]9;`[]5iRGJlSUzi][bB3
R8
33
Z246 !s110 1692454536
!i10b 1
Z247 !s108 1692454536.000000
Z248 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
Z249 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo.vhd|
!i113 1
R13
R14
Abehavioral
R235
R2
R3
R4
DEx4 work 20 tb_datablockwithfifo 0 22 1FEznPJ6Uc]Fl<JT08Ykl1
!i122 4322
l131
L29 379
VeQ_n:g[YDF9O_WeYo5=V42
!s100 K;ScnGQC<DJRkKOGgYB2:3
R8
33
R246
!i10b 1
R247
R248
R249
!i113 1
R13
R14
Etb_datablockwithfifo_txarbiter
Z250 w1692598047
R235
R2
R3
R4
!i122 4799
R5
Z251 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
Z252 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd
l0
R238
V6MZznc_kEBVL]zUKnIM5f0
!s100 LcZf=R6Ulgm>nPECD]C<C3
R8
33
Z253 !s110 1692598092
!i10b 1
Z254 !s108 1692598092.000000
Z255 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
Z256 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_TxArbiter.vhd|
!i113 1
R13
R14
Abehavioral
R235
R2
R3
R4
DEx4 work 30 tb_datablockwithfifo_txarbiter 0 22 6MZznc_kEBVL]zUKnIM5f0
!i122 4799
l192
L29 419
VX4o5XlJDWWJniG3XQQVoF3
!s100 aAEIn@i8>1?Y]B^kN8BI50
R8
33
R253
!i10b 1
R254
R255
R256
!i113 1
R13
R14
Etb_datablockwithfifo_usb_3_0
Z257 w1694673254
R235
R2
R3
R4
!i122 7563
R5
Z258 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
Z259 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd
l0
R238
V^63V[^C]FmoibbETWX[M30
!s100 LJ4cia:l`H7J75[]8a9dV2
R8
33
R97
!i10b 1
R99
Z260 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
Z261 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataBlockWithFifo_USB_3_0.vhd|
!i113 1
R13
R14
Abehavioral
R235
R2
R3
R4
DEx4 work 28 tb_datablockwithfifo_usb_3_0 0 22 ^63V[^C]FmoibbETWX[M30
!i122 7563
l246
L29 586
VcX@V8`j3_:XmndU1CQ>593
!s100 =Y7?P>b9Fh26Y0=9R9Wh`2
R8
33
R97
!i10b 1
R99
R260
R261
!i113 1
R13
R14
Etb_datasource_transciever
Z262 w1704395940
R3
R4
!i122 9491
R5
Z263 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd
Z264 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd
l0
R218
VW0ZLC:o:A4Yf=VH7g4oVE0
!s100 ALM58A=8CZjA5VTW<YzeR1
R8
33
Z265 !s110 1704398945
!i10b 1
Z266 !s108 1704398945.000000
Z267 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd|
Z268 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_DataSource_Transciever.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 25 tb_datasource_transciever 0 22 W0ZLC:o:A4Yf=VH7g4oVE0
!i122 9491
l98
L26 133
VKYVAeX1j0a?=h3?TOS?m<1
!s100 >PLHL2li`jcVilZZN^ReR1
R8
33
R265
!i10b 1
R266
R267
R268
!i113 1
R13
R14
Etb_transceiver
Z269 w1693216951
R3
R4
!i122 6568
R5
Z270 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd
Z271 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd
l0
R218
VKHbniM`?6QBVUTIJe`BO70
!s100 DYL1?OU63T5e^@G5KT:[L1
R8
33
Z272 !s110 1693244302
!i10b 1
Z273 !s108 1693244302.000000
Z274 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd|
Z275 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 14 tb_transceiver 0 22 KHbniM`?6QBVUTIJe`BO70
!i122 6568
l83
L26 108
V:cO3@l>PFoaloOVPe_XE80
!s100 gH403W@CMoLPg:fiooC>R1
R8
33
R272
!i10b 1
R273
R274
R275
!i113 1
R13
R14
Etb_transceiver_2
Z276 w1693247243
R3
R4
!i122 6712
R5
Z277 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd
Z278 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd
l0
R218
Vd^lAfcDZLB?0jW:Ofd;@J3
!s100 <7MoD<kzdAEU^6ai[;6n`3
R8
33
Z279 !s110 1693248852
!i10b 1
Z280 !s108 1693248852.000000
Z281 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd|
Z282 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_2.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_transceiver_2 0 22 d^lAfcDZLB?0jW:Ofd;@J3
!i122 6712
l72
L26 91
V0G6HZ^d=od1FZE?FGgZ2J0
!s100 UT0Ez:]Gh8UfK@N8Kc2HI0
R8
33
R279
!i10b 1
R280
R281
R282
!i113 1
R13
R14
Etb_transceiver_4
Z283 w1693326039
R3
R4
!i122 8015
R5
Z284 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd
Z285 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd
l0
R218
VgzJH^FlKNGNMD2R3_agi<2
!s100 ;F0SNl^IMAShiJQWnlQnG0
R8
33
Z286 !s110 1703712290
!i10b 1
Z287 !s108 1703712290.000000
Z288 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd|
Z289 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_4.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_transceiver_4 0 22 gzJH^FlKNGNMD2R3_agi<2
!i122 8015
l95
L26 129
VA8G7UzfDBk0TZ0=1g@CTA2
!s100 zJj`YHkKX=DQzZLbG5KF`3
R8
33
R286
!i10b 1
R287
R288
R289
!i113 1
R13
R14
Etb_transceiver_main
Z290 w1709026918
R3
R4
!i122 11296
R5
Z291 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd
Z292 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd
l0
R218
V6lHcX?g0>W8<oGPg6InJF1
!s100 hndj@@=:HHY`9Z8c@FeXb0
R8
33
Z293 !s110 1709027699
!i10b 1
Z294 !s108 1709027698.000000
Z295 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd|
Z296 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/stimulus/TB_Transceiver_Main.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
Z297 DEx4 work 19 tb_transceiver_main 0 22 6lHcX?g0>W8<oGPg6InJF1
!i122 11296
l142
Z298 L26 210
Z299 V:SYD?9h0V;<3Lzfe@mi2O0
Z300 !s100 2ciJLlRY6m?TN_SjTTVVb0
R8
33
R293
!i10b 1
R294
R295
R296
!i113 1
R13
R14
Etb_uart_protocol
Z301 w1675888168
R3
R4
!i122 125
R0
Z302 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
Z303 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd
l0
R218
Vc2BVcVG:lz[`6>K_7b[U<1
!s100 cnJ9K?fe;?BJHIgmzGjZU2
R8
33
Z304 !s110 1675888288
!i10b 1
Z305 !s108 1675888288.000000
Z306 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
Z307 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/stimulus/tb_UART_Protocol.vhd|
!i113 1
R13
R14
Abehavioral
R3
R4
DEx4 work 16 tb_uart_protocol 0 22 c2BVcVG:lz[`6>K_7b[U<1
!i122 125
l118
L26 171
V;LhM3igF:iUkTP1Dm4]zU0
!s100 4AK<0:155c;Qn^Boa3jRN2
R8
33
R304
!i10b 1
R305
R306
R307
!i113 1
R13
R14
Etest_generator
Z308 w1681221647
R2
R3
R4
!i122 7501
R5
Z309 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
Z310 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd
l0
L6 1
VG40dTT5UPGdEk?SL7cAk>3
!s100 Cbk8hEFTLKi]59I6kdo0m1
R8
33
Z311 !s110 1694693665
!i10b 1
Z312 !s108 1694693665.000000
Z313 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
Z314 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 14 test_generator 0 22 G40dTT5UPGdEk?SL7cAk>3
!i122 7501
l43
Z315 L31 70
VaXFl8=IA^lfcU:@1EYUMU3
!s100 >5?7Wn]Qe;aRPPNWLo0[N3
R8
33
R311
!i10b 1
R312
R313
R314
!i113 1
R13
R14
Etest_generator_for_lanes
Z316 w1704316889
R2
R3
R4
!i122 11243
R5
Z317 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd
Z318 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd
l0
L6 1
VQ>aX<3zFRhM@Gn_193PeU0
!s100 >?B9V5R4C[@4Um2W4ViX31
R8
33
Z319 !s110 1709027645
!i10b 1
Z320 !s108 1709027644.000000
Z321 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd|
Z322 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_for_Lanes.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 24 test_generator_for_lanes 0 22 Q>aX<3zFRhM@Gn_193PeU0
!i122 11243
l43
R315
V717UK^gJ<k9873jJ5gRj73
!s100 1EN=3mLK_MMRI1n]jS5M_3
R8
33
R319
!i10b 1
R320
R321
R322
!i113 1
R13
R14
Etest_generator_xcvr
Z323 w1702025968
R2
R3
R4
!i122 8011
R5
Z324 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd
Z325 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd
l0
L6 1
VLcYRNZ`J52V[Z^`Y]3@RL0
!s100 7bSC?D0SkabdZblknM0GI2
R8
33
R231
!i10b 1
Z326 !s108 1703712289.000000
Z327 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd|
Z328 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Test_Generator_XCVR.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 19 test_generator_xcvr 0 22 LcYRNZ`J52V[Z^`Y]3@RL0
!i122 8011
l46
L20 224
VW<lN?k36H8LEi]]=dc6X`2
!s100 LQ>n?D[DM;LjFSUML<A_41
R8
33
R231
!i10b 1
R326
R327
R328
!i113 1
R13
R14
vTransceiver
R37
R231
!i10b 1
!s100 `U3Oal1F8n_51IP9OhiC01
IWbc<J`M0E@6jiLEFa38gR2
S1
R5
w1703712140
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v
!i122 8012
L0 9 576
R41
R42
r1
!s85 0
31
R326
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver/Transceiver.v|
!s101 -O0
!i113 1
R44
R65
R14
n@transceiver
Etransceiver_controller
Z329 w1709027468
R2
R3
R4
!i122 11292
R5
Z330 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd
Z331 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd
l0
L6 1
V4B7UO_z3Ll8KYBaz9eEUF3
!s100 aha`gFS7U6^BgjzGJe4VQ0
R8
33
Z332 !s110 1709027695
!i10b 1
Z333 !s108 1709027694.000000
Z334 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd|
Z335 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_Controller.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 transceiver_controller 0 22 4B7UO_z3Ll8KYBaz9eEUF3
!i122 11292
l103
L32 320
VU144RH=WeLkA5c013E]gG3
!s100 6fz`eAD8i`Q8GH:P9ZIg61
R8
33
R332
!i10b 1
R333
R334
R335
!i113 1
R13
R14
Etransceiver_lanesconnection
Z336 w1708803064
R2
R3
R4
!i122 11291
R5
Z337 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd
Z338 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd
l0
L6 1
VhFZEzzU]9D53g7VS:FBJL0
!s100 RaF7>z6HWaTVabe:NEE3U1
R8
33
Z339 !s110 1709027694
!i10b 1
Z340 !s108 1709027693.000000
Z341 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd|
Z342 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LanesConnection.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 27 transceiver_lanesconnection 0 22 hFZEzzU]9D53g7VS:FBJL0
!i122 11291
l174
L46 315
VdS=;5^^XUMiQk^b92HZRk1
!s100 3?VE9L1HB:TVL47RFZDc91
R8
33
R339
!i10b 1
R340
R341
R342
!i113 1
R13
R14
Etransceiver_lanestatus
Z343 w1708800737
R2
R3
R4
!i122 11284
R5
Z344 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd
Z345 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd
l0
L6 1
VE`K3mHcGf4nLz8YgNaCjZ2
!s100 nhTz<BQ<1f7?lS:nk_HN10
R8
33
Z346 !s110 1709027687
!i10b 1
Z347 !s108 1709027686.000000
Z348 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd|
Z349 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Transceiver_LaneStatus.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 transceiver_lanestatus 0 22 E`K3mHcGf4nLz8YgNaCjZ2
!i122 11284
l43
L29 55
VBNS>B@KPcKaQnJ[IzSkP62
!s100 WAZfjgHS8zHSA^giVBE@H2
R8
33
R346
!i10b 1
R347
R348
R349
!i113 1
R13
R14
vTransceiver_Main
R37
!s110 1709027696
!i10b 1
!s100 DZj_U9J`IW]m5gJ^^7KY92
IlAiPUijlJaRBk4MN=NLOi2
S1
R5
w1708940321
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v
!i122 11293
L0 9 479
R41
R42
r1
!s85 0
31
!s108 1709027695.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transceiver_Main/Transceiver_Main.v|
!s101 -O0
!i113 1
R44
R65
R14
n@transceiver_@main
vTransciever_OneLane
R37
!s110 1709027691
!i10b 1
!s100 Z;4QcjS>lRDC:mHQB3GU_3
IM351<A?NPBW[e332O2V>b1
S1
R5
w1708898799
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v
!i122 11288
L0 9 525
R41
R42
r1
!s85 0
31
!s108 1709027690.000000
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v|
!s90 -reportprogress|300|+incdir+C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/Actel/DirectCore/CORELANEMSTR/2.1.100/rtl/vlog/core|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Transciever_OneLane/Transciever_OneLane.v|
!s101 -O0
!i113 1
R44
R65
R14
n@transciever_@one@lane
Etrigger_control
Z350 w1707769213
Z351 DPx4 work 17 cmd_table_trigger 0 22 ;o`e>PSi@K9:zi9BTFJAZ1
R2
R3
R4
!i122 11103
R5
Z352 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
Z353 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd
l0
L9 1
VdlYgH]i<CRmzeC8mWR>hV0
!s100 CI?BG0Y4Z_hgR3>FW1@4B1
R8
33
Z354 !s110 1708072781
!i10b 1
R82
Z355 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
Z356 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Control.vhd|
!i113 1
R13
R14
Artl
R351
R2
R3
R4
DEx4 work 15 trigger_control 0 22 dlYgH]i<CRmzeC8mWR>hV0
!i122 11103
l84
L40 395
Vaeh?0XAI4kjeWjn11AkRc3
!s100 o[2jEMY95EI[>?7=j4WJA1
R8
33
R354
!i10b 1
R82
R355
R356
!i113 1
R13
R14
Etrigger_main
Z357 w1707854639
R2
R3
R4
!i122 11104
R5
Z358 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
Z359 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd
l0
L6 1
VhJ=ReE?Mj9Y9F`Fb64NhL2
!s100 0EPfUzZKC0RhalIbjZ6;C1
R8
33
R354
!i10b 1
Z360 !s108 1708072781.000000
Z361 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
Z362 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Main.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 trigger_main 0 22 hJ=ReE?Mj9Y9F`Fb64NhL2
!i122 11104
l85
L38 311
VhB:zJiQoQ>KBzDJ`TcK@61
!s100 >gZOa7=@AIRUKhSOo6^2U2
R8
33
R354
!i10b 1
R360
R361
R362
!i113 1
R13
R14
vTrigger_Top_Part
R37
R108
!i10b 1
!s100 YdkmZ^N=D_VUPXA5>PQE?2
Ib36CM?3]NBEeH0QcQD6B>1
S1
R5
w1707766565
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v
!i122 11105
L0 9 152
R41
R42
r1
!s85 0
31
R360
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/Trigger_Top_Part/Trigger_Top_Part.v|
!s101 -O0
!i113 1
R44
R14
n@trigger_@top_@part
Etrigger_unit
Z363 w1707766256
R2
R3
R4
!i122 11086
R5
Z364 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
Z365 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd
l0
L6 1
V<8@9Xhe4URBBR_79n2DH50
!s100 d7n>8L8bzeAWAI>Bfae[T1
R8
33
R69
!i10b 1
R127
Z366 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
Z367 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/Trigger_Unit.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 12 trigger_unit 0 22 <8@9Xhe4URBBR_79n2DH50
!i122 11086
l56
L31 83
V?BQU31WKli18WJ=XmBcRb1
!s100 MMIKQFKH_X@Ai]c?TY^Q12
R8
33
R69
!i10b 1
R127
R366
R367
!i113 1
R13
R14
Etxlanecontrol
Z368 w1707672361
R2
R3
R4
!i122 11287
R5
Z369 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd
Z370 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd
l0
L6 1
Vk44He=gk1Pl;`Ofco`aAi0
!s100 nmGU7:nLN^kTV9??lR46Z1
R8
33
Z371 !s110 1709027690
!i10b 1
Z372 !s108 1709027689.000000
Z373 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd|
Z374 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxLaneControl.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 13 txlanecontrol 0 22 k44He=gk1Pl;`Ofco`aAi0
!i122 11287
l78
L29 413
V8<k2oICnlC@5U2oU6;R5P1
!s100 ]JX@?LP5k:oBbGMfU;RMi2
R8
33
R371
!i10b 1
R372
R373
R374
!i113 1
R13
R14
Etxmainlinkcontroller
Z375 w1704395212
R2
R3
R4
!i122 11290
R5
Z376 8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd
Z377 FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd
l0
L6 1
V;943V4:>3MYBJYm]5>TUd1
!s100 I@><`GIB:F:1WeO<cEzVW3
R8
33
Z378 !s110 1709027693
!i10b 1
Z379 !s108 1709027692.000000
Z380 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd|
Z381 !s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/hdl/TxMainLinkController.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 20 txmainlinkcontroller 0 22 ;943V4:>3MYBJYm]5>TUd1
!i122 11290
l49
L25 140
ViIL4a:6e`Gk4Cb^6zzkce0
!s100 AZKheHeXAc_INSg`VQ62a2
R8
33
R378
!i10b 1
R379
R380
R381
!i113 1
R13
R14
vUART_Protocol
R37
R304
!i10b 1
!s100 g^BPhDA@Y:Z;KU1E`@KDW1
I0U`C>QD[NJHogmY1;8H9<2
S1
R0
w1675883786
8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v
!i122 124
L0 9 126
R41
R42
r1
!s85 0
31
R305
!s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/component/work/UART_Protocol/UART_Protocol.v|
!s101 -O0
!i113 1
R44
R14
n@u@a@r@t_@protocol
Euart_rx_protocol
Z382 w1675886887
R2
R3
R4
!i122 122
R0
Z383 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
Z384 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd
l0
L6 1
ViIZ]aUh9z=1H4a6NM8TKX1
!s100 9C024ThSM^H6C6g8<BQfa3
R8
33
R38
!i10b 1
R43
Z385 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
Z386 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_RX_Protocol.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 uart_rx_protocol 0 22 iIZ]aUh9z=1H4a6NM8TKX1
!i122 122
l51
L26 344
V975JUTnN=RaULE0PL4ziF0
!s100 A:^n87SYZDnG<K?;ka5lg1
R8
33
R38
!i10b 1
R43
R385
R386
!i113 1
R13
R14
Euart_tx_protocol
Z387 w1675886362
R2
R3
R4
!i122 123
R0
Z388 8C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
Z389 FC:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd
l0
L7 1
V[;6GzYA5^Bh?kk]7_CoR00
!s100 CY:2l1AeL4^b16DUllEYj0
R8
33
R304
!i10b 1
R43
Z390 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
Z391 !s107 C:/VHDL/Digitizer/Digitizer_ver1/Digitizer/hdl/UART_TX_Protocol.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 16 uart_tx_protocol 0 22 [;6GzYA5^Bh?kk]7_CoR00
!i122 123
l43
L27 298
V0<XJ2RH;PK8Hg5h2KGSCT0
!s100 1<^7PCBU>f96I_l2:;HiA2
R8
33
R304
!i10b 1
R43
R390
R391
!i113 1
R13
R14
vUSB_3_Protocol
R37
R101
!i10b 1
!s100 YkL[lVIXOCHE15kT=cJU:3
I<R9aK]MllN@OO7aJR4zHl3
S1
R5
w1694632464
8C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
FC:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v
!i122 7551
L0 9 278
R41
R42
r1
!s85 0
31
R100
!s107 C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s90 -reportprogress|300|-sv|-work|presynth|C:/VHDL_temp/Digitizer/Digitizer_vhdl/Digitizer/component/work/USB_3_Protocol/USB_3_Protocol.v|
!s101 -O0
!i113 1
R44
R14
n@u@s@b_3_@protocol
