;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, 0
	SUB @0, @2
	CMP 210, 0
	SUB @121, 106
	CMP #0, -50
	MOV -1, <-20
	SUB @21, 6
	SUB @21, 6
	SPL <-127, 100
	SUB @121, 106
	SUB @121, 106
	SUB @-127, 100
	JMP -1, @-20
	SUB 121, 0
	SUB #72, @200
	MOV 1, <20
	MOV 1, <20
	MOV 1, <20
	CMP @21, 6
	ADD #270, <0
	SUB @21, 6
	SUB @-127, 100
	SUB @-127, 100
	CMP #100, 10
	SUB @-127, 100
	MOV 1, <20
	SLT 121, <-10
	SUB -207, <-120
	SUB @21, 6
	MOV 1, <20
	MOV 1, <20
	CMP 0, @0
	ADD 210, 60
	SUB @21, 6
	JMP 1, @20
	JMP 1, @20
	SUB 121, 0
	CMP @121, 106
	SPL @300, 90
	SUB 210, 0
	SPL 0, <402
	SPL 60, #0
	CMP #12, @1
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -100, 0
	SUB @0, @2
	SUB @-127, 100
	SUB @121, 106
	SUB 1, <20
	MOV -1, <-20
	SUB @21, 6
