$date
	Wed Jun 04 21:28:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zeroflag $end
$var wire 32 " F [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 32 $ B [31:0] $end
$var reg 4 % S [3:0] $end
$scope module uut $end
$var wire 32 & A [31:0] $end
$var wire 32 ' B [31:0] $end
$var wire 4 ( S [3:0] $end
$var reg 32 ) F [31:0] $end
$var reg 1 ! zeroflag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
b10011001101011011011111011110000 '
b10010001101000101011001111000 &
bx %
b10011001101011011011111011110000 $
b10010001101000101011001111000 #
b0 "
1!
$end
#10000
0!
b10101011111000100001010101101000 "
b10101011111000100001010101101000 )
b0 %
b0 (
#20000
b1111000100001101001011110001000 "
b1111000100001101001011110001000 )
b1 %
b1 (
#30000
1!
b0 "
b0 )
b10 %
b10 (
#40000
0!
b1 "
b1 )
b11 %
b11 (
#50000
b10011011101111011111111011111000 "
b10011011101111011111111011111000 )
b110 %
b110 (
#60000
b10000001001000001011001110000 "
b10000001001000001011001110000 )
b111 %
b111 (
#70000
b10010001101000101011001111100 "
b10010001101000101011001111100 )
b100 %
b100 (
b100 $
b100 '
#90000
b1001000110100010101100111 "
b1001000110100010101100111 )
b101 %
b101 (
#100000
1!
b0 "
b0 )
b1010 %
b1010 (
#110000
