#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar  9 17:47:47 2023
# Process ID: 10568
# Current directory: D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1
# Command line: vivado.exe -log design_1_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl
# Log file: D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.vds
# Journal file: D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_microblaze_0_0.tcl -notrace
Command: synth_design -top design_1_microblaze_0_0 -part xc7a50tftg256-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 807.078 ; gain = 177.926
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 10000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 14 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 65536 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 16 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 14 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 65536 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 16 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'd:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd:162743' bound to instance 'U0' of component 'MicroBlaze' [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:959]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (63#1) [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:190]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_En
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized4 has unconnected port Scan_En
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[255]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[254]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[253]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[252]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[251]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[250]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[249]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[248]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[247]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[246]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[245]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[244]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[243]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[242]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[241]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[240]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[239]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[238]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[237]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[236]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[235]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[234]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[233]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[232]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[231]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[230]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[229]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[228]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[227]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[226]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[225]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[224]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[223]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[222]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[221]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[220]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[219]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[218]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[217]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[216]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[215]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[214]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[213]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[212]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[211]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[210]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[209]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[208]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[207]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[206]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[205]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[204]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[203]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[202]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[201]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[200]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[199]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[198]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[197]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[196]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[195]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[194]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[193]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[192]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[191]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[190]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[189]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[188]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[187]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[186]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[185]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[184]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[183]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[182]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[181]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[180]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[179]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[178]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[177]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[176]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[175]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[174]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[173]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[172]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[171]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1064.668 ; gain = 435.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1064.668 ; gain = 435.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1064.668 ; gain = 435.516
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 742 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1111.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 506 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 158 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 186 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1126.035 ; gain = 14.234
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 56    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 36    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 324   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 10    
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 238   
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 135   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/of_set_MSR_IE_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/mem_is_bs_instr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1 /second_request_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_DCache.Using_WriteThrough.DCache_I1 /\Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /\Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /victim_hit_hold_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1 /stream_hit_hold_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Instr_Excep_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Interrupt_Brk_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Take_Intr_or_Exc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2844]' (FDR) to 'U0/LOCKSTEP_Out_reg[2766]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2154]' (FDR) to 'U0/LOCKSTEP_Out_reg[2153]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2153]' (FDR) to 'U0/LOCKSTEP_Out_reg[2152]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2152]' (FDR) to 'U0/LOCKSTEP_Out_reg[2151]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[2045]' (FDR) to 'U0/LOCKSTEP_Out_reg[1967]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3]                              | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]                                | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.r_fifo_mem_reg[15]                  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 22     | 22         | 22     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.r_fifo_mem_reg[15]                  | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |CARRY4     |     1|
|3     |LUT1       |    34|
|4     |LUT2       |   143|
|5     |LUT3       |   331|
|6     |LUT4       |   252|
|7     |LUT5       |   289|
|8     |LUT6       |   557|
|9     |LUT6_2     |    64|
|10    |MULT_AND   |     1|
|11    |MUXCY_L    |   184|
|12    |MUXF7      |   114|
|13    |MUXF8      |     1|
|14    |RAM32M     |    16|
|15    |RAM32X1D   |    32|
|16    |RAMB36E1   |     2|
|17    |RAMB36E1_1 |    32|
|18    |SRL16E     |   170|
|19    |SRLC16E    |     8|
|20    |XORCY      |    94|
|21    |FDCE       |   143|
|22    |FDE        |    32|
|23    |FDR        |   123|
|24    |FDRE       |  1735|
|25    |FDS        |     1|
|26    |FDSE       |    60|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                                                         |Module                                 |Cells |
+------+-------------------------------------------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                                                              |                                       |  4423|
|2     |  U0                                                                                             |MicroBlaze                             |  4423|
|3     |    MicroBlaze_Core_I                                                                            |MicroBlaze_Core                        |  3906|
|4     |      \Performance.Core                                                                          |MicroBlaze_GTi                         |  3892|
|5     |        Data_Flow_I                                                                              |Data_Flow_gti                          |   795|
|6     |          ALU_I                                                                                  |ALU                                    |   115|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                                    |MB_MUXCY_728                           |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                   |ALU_Bit__parameterized2                |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                                              |MB_LUT4                                |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                                             |MB_LUT6__parameterized12               |     1|
|11    |              \Last_Bit.MULT_AND_I                                                               |MB_MULT_AND                            |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                                              |MB_MUXCY_XORCY_820                     |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                                              |MB_MUXCY_821                           |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                  |ALU_Bit                                |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_818                          |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_819                     |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                  |ALU_Bit_729                            |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_816                          |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_817                     |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                  |ALU_Bit_730                            |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_814                          |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_815                     |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                  |ALU_Bit_731                            |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_812                          |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_813                     |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                  |ALU_Bit_732                            |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_810                          |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_811                     |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                  |ALU_Bit_733                            |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_808                          |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_809                     |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                  |ALU_Bit_734                            |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_806                          |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_807                     |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                  |ALU_Bit_735                            |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_804                          |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_805                     |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                  |ALU_Bit_736                            |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_802                          |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_803                     |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                  |ALU_Bit_737                            |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_800                          |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_801                     |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                   |ALU_Bit_738                            |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_798                          |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_799                     |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                  |ALU_Bit_739                            |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_796                          |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_797                     |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                  |ALU_Bit_740                            |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_794                          |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_795                     |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                  |ALU_Bit_741                            |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_792                          |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_793                     |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                  |ALU_Bit_742                            |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_790                          |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_791                     |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                  |ALU_Bit_743                            |     6|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_788                          |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_789                     |     5|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                  |ALU_Bit_744                            |     6|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_786                          |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_787                     |     5|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                  |ALU_Bit_745                            |     4|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_784                          |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_785                     |     3|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                  |ALU_Bit_746                            |     4|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_782                          |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_783                     |     3|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                  |ALU_Bit_747                            |     4|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_780                          |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_781                     |     3|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                  |ALU_Bit_748                            |     4|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_778                          |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_779                     |     3|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                   |ALU_Bit_749                            |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_776                          |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_777                     |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                  |ALU_Bit_750                            |     6|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_774                          |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_775                     |     5|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                  |ALU_Bit_751                            |     5|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_772                          |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_773                     |     4|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                   |ALU_Bit_752                            |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_770                          |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_771                     |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                   |ALU_Bit_753                            |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_768                          |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_769                     |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                   |ALU_Bit_754                            |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_766                          |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_767                     |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                   |ALU_Bit_755                            |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_764                          |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_765                     |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                   |ALU_Bit_756                            |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_762                          |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_763                     |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                   |ALU_Bit_757                            |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2_760                          |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_761                     |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                   |ALU_Bit_758                            |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                                         |MB_LUT6_2                              |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                                          |MB_MUXCY_XORCY_759                     |     2|
|107   |          Byte_Doublet_Handle_gti_I                                                              |Byte_Doublet_Handle_gti                |    45|
|108   |          Data_Flow_Logic_I                                                                      |Data_Flow_Logic                        |   100|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                                      |MB_FDRE_696                            |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                                     |MB_FDRE_697                            |     2|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                                     |MB_FDRE_698                            |     2|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                                     |MB_FDRE_699                            |     2|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                                     |MB_FDRE_700                            |     2|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                                     |MB_FDRE_701                            |     2|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                                     |MB_FDRE_702                            |     2|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                                     |MB_FDRE_703                            |     2|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                                     |MB_FDRE_704                            |     2|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                                     |MB_FDRE_705                            |     2|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                                     |MB_FDRE_706                            |     5|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                                      |MB_FDRE_707                            |     2|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                                     |MB_FDRE_708                            |     2|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                                     |MB_FDRE_709                            |     2|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                                     |MB_FDRE_710                            |     2|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                                     |MB_FDRE_711                            |     5|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                                     |MB_FDRE_712                            |     1|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                                     |MB_FDRE_713                            |     2|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                                     |MB_FDRE_714                            |     1|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                                     |MB_FDRE_715                            |     2|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                                     |MB_FDRE_716                            |     1|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                                     |MB_FDRE_717                            |     1|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                                      |MB_FDRE_718                            |     2|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                                     |MB_FDRE_719                            |     1|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                                     |MB_FDRE_720                            |     2|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                                      |MB_FDRE_721                            |     2|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                                      |MB_FDRE_722                            |     2|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                                      |MB_FDRE_723                            |     2|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                                      |MB_FDRE_724                            |     2|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                                      |MB_FDRE_725                            |     2|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                                      |MB_FDRE_726                            |     2|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                                      |MB_FDRE_727                            |     2|
|141   |          Operand_Select_I                                                                       |Operand_Select_gti                     |   330|
|142   |            \Gen_Bit[0].MUXF7_I1                                                                 |MB_MUXF7_664                           |     1|
|143   |            \Gen_Bit[10].MUXF7_I1                                                                |MB_MUXF7_665                           |     5|
|144   |            \Gen_Bit[11].MUXF7_I1                                                                |MB_MUXF7_666                           |     5|
|145   |            \Gen_Bit[12].MUXF7_I1                                                                |MB_MUXF7_667                           |     5|
|146   |            \Gen_Bit[13].MUXF7_I1                                                                |MB_MUXF7_668                           |     5|
|147   |            \Gen_Bit[14].MUXF7_I1                                                                |MB_MUXF7_669                           |     5|
|148   |            \Gen_Bit[15].MUXF7_I1                                                                |MB_MUXF7_670                           |     5|
|149   |            \Gen_Bit[16].MUXF7_I1                                                                |MB_MUXF7_671                           |     2|
|150   |            \Gen_Bit[17].MUXF7_I1                                                                |MB_MUXF7_672                           |     5|
|151   |            \Gen_Bit[18].MUXF7_I1                                                                |MB_MUXF7_673                           |     4|
|152   |            \Gen_Bit[19].MUXF7_I1                                                                |MB_MUXF7_674                           |     4|
|153   |            \Gen_Bit[1].MUXF7_I1                                                                 |MB_MUXF7_675                           |     5|
|154   |            \Gen_Bit[20].MUXF7_I1                                                                |MB_MUXF7_676                           |     5|
|155   |            \Gen_Bit[21].MUXF7_I1                                                                |MB_MUXF7_677                           |     4|
|156   |            \Gen_Bit[22].MUXF7_I1                                                                |MB_MUXF7_678                           |     5|
|157   |            \Gen_Bit[23].MUXF7_I1                                                                |MB_MUXF7_679                           |     4|
|158   |            \Gen_Bit[24].MUXF7_I1                                                                |MB_MUXF7_680                           |     2|
|159   |            \Gen_Bit[25].MUXF7_I1                                                                |MB_MUXF7_681                           |     2|
|160   |            \Gen_Bit[26].MUXF7_I1                                                                |MB_MUXF7_682                           |     2|
|161   |            \Gen_Bit[27].MUXF7_I1                                                                |MB_MUXF7_683                           |     2|
|162   |            \Gen_Bit[28].MUXF7_I1                                                                |MB_MUXF7_684                           |     2|
|163   |            \Gen_Bit[29].MUXF7_I1                                                                |MB_MUXF7_685                           |     2|
|164   |            \Gen_Bit[2].MUXF7_I1                                                                 |MB_MUXF7_686                           |     5|
|165   |            \Gen_Bit[30].MUXF7_I1                                                                |MB_MUXF7_687                           |     2|
|166   |            \Gen_Bit[31].MUXF7_I1                                                                |MB_MUXF7_688                           |     2|
|167   |            \Gen_Bit[3].MUXF7_I1                                                                 |MB_MUXF7_689                           |     5|
|168   |            \Gen_Bit[4].MUXF7_I1                                                                 |MB_MUXF7_690                           |     5|
|169   |            \Gen_Bit[5].MUXF7_I1                                                                 |MB_MUXF7_691                           |     5|
|170   |            \Gen_Bit[6].MUXF7_I1                                                                 |MB_MUXF7_692                           |     5|
|171   |            \Gen_Bit[7].MUXF7_I1                                                                 |MB_MUXF7_693                           |     5|
|172   |            \Gen_Bit[8].MUXF7_I1                                                                 |MB_MUXF7_694                           |     5|
|173   |            \Gen_Bit[9].MUXF7_I1                                                                 |MB_MUXF7_695                           |     5|
|174   |          Register_File_I                                                                        |Register_File_gti                      |    16|
|175   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                                   |MB_RAM32M                              |     1|
|176   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                                  |MB_RAM32M_649                          |     1|
|177   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                                  |MB_RAM32M_650                          |     1|
|178   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                                  |MB_RAM32M_651                          |     1|
|179   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                                  |MB_RAM32M_652                          |     1|
|180   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                                  |MB_RAM32M_653                          |     1|
|181   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                                  |MB_RAM32M_654                          |     1|
|182   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                                   |MB_RAM32M_655                          |     1|
|183   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                                   |MB_RAM32M_656                          |     1|
|184   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                                   |MB_RAM32M_657                          |     1|
|185   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                                   |MB_RAM32M_658                          |     1|
|186   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                                   |MB_RAM32M_659                          |     1|
|187   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                                   |MB_RAM32M_660                          |     1|
|188   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                                   |MB_RAM32M_661                          |     1|
|189   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                                   |MB_RAM32M_662                          |     1|
|190   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                                   |MB_RAM32M_663                          |     1|
|191   |          Shift_Logic_Module_I                                                                   |Shift_Logic_Module_gti                 |     0|
|192   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                   |MB_MUXCY_535                           |     1|
|193   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                                     |MB_MUXCY_536                           |     1|
|194   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                                  |MB_LUT6_2__parameterized1              |     1|
|195   |          Zero_Detect_I                                                                          |Zero_Detect_gti                        |    12|
|196   |            Part_Of_Zero_Carry_Start                                                             |MB_MUXCY_642                           |     1|
|197   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                             |MB_MUXCY_643                           |     1|
|198   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                             |MB_MUXCY_644                           |     1|
|199   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                             |MB_MUXCY_645                           |     1|
|200   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                             |MB_MUXCY_646                           |     1|
|201   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                             |MB_MUXCY_647                           |     1|
|202   |            \Zero_Detecting[6].I_Part_Of_Zero_Detect                                             |MB_MUXCY_648                           |     1|
|203   |          exception_registers_I1                                                                 |exception_registers_gti                |   148|
|204   |            CarryIn_MUXCY                                                                        |MB_MUXCY_547                           |     1|
|205   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5              |     1|
|206   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_548                     |     1|
|207   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                           |MB_FDE                                 |     1|
|208   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_549          |     1|
|209   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_550                     |     2|
|210   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                          |MB_FDE_551                             |     1|
|211   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_552          |     1|
|212   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_553                     |     2|
|213   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                          |MB_FDE_554                             |     1|
|214   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_555          |     1|
|215   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_556                     |     2|
|216   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                          |MB_FDE_557                             |     1|
|217   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_558          |     1|
|218   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_559                     |     2|
|219   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                          |MB_FDE_560                             |     1|
|220   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_561          |     1|
|221   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_562                     |     2|
|222   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                          |MB_FDE_563                             |     1|
|223   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_564          |     1|
|224   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_565                     |     2|
|225   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                          |MB_FDE_566                             |     1|
|226   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_567          |     1|
|227   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_568                     |     5|
|228   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                          |MB_FDE_569                             |     1|
|229   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_570          |     1|
|230   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_571                     |     5|
|231   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                          |MB_FDE_572                             |     1|
|232   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_573          |     1|
|233   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_574                     |     6|
|234   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                          |MB_FDE_575                             |     1|
|235   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_576          |     1|
|236   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_577                     |     2|
|237   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                          |MB_FDE_578                             |     1|
|238   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_579          |     1|
|239   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_580                     |     2|
|240   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                           |MB_FDE_581                             |     1|
|241   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_582          |     1|
|242   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_583                     |     5|
|243   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                          |MB_FDE_584                             |     1|
|244   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_585          |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_586                     |     6|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                          |MB_FDE_587                             |     1|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_588          |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_589                     |     5|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                          |MB_FDE_590                             |     1|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_591          |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_592                     |     2|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                          |MB_FDE_593                             |     1|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_594          |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_595                     |     2|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                          |MB_FDE_596                             |     1|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_597          |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_598                     |     2|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                          |MB_FDE_599                             |     1|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_600          |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_601                     |     2|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                          |MB_FDE_602                             |     1|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_603          |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_604                     |     2|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                          |MB_FDE_605                             |     1|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_606          |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_607                     |     2|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                          |MB_FDE_608                             |     1|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_609          |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_610                     |     2|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                          |MB_FDE_611                             |     1|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_612          |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_613                     |     2|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                           |MB_FDE_614                             |     1|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_615          |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_616                     |     2|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                          |MB_FDE_617                             |     1|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                      |MB_LUT6_2__parameterized5_618          |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                        |MB_MUXCY_XORCY_619                     |     2|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                          |MB_FDE_620                             |     1|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_621          |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_622                     |     2|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                           |MB_FDE_623                             |     1|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_624          |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_625                     |     2|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                           |MB_FDE_626                             |     1|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_627          |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_628                     |     2|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                           |MB_FDE_629                             |     1|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_630          |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_631                     |     2|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                           |MB_FDE_632                             |     1|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_633          |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_634                     |     2|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                           |MB_FDE_635                             |     1|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_636          |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_637                     |     2|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                           |MB_FDE_638                             |     1|
|298   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                       |MB_LUT6_2__parameterized5_639          |     1|
|299   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                         |MB_MUXCY_XORCY_640                     |     2|
|300   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                           |MB_FDE_641                             |     1|
|301   |          msr_reg_i                                                                              |msr_reg_gti                            |    26|
|302   |            \MEM_MSR_Bits[24].Using_FDR.MSR_I                                                    |MB_FDR_537                             |     2|
|303   |            \MEM_MSR_Bits[26].Using_FDR.MSR_I                                                    |MB_FDR_538                             |     2|
|304   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                                    |MB_FDR_539                             |     2|
|305   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                                    |MB_FDR_540                             |     3|
|306   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                                    |MB_FDR_541                             |     2|
|307   |            \OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                               |MB_FDR_542                             |     2|
|308   |            \OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                               |MB_FDR_543                             |     2|
|309   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                               |MB_FDR_544                             |     2|
|310   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                               |MB_FDR_545                             |     2|
|311   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                               |MB_FDR_546                             |     2|
|312   |        Decode_I                                                                                 |Decode_gti                             |  1303|
|313   |          PC_Module_I                                                                            |PC_Module_gti                          |   323|
|314   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                           |MB_FDR_442                             |     3|
|315   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                            |MB_MUXF7_443                           |     2|
|316   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                          |MB_FDR_444                             |     2|
|317   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                           |MB_MUXF7_445                           |     2|
|318   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                          |MB_FDR_446                             |     2|
|319   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                           |MB_MUXF7_447                           |     2|
|320   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                          |MB_FDR_448                             |     2|
|321   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                           |MB_MUXF7_449                           |     2|
|322   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                          |MB_FDR_450                             |     2|
|323   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                           |MB_MUXF7_451                           |     2|
|324   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                          |MB_FDR_452                             |     2|
|325   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                           |MB_MUXF7_453                           |     2|
|326   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                          |MB_FDR_454                             |     2|
|327   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                           |MB_MUXF7_455                           |     2|
|328   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                          |MB_FDR_456                             |     2|
|329   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                           |MB_MUXF7_457                           |     2|
|330   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                          |MB_FDR_458                             |     2|
|331   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                           |MB_MUXF7_459                           |     2|
|332   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                          |MB_FDR_460                             |     2|
|333   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                           |MB_MUXF7_461                           |     2|
|334   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                          |MB_FDR_462                             |     2|
|335   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                           |MB_MUXF7_463                           |     2|
|336   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                           |MB_FDR_464                             |     2|
|337   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                            |MB_MUXF7_465                           |     2|
|338   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                          |MB_FDR_466                             |     2|
|339   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                           |MB_MUXF7_467                           |     2|
|340   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                          |MB_FDR_468                             |     2|
|341   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                           |MB_MUXF7_469                           |     2|
|342   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                          |MB_FDR_470                             |     2|
|343   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                           |MB_MUXF7_471                           |     2|
|344   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                          |MB_FDR_472                             |     2|
|345   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                           |MB_MUXF7_473                           |     2|
|346   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                          |MB_FDR_474                             |     3|
|347   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                           |MB_MUXF7_475                           |     2|
|348   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                          |MB_FDR_476                             |     2|
|349   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                           |MB_MUXF7_477                           |     2|
|350   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                          |MB_FDR_478                             |     3|
|351   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                           |MB_MUXF7_479                           |     2|
|352   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                          |MB_FDR_480                             |     2|
|353   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                           |MB_MUXF7_481                           |     2|
|354   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                          |MB_FDR_482                             |     3|
|355   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                           |MB_MUXF7_483                           |     2|
|356   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                          |MB_FDR_484                             |     3|
|357   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                           |MB_MUXF7_485                           |     2|
|358   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                           |MB_FDR_486                             |     2|
|359   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                            |MB_MUXF7_487                           |     2|
|360   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                          |MB_FDR_488                             |     3|
|361   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                           |MB_MUXF7_489                           |     2|
|362   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                          |MB_FDR_490                             |     3|
|363   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                           |MB_MUXF7_491                           |     2|
|364   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                           |MB_FDR_492                             |     2|
|365   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                            |MB_MUXF7_493                           |     2|
|366   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                           |MB_FDR_494                             |     2|
|367   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                            |MB_MUXF7_495                           |     2|
|368   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                           |MB_FDR_496                             |     2|
|369   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                            |MB_MUXF7_497                           |     2|
|370   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                           |MB_FDR_498                             |     2|
|371   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                            |MB_MUXF7_499                           |     2|
|372   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                           |MB_FDR_500                             |     2|
|373   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                            |MB_MUXF7_501                           |     2|
|374   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                           |MB_FDR_502                             |     2|
|375   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                            |MB_MUXF7_503                           |     2|
|376   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                           |MB_FDR_504                             |     2|
|377   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                            |MB_MUXF7_505                           |     2|
|378   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY                         |     2|
|379   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_506                     |     2|
|380   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_507                     |     2|
|381   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_508                     |     2|
|382   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_509                     |     2|
|383   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_510                     |     2|
|384   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_511                     |     2|
|385   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_512                     |     2|
|386   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_513                     |     2|
|387   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_514                     |     2|
|388   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_515                     |     2|
|389   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_516                     |     2|
|390   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_517                     |     2|
|391   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_518                     |     2|
|392   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_519                     |     2|
|393   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_520                     |     2|
|394   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_521                     |     2|
|395   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_522                     |     2|
|396   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_523                     |     2|
|397   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_524                     |     2|
|398   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_525                     |     2|
|399   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                  |MB_MUXCY_XORCY_526                     |     2|
|400   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_527                     |     2|
|401   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_528                     |     2|
|402   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_529                     |     2|
|403   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_530                     |     2|
|404   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_531                     |     2|
|405   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_532                     |     2|
|406   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_533                     |     2|
|407   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                   |MB_MUXCY_XORCY_534                     |     2|
|408   |          PreFetch_Buffer_I1                                                                     |PreFetch_Buffer_gti                    |   411|
|409   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                  |MB_FDR_348                             |     2|
|410   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                              |MB_LUT6                                |     1|
|411   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                  |MB_FDR_349                             |     4|
|412   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                              |MB_LUT6_350                            |     1|
|413   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                  |MB_FDR_351                             |     1|
|414   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                              |MB_LUT6_352                            |     1|
|415   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                  |MB_FDR_353                             |    24|
|416   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                              |MB_LUT6_354                            |     1|
|417   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                     |MB_LUT6__parameterized2                |     1|
|418   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                 |MB_MUXF7                               |     2|
|419   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                           |MB_FDR_355                             |     6|
|420   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                         |MB_MUXF7_356                           |     1|
|421   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                          |MB_FDR_357                             |     2|
|422   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                        |MB_MUXF7_358                           |     1|
|423   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                          |MB_FDR_359                             |     1|
|424   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                        |MB_MUXF7_360                           |     1|
|425   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                          |MB_FDR_361                             |     3|
|426   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                        |MB_MUXF7_362                           |     1|
|427   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                          |MB_FDR_363                             |     2|
|428   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                        |MB_MUXF7_364                           |     1|
|429   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                          |MB_FDR_365                             |     2|
|430   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                        |MB_MUXF7_366                           |     1|
|431   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                          |MB_FDR_367                             |     1|
|432   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                        |MB_MUXF7_368                           |     1|
|433   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                          |MB_FDR_369                             |    18|
|434   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                        |MB_MUXF7_370                           |     1|
|435   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                          |MB_FDR_371                             |     4|
|436   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                        |MB_MUXF7_372                           |     1|
|437   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                          |MB_FDR_373                             |     3|
|438   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                        |MB_MUXF7_374                           |     1|
|439   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                          |MB_FDR_375                             |     2|
|440   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                        |MB_MUXF7_376                           |     1|
|441   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                           |MB_FDR_377                             |    11|
|442   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                         |MB_MUXF7_378                           |     1|
|443   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                          |MB_FDR_379                             |     2|
|444   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                        |MB_MUXF7_380                           |     1|
|445   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                          |MB_FDR_381                             |     4|
|446   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                        |MB_MUXF7_382                           |     1|
|447   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                          |MB_FDR_383                             |     3|
|448   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                        |MB_MUXF7_384                           |     1|
|449   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                          |MB_FDR_385                             |     5|
|450   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                        |MB_MUXF7_386                           |     1|
|451   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                          |MB_FDR_387                             |     3|
|452   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                        |MB_MUXF7_388                           |     1|
|453   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                          |MB_FDR_389                             |     3|
|454   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                        |MB_MUXF7_390                           |     1|
|455   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                          |MB_FDR_391                             |     2|
|456   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                        |MB_MUXF7_392                           |     1|
|457   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                          |MB_FDR_393                             |     2|
|458   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                        |MB_MUXF7_394                           |     1|
|459   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                          |MB_FDR_395                             |     4|
|460   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                        |MB_MUXF7_396                           |     1|
|461   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                          |MB_FDR_397                             |     8|
|462   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                        |MB_MUXF7_398                           |     1|
|463   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                           |MB_FDR_399                             |     4|
|464   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                         |MB_MUXF7_400                           |     1|
|465   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                          |MB_FDR_401                             |     4|
|466   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                        |MB_MUXF7_402                           |     1|
|467   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                          |MB_FDR_403                             |     3|
|468   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                        |MB_MUXF7_404                           |     1|
|469   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                          |MB_FDR_405                             |    14|
|470   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                        |MB_MUXF7_406                           |     1|
|471   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                          |MB_FDR_407                             |    10|
|472   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                        |MB_MUXF7_408                           |     1|
|473   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                          |MB_FDR_409                             |     1|
|474   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                        |MB_MUXF7_410                           |     1|
|475   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                          |MB_FDR_411                             |     3|
|476   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                        |MB_MUXF7_412                           |     1|
|477   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                          |MB_FDR_413                             |     1|
|478   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                        |MB_MUXF7_414                           |     1|
|479   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                          |MB_FDR_415                             |     3|
|480   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                        |MB_MUXF7_416                           |     1|
|481   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                          |MB_FDR_417                             |    31|
|482   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                        |MB_MUXF7_418                           |     1|
|483   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                          |MB_FDR_419                             |     2|
|484   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                        |MB_MUXF7_420                           |     1|
|485   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                           |MB_FDR_421                             |    39|
|486   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                         |MB_MUXF7_422                           |     1|
|487   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                          |MB_FDR_423                             |     2|
|488   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                        |MB_MUXF7_424                           |     1|
|489   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                          |MB_FDR_425                             |     2|
|490   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                        |MB_MUXF7_426                           |     1|
|491   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                          |MB_FDR_427                             |     2|
|492   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                        |MB_MUXF7_428                           |     1|
|493   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                           |MB_FDR_429                             |    11|
|494   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                         |MB_MUXF7_430                           |     1|
|495   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                           |MB_FDR_431                             |     2|
|496   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                         |MB_MUXF7_432                           |     1|
|497   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                           |MB_FDR_433                             |     5|
|498   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                         |MB_MUXF7_434                           |     1|
|499   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                           |MB_FDR_435                             |     2|
|500   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                         |MB_MUXF7_436                           |     1|
|501   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                           |MB_FDR_437                             |     2|
|502   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                         |MB_MUXF7_438                           |     1|
|503   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                           |MB_FDR_439                             |     3|
|504   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                         |MB_MUXF7_440                           |     1|
|505   |            Last_Sel_DFF                                                                         |MB_FDS                                 |    43|
|506   |            Mux_Select_Empty_LUT6                                                                |MB_LUT6__parameterized4                |     1|
|507   |            Mux_Select_OF_Valid_LUT6                                                             |MB_LUT6__parameterized6                |     1|
|508   |            OF_Valid_DFF                                                                         |MB_FDR_441                             |     4|
|509   |          \Use_MuxCy[10].OF_Piperun_Stage                                                        |carry_and_280                          |     1|
|510   |            MUXCY_I                                                                              |MB_MUXCY_347                           |     1|
|511   |          \Use_MuxCy[11].OF_Piperun_Stage                                                        |carry_and_281                          |     7|
|512   |            MUXCY_I                                                                              |MB_MUXCY_346                           |     7|
|513   |          \Use_MuxCy[1].OF_Piperun_Stage                                                         |carry_and_282                          |     2|
|514   |            MUXCY_I                                                                              |MB_MUXCY_345                           |     2|
|515   |          \Use_MuxCy[2].OF_Piperun_Stage                                                         |carry_and_283                          |     2|
|516   |            MUXCY_I                                                                              |MB_MUXCY_344                           |     2|
|517   |          \Use_MuxCy[3].OF_Piperun_Stage                                                         |carry_and_284                          |     5|
|518   |            MUXCY_I                                                                              |MB_MUXCY_343                           |     5|
|519   |          \Use_MuxCy[4].OF_Piperun_Stage                                                         |carry_and_285                          |     1|
|520   |            MUXCY_I                                                                              |MB_MUXCY_342                           |     1|
|521   |          \Use_MuxCy[5].OF_Piperun_Stage                                                         |carry_and_286                          |     1|
|522   |            MUXCY_I                                                                              |MB_MUXCY_341                           |     1|
|523   |          \Use_MuxCy[6].OF_Piperun_Stage                                                         |carry_and_287                          |     1|
|524   |            MUXCY_I                                                                              |MB_MUXCY_340                           |     1|
|525   |          \Use_MuxCy[7].OF_Piperun_Stage                                                         |carry_and_288                          |     1|
|526   |            MUXCY_I                                                                              |MB_MUXCY_339                           |     1|
|527   |          \Use_MuxCy[8].OF_Piperun_Stage                                                         |carry_and_289                          |     1|
|528   |            MUXCY_I                                                                              |MB_MUXCY_338                           |     1|
|529   |          \Use_MuxCy[9].OF_Piperun_Stage                                                         |carry_and_290                          |     1|
|530   |            MUXCY_I                                                                              |MB_MUXCY_337                           |     1|
|531   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                            |MB_FDRE_291                            |     2|
|532   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                            |MB_FDRE_292                            |     2|
|533   |          \Using_FPGA_2.ex_byte_access_i_Inst                                                    |MB_FDRE_293                            |     6|
|534   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                                 |MB_FDRE_294                            |     1|
|535   |          \Using_FPGA_2.ex_is_load_instr_Inst                                                    |MB_FDRE_295                            |     5|
|536   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                                     |MB_FDRE_296                            |     1|
|537   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                                     |MB_FDRE_297                            |     5|
|538   |          \Using_FPGA_2.ex_load_store_instr_Inst                                                 |MB_FDRE_298                            |     8|
|539   |          \Using_FPGA_2.ex_reverse_mem_access_inst                                               |MB_FDRE_299                            |     5|
|540   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                              |MB_FDRE_300                            |     4|
|541   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                               |MB_FDR_301                             |     3|
|542   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                      |MB_LUT6__parameterized8                |     1|
|543   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                      |MB_LUT6__parameterized10               |     2|
|544   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                      |MB_LUT6__parameterized8_302            |     1|
|545   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                      |MB_LUT6__parameterized10_303           |     1|
|546   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                      |MB_LUT6__parameterized8_304            |     2|
|547   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                      |MB_LUT6__parameterized10_305           |     1|
|548   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                     |MB_LUT6__parameterized8_306            |     2|
|549   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                     |MB_LUT6__parameterized10_307           |     1|
|550   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                     |MB_LUT6__parameterized8_308            |     1|
|551   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                     |MB_LUT6__parameterized10_309           |     1|
|552   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                     |MB_LUT6__parameterized8_310            |     1|
|553   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                     |MB_LUT6__parameterized10_311           |     2|
|554   |          \Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                              |MB_AND2B1L_312                         |     1|
|555   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                   |carry_and_313                          |     1|
|556   |            MUXCY_I                                                                              |MB_MUXCY_336                           |     1|
|557   |          \Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                    |carry_or_314                           |     1|
|558   |            MUXCY_I                                                                              |MB_MUXCY_335                           |     1|
|559   |          \Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                  |carry_and_315                          |     1|
|560   |            MUXCY_I                                                                              |MB_MUXCY_334                           |     1|
|561   |          \Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                        |carry_or_316                           |     2|
|562   |            MUXCY_I                                                                              |MB_MUXCY_333                           |     2|
|563   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                      |carry_and_317                          |     1|
|564   |            MUXCY_I                                                                              |MB_MUXCY_332                           |     1|
|565   |          if_pc_incr_carry_and_0                                                                 |carry_and_318                          |     2|
|566   |            MUXCY_I                                                                              |MB_MUXCY_331                           |     2|
|567   |          if_pc_incr_carry_and_3                                                                 |carry_and_319                          |     1|
|568   |            MUXCY_I                                                                              |MB_MUXCY_330                           |     1|
|569   |          jump_logic_I1                                                                          |jump_logic                             |    96|
|570   |            MUXCY_JUMP_CARRY                                                                     |MB_MUXCY_324                           |     1|
|571   |            MUXCY_JUMP_CARRY2                                                                    |MB_MUXCY_325                           |     3|
|572   |            MUXCY_JUMP_CARRY3                                                                    |MB_MUXCY_326                           |     2|
|573   |            MUXCY_JUMP_CARRY4                                                                    |MB_MUXCY_327                           |     2|
|574   |            MUXCY_JUMP_CARRY5                                                                    |MB_MUXCY_328                           |     1|
|575   |            MUXCY_JUMP_CARRY6                                                                    |MB_MUXCY_329                           |    76|
|576   |          mem_PipeRun_carry_and                                                                  |carry_and_320                          |     4|
|577   |            MUXCY_I                                                                              |MB_MUXCY_323                           |     4|
|578   |          mem_wait_on_ready_N_carry_or                                                           |carry_or_321                           |     2|
|579   |            MUXCY_I                                                                              |MB_MUXCY_322                           |     2|
|580   |        \Use_DBUS.DAXI_Interface_I1                                                              |DAXI_interface                         |    73|
|581   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                |MB_AND2B1L                             |     1|
|582   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                                  |Debug                                  |   438|
|583   |          \Serial_Dbg_Intf.SRL16E_1                                                              |MB_SRL16E                              |     1|
|584   |          \Serial_Dbg_Intf.SRL16E_2                                                              |MB_SRL16E__parameterized1              |     1|
|585   |          \Serial_Dbg_Intf.SRL16E_3                                                              |MB_SRL16E__parameterized7              |     1|
|586   |          \Serial_Dbg_Intf.SRL16E_4                                                              |MB_SRL16E__parameterized9              |     6|
|587   |          \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                                 |MB_SRL16E__parameterized1_239          |     1|
|588   |          \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                                 |MB_SRL16E__parameterized1_240          |     1|
|589   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                 |MB_SRL16E__parameterized3              |     1|
|590   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                 |MB_SRL16E__parameterized5              |     3|
|591   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                 |MB_SRL16E__parameterized1_241          |     1|
|592   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                 |MB_SRL16E__parameterized1_242          |     1|
|593   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                 |MB_SRL16E__parameterized3_243          |     1|
|594   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                 |MB_SRL16E__parameterized5_244          |     2|
|595   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                 |MB_SRL16E__parameterized1_245          |     1|
|596   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                 |MB_SRL16E__parameterized1_246          |     1|
|597   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                                      |mb_sync_bit__parameterized2            |     1|
|598   |          \Serial_Dbg_Intf.sync_dbg_hit                                                          |mb_sync_vec                            |     1|
|599   |            \sync_bits[0].sync_bit                                                               |mb_sync_bit__parameterized2_279        |     1|
|600   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                                       |mb_sync_bit__parameterized4            |     2|
|601   |          \Serial_Dbg_Intf.sync_pause                                                            |mb_sync_bit__parameterized2_247        |     2|
|602   |          \Serial_Dbg_Intf.sync_running_clock                                                    |mb_sync_bit__parameterized2_248        |     1|
|603   |          \Serial_Dbg_Intf.sync_sample                                                           |mb_sync_vec__parameterized1            |    30|
|604   |            \sync_bits[0].sync_bit                                                               |mb_sync_bit_269                        |     3|
|605   |            \sync_bits[1].sync_bit                                                               |mb_sync_bit_270                        |     3|
|606   |            \sync_bits[2].sync_bit                                                               |mb_sync_bit_271                        |     3|
|607   |            \sync_bits[3].sync_bit                                                               |mb_sync_bit_272                        |     3|
|608   |            \sync_bits[4].sync_bit                                                               |mb_sync_bit_273                        |     3|
|609   |            \sync_bits[5].sync_bit                                                               |mb_sync_bit_274                        |     5|
|610   |            \sync_bits[6].sync_bit                                                               |mb_sync_bit_275                        |     3|
|611   |            \sync_bits[7].sync_bit                                                               |mb_sync_bit_276                        |     3|
|612   |            \sync_bits[8].sync_bit                                                               |mb_sync_bit_277                        |     2|
|613   |            \sync_bits[9].sync_bit                                                               |mb_sync_bit_278                        |     2|
|614   |          \Serial_Dbg_Intf.sync_sleep                                                            |mb_sync_bit__parameterized2_249        |     1|
|615   |          \Serial_Dbg_Intf.sync_stop_CPU                                                         |mb_sync_bit__parameterized2_250        |     1|
|616   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                  |address_hit                            |    24|
|617   |            \Compare[0].MUXCY_I                                                                  |MB_MUXCY_253                           |     1|
|618   |            \Compare[0].SRLC16E_I                                                                |MB_SRLC16E                             |     4|
|619   |            \Compare[1].MUXCY_I                                                                  |MB_MUXCY_254                           |     1|
|620   |            \Compare[1].SRLC16E_I                                                                |MB_SRLC16E_255                         |     1|
|621   |            \Compare[2].MUXCY_I                                                                  |MB_MUXCY_256                           |     1|
|622   |            \Compare[2].SRLC16E_I                                                                |MB_SRLC16E_257                         |     1|
|623   |            \Compare[3].MUXCY_I                                                                  |MB_MUXCY_258                           |     1|
|624   |            \Compare[3].SRLC16E_I                                                                |MB_SRLC16E_259                         |     1|
|625   |            \Compare[4].MUXCY_I                                                                  |MB_MUXCY_260                           |     1|
|626   |            \Compare[4].SRLC16E_I                                                                |MB_SRLC16E_261                         |     1|
|627   |            \Compare[5].MUXCY_I                                                                  |MB_MUXCY_262                           |     1|
|628   |            \Compare[5].SRLC16E_I                                                                |MB_SRLC16E_263                         |     1|
|629   |            \Compare[6].MUXCY_I                                                                  |MB_MUXCY_264                           |     1|
|630   |            \Compare[6].SRLC16E_I                                                                |MB_SRLC16E_265                         |     1|
|631   |            \Compare[7].MUXCY_I                                                                  |MB_MUXCY_266                           |     1|
|632   |            \Compare[7].SRLC16E_I                                                                |MB_SRLC16E_267                         |     1|
|633   |            \The_First_BreakPoints.MUXCY_Post                                                    |MB_MUXCY_268                           |     5|
|634   |          sync_trig_ack_in_0                                                                     |mb_sync_bit__parameterized4_251        |     2|
|635   |          sync_trig_out_0                                                                        |mb_sync_bit__parameterized4_252        |     4|
|636   |        \Using_DCache.Using_WriteThrough.DCache_I1                                               |DCache_gti                             |   655|
|637   |          DATA_RAM_Module                                                                        |RAM_Module__parameterized1             |    16|
|638   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[0].RAMB36_I1                                   |MB_RAMB36__parameterized1_223          |     1|
|639   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[10].RAMB36_I1                                  |MB_RAMB36__parameterized1_224          |     1|
|640   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[11].RAMB36_I1                                  |MB_RAMB36__parameterized1_225          |     1|
|641   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[12].RAMB36_I1                                  |MB_RAMB36__parameterized1_226          |     1|
|642   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[13].RAMB36_I1                                  |MB_RAMB36__parameterized1_227          |     1|
|643   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[14].RAMB36_I1                                  |MB_RAMB36__parameterized1_228          |     1|
|644   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[15].RAMB36_I1                                  |MB_RAMB36__parameterized1_229          |     1|
|645   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[1].RAMB36_I1                                   |MB_RAMB36__parameterized1_230          |     1|
|646   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[2].RAMB36_I1                                   |MB_RAMB36__parameterized1_231          |     1|
|647   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[3].RAMB36_I1                                   |MB_RAMB36__parameterized1_232          |     1|
|648   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[4].RAMB36_I1                                   |MB_RAMB36__parameterized1_233          |     1|
|649   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[5].RAMB36_I1                                   |MB_RAMB36__parameterized1_234          |     1|
|650   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[6].RAMB36_I1                                   |MB_RAMB36__parameterized1_235          |     1|
|651   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[7].RAMB36_I1                                   |MB_RAMB36__parameterized1_236          |     1|
|652   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[8].RAMB36_I1                                   |MB_RAMB36__parameterized1_237          |     1|
|653   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[9].RAMB36_I1                                   |MB_RAMB36__parameterized1_238          |     1|
|654   |          \Gen_WE[0].SUM_I                                                                       |MB_LUT4__parameterized1                |     1|
|655   |          \Gen_WE[1].SUM_I                                                                       |MB_LUT4__parameterized1_46             |     1|
|656   |          \Gen_WE[2].SUM_I                                                                       |MB_LUT4__parameterized1_47             |     1|
|657   |          \Gen_WE[3].SUM_I                                                                       |MB_LUT4__parameterized1_48             |     1|
|658   |          TAG_RAM_Module                                                                         |RAM_Module                             |    17|
|659   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                  |MB_RAMB36_222                          |    17|
|660   |          \Using_Latch_AS_Logic_1.AND2B1L_I1                                                     |MB_AND2B1L_49                          |     2|
|661   |          \Using_Latch_AS_Logic_3.AND2B1L_I1                                                     |MB_AND2B1L_50                          |     2|
|662   |          \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                   |Cache_Interface                        |   367|
|663   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                   |MB_FDSE                                |     3|
|664   |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                    |MB_LUT6__parameterized20               |     1|
|665   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                   |MB_FDSE_216                            |     5|
|666   |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                    |MB_LUT6__parameterized20_217           |     1|
|667   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                   |MB_FDSE_218                            |     2|
|668   |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                    |MB_LUT6__parameterized20_219           |     1|
|669   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                   |MB_FDSE_220                            |     4|
|670   |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                    |MB_LUT6__parameterized20_221           |     2|
|671   |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                              |MB_FDRE                                |    18|
|672   |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                                               |MB_LUT6__parameterized22               |     1|
|673   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem                             |MB_RAM16X1D                            |     1|
|674   |            Retarget                                                                             |MB_RAM32X1D_215                        |     1|
|675   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[10].Copy_Mem                            |MB_RAM16X1D_51                         |     1|
|676   |            Retarget                                                                             |MB_RAM32X1D_214                        |     1|
|677   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[11].Copy_Mem                            |MB_RAM16X1D_52                         |     1|
|678   |            Retarget                                                                             |MB_RAM32X1D_213                        |     1|
|679   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[12].Copy_Mem                            |MB_RAM16X1D_53                         |     1|
|680   |            Retarget                                                                             |MB_RAM32X1D_212                        |     1|
|681   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[13].Copy_Mem                            |MB_RAM16X1D_54                         |     1|
|682   |            Retarget                                                                             |MB_RAM32X1D_211                        |     1|
|683   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[14].Copy_Mem                            |MB_RAM16X1D_55                         |     1|
|684   |            Retarget                                                                             |MB_RAM32X1D_210                        |     1|
|685   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[15].Copy_Mem                            |MB_RAM16X1D_56                         |     1|
|686   |            Retarget                                                                             |MB_RAM32X1D_209                        |     1|
|687   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[16].Copy_Mem                            |MB_RAM16X1D_57                         |     1|
|688   |            Retarget                                                                             |MB_RAM32X1D_208                        |     1|
|689   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[17].Copy_Mem                            |MB_RAM16X1D_58                         |     1|
|690   |            Retarget                                                                             |MB_RAM32X1D_207                        |     1|
|691   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[18].Copy_Mem                            |MB_RAM16X1D_59                         |     1|
|692   |            Retarget                                                                             |MB_RAM32X1D_206                        |     1|
|693   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[19].Copy_Mem                            |MB_RAM16X1D_60                         |     1|
|694   |            Retarget                                                                             |MB_RAM32X1D_205                        |     1|
|695   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[1].Copy_Mem                             |MB_RAM16X1D_61                         |     1|
|696   |            Retarget                                                                             |MB_RAM32X1D_204                        |     1|
|697   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[20].Copy_Mem                            |MB_RAM16X1D_62                         |     1|
|698   |            Retarget                                                                             |MB_RAM32X1D_203                        |     1|
|699   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[21].Copy_Mem                            |MB_RAM16X1D_63                         |     1|
|700   |            Retarget                                                                             |MB_RAM32X1D_202                        |     1|
|701   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[22].Copy_Mem                            |MB_RAM16X1D_64                         |     1|
|702   |            Retarget                                                                             |MB_RAM32X1D_201                        |     1|
|703   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[23].Copy_Mem                            |MB_RAM16X1D_65                         |     1|
|704   |            Retarget                                                                             |MB_RAM32X1D_200                        |     1|
|705   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem                            |MB_RAM16X1D_66                         |     1|
|706   |            Retarget                                                                             |MB_RAM32X1D_199                        |     1|
|707   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem                            |MB_RAM16X1D_67                         |     1|
|708   |            Retarget                                                                             |MB_RAM32X1D_198                        |     1|
|709   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem                            |MB_RAM16X1D_68                         |     1|
|710   |            Retarget                                                                             |MB_RAM32X1D_197                        |     1|
|711   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[27].Copy_Mem                            |MB_RAM16X1D_69                         |     1|
|712   |            Retarget                                                                             |MB_RAM32X1D_196                        |     1|
|713   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[28].Copy_Mem                            |MB_RAM16X1D_70                         |     1|
|714   |            Retarget                                                                             |MB_RAM32X1D_195                        |     1|
|715   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[29].Copy_Mem                            |MB_RAM16X1D_71                         |     1|
|716   |            Retarget                                                                             |MB_RAM32X1D_194                        |     1|
|717   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem                             |MB_RAM16X1D_72                         |     1|
|718   |            Retarget                                                                             |MB_RAM32X1D_193                        |     1|
|719   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[30].Copy_Mem                            |MB_RAM16X1D_73                         |     1|
|720   |            Retarget                                                                             |MB_RAM32X1D_192                        |     1|
|721   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[31].Copy_Mem                            |MB_RAM16X1D_74                         |     1|
|722   |            Retarget                                                                             |MB_RAM32X1D_191                        |     1|
|723   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[3].Copy_Mem                             |MB_RAM16X1D_75                         |     1|
|724   |            Retarget                                                                             |MB_RAM32X1D_190                        |     1|
|725   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem                             |MB_RAM16X1D_76                         |     1|
|726   |            Retarget                                                                             |MB_RAM32X1D_189                        |     1|
|727   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[5].Copy_Mem                             |MB_RAM16X1D_77                         |     1|
|728   |            Retarget                                                                             |MB_RAM32X1D_188                        |     1|
|729   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[6].Copy_Mem                             |MB_RAM16X1D_78                         |     1|
|730   |            Retarget                                                                             |MB_RAM32X1D_187                        |     1|
|731   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[7].Copy_Mem                             |MB_RAM16X1D_79                         |     1|
|732   |            Retarget                                                                             |MB_RAM32X1D_186                        |     1|
|733   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[8].Copy_Mem                             |MB_RAM16X1D_80                         |     1|
|734   |            Retarget                                                                             |MB_RAM32X1D_185                        |     1|
|735   |          \Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[9].Copy_Mem                             |MB_RAM16X1D_81                         |     1|
|736   |            Retarget                                                                             |MB_RAM32X1D                            |     1|
|737   |          \WB_DCache_Valid_Read_data_Mux[0].Gen_Instr_DFF                                        |MB_FDR                                 |     1|
|738   |          \WB_DCache_Valid_Read_data_Mux[0].Mux_Select_LUT5                                      |MB_LUT5                                |     1|
|739   |          \WB_DCache_Valid_Read_data_Mux[10].Gen_Instr_DFF                                       |MB_FDR_82                              |     1|
|740   |          \WB_DCache_Valid_Read_data_Mux[10].Mux_Select_LUT5                                     |MB_LUT5_83                             |     1|
|741   |          \WB_DCache_Valid_Read_data_Mux[11].Gen_Instr_DFF                                       |MB_FDR_84                              |     1|
|742   |          \WB_DCache_Valid_Read_data_Mux[11].Mux_Select_LUT5                                     |MB_LUT5_85                             |     1|
|743   |          \WB_DCache_Valid_Read_data_Mux[12].Gen_Instr_DFF                                       |MB_FDR_86                              |     1|
|744   |          \WB_DCache_Valid_Read_data_Mux[12].Mux_Select_LUT5                                     |MB_LUT5_87                             |     1|
|745   |          \WB_DCache_Valid_Read_data_Mux[13].Gen_Instr_DFF                                       |MB_FDR_88                              |     1|
|746   |          \WB_DCache_Valid_Read_data_Mux[13].Mux_Select_LUT5                                     |MB_LUT5_89                             |     1|
|747   |          \WB_DCache_Valid_Read_data_Mux[14].Gen_Instr_DFF                                       |MB_FDR_90                              |     1|
|748   |          \WB_DCache_Valid_Read_data_Mux[14].Mux_Select_LUT5                                     |MB_LUT5_91                             |     1|
|749   |          \WB_DCache_Valid_Read_data_Mux[15].Gen_Instr_DFF                                       |MB_FDR_92                              |     1|
|750   |          \WB_DCache_Valid_Read_data_Mux[15].Mux_Select_LUT5                                     |MB_LUT5_93                             |     1|
|751   |          \WB_DCache_Valid_Read_data_Mux[16].Gen_Instr_DFF                                       |MB_FDR_94                              |     1|
|752   |          \WB_DCache_Valid_Read_data_Mux[16].Mux_Select_LUT5                                     |MB_LUT5_95                             |     1|
|753   |          \WB_DCache_Valid_Read_data_Mux[17].Gen_Instr_DFF                                       |MB_FDR_96                              |     1|
|754   |          \WB_DCache_Valid_Read_data_Mux[17].Mux_Select_LUT5                                     |MB_LUT5_97                             |     1|
|755   |          \WB_DCache_Valid_Read_data_Mux[18].Gen_Instr_DFF                                       |MB_FDR_98                              |     1|
|756   |          \WB_DCache_Valid_Read_data_Mux[18].Mux_Select_LUT5                                     |MB_LUT5_99                             |     1|
|757   |          \WB_DCache_Valid_Read_data_Mux[19].Gen_Instr_DFF                                       |MB_FDR_100                             |     1|
|758   |          \WB_DCache_Valid_Read_data_Mux[19].Mux_Select_LUT5                                     |MB_LUT5_101                            |     1|
|759   |          \WB_DCache_Valid_Read_data_Mux[1].Gen_Instr_DFF                                        |MB_FDR_102                             |     1|
|760   |          \WB_DCache_Valid_Read_data_Mux[1].Mux_Select_LUT5                                      |MB_LUT5_103                            |     1|
|761   |          \WB_DCache_Valid_Read_data_Mux[20].Gen_Instr_DFF                                       |MB_FDR_104                             |     1|
|762   |          \WB_DCache_Valid_Read_data_Mux[20].Mux_Select_LUT5                                     |MB_LUT5_105                            |     1|
|763   |          \WB_DCache_Valid_Read_data_Mux[21].Gen_Instr_DFF                                       |MB_FDR_106                             |     1|
|764   |          \WB_DCache_Valid_Read_data_Mux[21].Mux_Select_LUT5                                     |MB_LUT5_107                            |     1|
|765   |          \WB_DCache_Valid_Read_data_Mux[22].Gen_Instr_DFF                                       |MB_FDR_108                             |     1|
|766   |          \WB_DCache_Valid_Read_data_Mux[22].Mux_Select_LUT5                                     |MB_LUT5_109                            |     1|
|767   |          \WB_DCache_Valid_Read_data_Mux[23].Gen_Instr_DFF                                       |MB_FDR_110                             |     1|
|768   |          \WB_DCache_Valid_Read_data_Mux[23].Mux_Select_LUT5                                     |MB_LUT5_111                            |     1|
|769   |          \WB_DCache_Valid_Read_data_Mux[24].Gen_Instr_DFF                                       |MB_FDR_112                             |     1|
|770   |          \WB_DCache_Valid_Read_data_Mux[24].Mux_Select_LUT5                                     |MB_LUT5_113                            |     1|
|771   |          \WB_DCache_Valid_Read_data_Mux[25].Gen_Instr_DFF                                       |MB_FDR_114                             |     1|
|772   |          \WB_DCache_Valid_Read_data_Mux[25].Mux_Select_LUT5                                     |MB_LUT5_115                            |     1|
|773   |          \WB_DCache_Valid_Read_data_Mux[26].Gen_Instr_DFF                                       |MB_FDR_116                             |     1|
|774   |          \WB_DCache_Valid_Read_data_Mux[26].Mux_Select_LUT5                                     |MB_LUT5_117                            |     1|
|775   |          \WB_DCache_Valid_Read_data_Mux[27].Gen_Instr_DFF                                       |MB_FDR_118                             |     1|
|776   |          \WB_DCache_Valid_Read_data_Mux[27].Mux_Select_LUT5                                     |MB_LUT5_119                            |     1|
|777   |          \WB_DCache_Valid_Read_data_Mux[28].Gen_Instr_DFF                                       |MB_FDR_120                             |     1|
|778   |          \WB_DCache_Valid_Read_data_Mux[28].Mux_Select_LUT5                                     |MB_LUT5_121                            |     1|
|779   |          \WB_DCache_Valid_Read_data_Mux[29].Gen_Instr_DFF                                       |MB_FDR_122                             |     1|
|780   |          \WB_DCache_Valid_Read_data_Mux[29].Mux_Select_LUT5                                     |MB_LUT5_123                            |     1|
|781   |          \WB_DCache_Valid_Read_data_Mux[2].Gen_Instr_DFF                                        |MB_FDR_124                             |     1|
|782   |          \WB_DCache_Valid_Read_data_Mux[2].Mux_Select_LUT5                                      |MB_LUT5_125                            |     1|
|783   |          \WB_DCache_Valid_Read_data_Mux[30].Gen_Instr_DFF                                       |MB_FDR_126                             |     1|
|784   |          \WB_DCache_Valid_Read_data_Mux[30].Mux_Select_LUT5                                     |MB_LUT5_127                            |     1|
|785   |          \WB_DCache_Valid_Read_data_Mux[31].Gen_Instr_DFF                                       |MB_FDR_128                             |     1|
|786   |          \WB_DCache_Valid_Read_data_Mux[31].Mux_Select_LUT5                                     |MB_LUT5_129                            |     1|
|787   |          \WB_DCache_Valid_Read_data_Mux[3].Gen_Instr_DFF                                        |MB_FDR_130                             |     1|
|788   |          \WB_DCache_Valid_Read_data_Mux[3].Mux_Select_LUT5                                      |MB_LUT5_131                            |     1|
|789   |          \WB_DCache_Valid_Read_data_Mux[4].Gen_Instr_DFF                                        |MB_FDR_132                             |     1|
|790   |          \WB_DCache_Valid_Read_data_Mux[4].Mux_Select_LUT5                                      |MB_LUT5_133                            |     1|
|791   |          \WB_DCache_Valid_Read_data_Mux[5].Gen_Instr_DFF                                        |MB_FDR_134                             |     1|
|792   |          \WB_DCache_Valid_Read_data_Mux[5].Mux_Select_LUT5                                      |MB_LUT5_135                            |     1|
|793   |          \WB_DCache_Valid_Read_data_Mux[6].Gen_Instr_DFF                                        |MB_FDR_136                             |     1|
|794   |          \WB_DCache_Valid_Read_data_Mux[6].Mux_Select_LUT5                                      |MB_LUT5_137                            |     1|
|795   |          \WB_DCache_Valid_Read_data_Mux[7].Gen_Instr_DFF                                        |MB_FDR_138                             |     1|
|796   |          \WB_DCache_Valid_Read_data_Mux[7].Mux_Select_LUT5                                      |MB_LUT5_139                            |     1|
|797   |          \WB_DCache_Valid_Read_data_Mux[8].Gen_Instr_DFF                                        |MB_FDR_140                             |     1|
|798   |          \WB_DCache_Valid_Read_data_Mux[8].Mux_Select_LUT5                                      |MB_LUT5_141                            |     1|
|799   |          \WB_DCache_Valid_Read_data_Mux[9].Gen_Instr_DFF                                        |MB_FDR_142                             |     1|
|800   |          \WB_DCache_Valid_Read_data_Mux[9].Mux_Select_LUT5                                      |MB_LUT5_143                            |     1|
|801   |          cache_valid_bit_detect_I1                                                              |cache_valid_bit_detect                 |    11|
|802   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I  |carry_and_169                          |     4|
|803   |              MUXCY_I                                                                            |MB_MUXCY_184                           |     4|
|804   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I  |carry_and_170                          |     1|
|805   |              MUXCY_I                                                                            |MB_MUXCY_183                           |     1|
|806   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I  |carry_and_171                          |     1|
|807   |              MUXCY_I                                                                            |MB_MUXCY_182                           |     1|
|808   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[3].valid_check_carry_and_I  |carry_and_172                          |     1|
|809   |              MUXCY_I                                                                            |MB_MUXCY_181                           |     1|
|810   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[4].valid_check_carry_and_I  |carry_and_173                          |     1|
|811   |              MUXCY_I                                                                            |MB_MUXCY_180                           |     1|
|812   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[5].valid_check_carry_and_I  |carry_and_174                          |     1|
|813   |              MUXCY_I                                                                            |MB_MUXCY_179                           |     1|
|814   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[6].valid_check_carry_and_I  |carry_and_175                          |     1|
|815   |              MUXCY_I                                                                            |MB_MUXCY_178                           |     1|
|816   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[7].valid_check_carry_and_I  |carry_and_176                          |     1|
|817   |              MUXCY_I                                                                            |MB_MUXCY_177                           |     1|
|818   |          dcache_data_strobe_sel_carry_or_0                                                      |carry_or_144                           |     1|
|819   |            MUXCY_I                                                                              |MB_MUXCY_168                           |     1|
|820   |          dcache_data_strobe_sel_carry_or_1                                                      |carry_or_145                           |     1|
|821   |            MUXCY_I                                                                              |MB_MUXCY_167                           |     1|
|822   |          dcache_data_strobe_sel_carry_or_2                                                      |carry_or_146                           |     2|
|823   |            MUXCY_I                                                                              |MB_MUXCY_166                           |     2|
|824   |          mem_read_cache_hit_carry_or                                                            |carry_or_147                           |     8|
|825   |            MUXCY_I                                                                              |MB_MUXCY_165                           |     8|
|826   |          mem_read_cache_hit_direct_carry_and                                                    |carry_and_148                          |     2|
|827   |            MUXCY_I                                                                              |MB_MUXCY_164                           |     2|
|828   |          mem_read_cache_miss_sel_carry_and                                                      |carry_and_149                          |     3|
|829   |            MUXCY_I                                                                              |MB_MUXCY_163                           |     3|
|830   |          mem_tag_hit_comparator                                                                 |comparator                             |     6|
|831   |            \Comp_Carry_Chain[0].MUXCY_I                                                         |MB_MUXCY_157                           |     1|
|832   |            \Comp_Carry_Chain[1].MUXCY_I                                                         |MB_MUXCY_158                           |     1|
|833   |            \Comp_Carry_Chain[2].MUXCY_I                                                         |MB_MUXCY_159                           |     1|
|834   |            \Comp_Carry_Chain[3].MUXCY_I                                                         |MB_MUXCY_160                           |     1|
|835   |            \Comp_Carry_Chain[4].MUXCY_I                                                         |MB_MUXCY_161                           |     1|
|836   |            \Comp_Carry_Chain[5].MUXCY_I                                                         |MB_MUXCY_162                           |     1|
|837   |          mem_tag_miss_comparator                                                                |comparator_150                         |     7|
|838   |            \Comp_Carry_Chain[0].MUXCY_I                                                         |MB_MUXCY_151                           |     1|
|839   |            \Comp_Carry_Chain[1].MUXCY_I                                                         |MB_MUXCY_152                           |     1|
|840   |            \Comp_Carry_Chain[2].MUXCY_I                                                         |MB_MUXCY_153                           |     1|
|841   |            \Comp_Carry_Chain[3].MUXCY_I                                                         |MB_MUXCY_154                           |     1|
|842   |            \Comp_Carry_Chain[4].MUXCY_I                                                         |MB_MUXCY_155                           |     1|
|843   |            \Comp_Carry_Chain[5].MUXCY_I                                                         |MB_MUXCY_156                           |     2|
|844   |        \Using_DCache.mem_databus_ready_sel_carry_or                                             |carry_or                               |     1|
|845   |          MUXCY_I                                                                                |MB_MUXCY_45                            |     1|
|846   |        \Using_Debug.Using_ICache.combined_carry_and_I2                                          |carry_and                              |     1|
|847   |          MUXCY_I                                                                                |MB_MUXCY_44                            |     1|
|848   |        \Using_Debug.Using_ICache.combined_carry_or_I                                            |carry_or_2                             |     1|
|849   |          MUXCY_I                                                                                |MB_MUXCY_43                            |     1|
|850   |        \Using_Debug.Using_ICache.debug_combinded_carry_or_I                                     |carry_or_3                             |     1|
|851   |          MUXCY_I                                                                                |MB_MUXCY_42                            |     1|
|852   |        \Using_ICache.ICache_I1                                                                  |Icache                                 |   410|
|853   |          Cache_Interface_I1                                                                     |Cache_Interface__parameterized1        |   144|
|854   |          Data_RAM_Module                                                                        |RAM_Module__parameterized5             |    48|
|855   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[0].RAMB36_I1                                   |MB_RAMB36__parameterized1              |     3|
|856   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[10].RAMB36_I1                                  |MB_RAMB36__parameterized1_27           |     3|
|857   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[11].RAMB36_I1                                  |MB_RAMB36__parameterized1_28           |     3|
|858   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[12].RAMB36_I1                                  |MB_RAMB36__parameterized1_29           |     3|
|859   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[13].RAMB36_I1                                  |MB_RAMB36__parameterized1_30           |     3|
|860   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[14].RAMB36_I1                                  |MB_RAMB36__parameterized1_31           |     3|
|861   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[15].RAMB36_I1                                  |MB_RAMB36__parameterized1_32           |     3|
|862   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[1].RAMB36_I1                                   |MB_RAMB36__parameterized1_33           |     3|
|863   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[2].RAMB36_I1                                   |MB_RAMB36__parameterized1_34           |     3|
|864   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[3].RAMB36_I1                                   |MB_RAMB36__parameterized1_35           |     3|
|865   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[4].RAMB36_I1                                   |MB_RAMB36__parameterized1_36           |     3|
|866   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[5].RAMB36_I1                                   |MB_RAMB36__parameterized1_37           |     3|
|867   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[6].RAMB36_I1                                   |MB_RAMB36__parameterized1_38           |     3|
|868   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[7].RAMB36_I1                                   |MB_RAMB36__parameterized1_39           |     3|
|869   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[8].RAMB36_I1                                   |MB_RAMB36__parameterized1_40           |     3|
|870   |            \Not_Using_XPM.Using_B36_S2.The_BRAMs[9].RAMB36_I1                                   |MB_RAMB36__parameterized1_41           |     3|
|871   |          Tag_RAM_Module                                                                         |RAM_Module__parameterized3             |     9|
|872   |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                  |MB_RAMB36                              |     9|
|873   |          \Using_FPGA_FSL_1.tag_hit_comparator                                                   |comparator__parameterized2             |    15|
|874   |            \Comp_Carry_Chain[0].MUXCY_I                                                         |MB_MUXCY_21                            |     1|
|875   |            \Comp_Carry_Chain[1].MUXCY_I                                                         |MB_MUXCY_22                            |     1|
|876   |            \Comp_Carry_Chain[2].MUXCY_I                                                         |MB_MUXCY_23                            |     1|
|877   |            \Comp_Carry_Chain[3].MUXCY_I                                                         |MB_MUXCY_24                            |     1|
|878   |            \Comp_Carry_Chain[4].MUXCY_I                                                         |MB_MUXCY_25                            |     5|
|879   |            \Using_Extra_Carry.MUXCY_EXTRA_I                                                     |MB_MUXCY_26                            |     1|
|880   |          \Using_XX_Access_Part2.carry_or_I1                                                     |carry_or_4                             |     3|
|881   |            MUXCY_I                                                                              |MB_MUXCY_20                            |     3|
|882   |          cache_valid_bit_detect_I1                                                              |cache_valid_bit_detect__parameterized1 |     8|
|883   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I  |carry_and_5                            |     1|
|884   |              MUXCY_I                                                                            |MB_MUXCY_19                            |     1|
|885   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I  |carry_and_6                            |     1|
|886   |              MUXCY_I                                                                            |MB_MUXCY_18                            |     1|
|887   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I  |carry_and_7                            |     1|
|888   |              MUXCY_I                                                                            |MB_MUXCY_17                            |     1|
|889   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[3].valid_check_carry_and_I  |carry_and_8                            |     1|
|890   |              MUXCY_I                                                                            |MB_MUXCY_16                            |     1|
|891   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[4].valid_check_carry_and_I  |carry_and_9                            |     1|
|892   |              MUXCY_I                                                                            |MB_MUXCY_15                            |     1|
|893   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[5].valid_check_carry_and_I  |carry_and_10                           |     1|
|894   |              MUXCY_I                                                                            |MB_MUXCY_14                            |     1|
|895   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[6].valid_check_carry_and_I  |carry_and_11                           |     1|
|896   |              MUXCY_I                                                                            |MB_MUXCY_13                            |     1|
|897   |            \Valid_check_with_16word_cacheline.valid_check_cacheline[7].valid_check_carry_and_I  |carry_and_12                           |     1|
|898   |              MUXCY_I                                                                            |MB_MUXCY                               |     1|
|899   |        instr_mux_I                                                                              |instr_mux                              |    78|
|900   |        read_data_mux_I                                                                          |read_data_mux                          |    32|
|901   |      Reset_DFF                                                                                  |mb_sync_bit                            |     2|
|902   |      \Using_Async_Wakeup_0.Wakeup_DFF                                                           |mb_sync_bit_0                          |     2|
|903   |      \Using_Async_Wakeup_1.Wakeup_DFF                                                           |mb_sync_bit_1                          |     2|
+------+-------------------------------------------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1126.035 ; gain = 496.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1126.035 ; gain = 435.516
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:36 . Memory (MB): peak = 1126.035 ; gain = 496.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1126.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 51 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 123 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1126.035 ; gain = 736.551
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1126.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_microblaze_0_0, cache-ID = 58c6574fc09d947a
INFO: [Coretcl 2-1174] Renamed 902 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1126.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/GITEA/GitHub/ES/Artix_7A50T/Artix_7A50T.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_microblaze_0_0_utilization_synth.rpt -pb design_1_microblaze_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 17:49:48 2023...
