// Seed: 1878756173
module module_0;
  tri1  id_0;
  wor   id_1;
  logic id_2;
  logic id_3;
  assign id_0[1] = id_1[1];
  logic id_4;
  defparam id_5.id_6 = 1;
  logic id_7;
  integer id_8 (
      .id_0(id_1),
      .id_1(id_7)
  );
endmodule
