// Seed: 971671720
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input logic id_3
);
  logic id_4;
  assign id_0 = id_1;
  assign id_0["" : 1'h0] = id_3;
  assign #id_5 id_4 = id_4;
endmodule
