# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SPI_Serial.srcs/sources_1/ip/ila_0/sim/ila_0.vhd" \
"../../../../SPI_Serial.srcs/sources_1/new/SPI_Master.vhd" \
"../../../../SPI_Serial.srcs/sources_1/new/SPI_Master_With_Single_CS.vhd" \
"../../../../SPI_Serial.srcs/sources_1/imports/rtl/SPI_to_Serial.vhd" \
"../../../../SPI_Serial.srcs/sources_1/new/UART_TRANSMITTER.vhd" \
"../../../../SPI_Serial.srcs/sources_1/imports/rtl/uart_rx.vhd" \
"../../../../SPI_Serial.srcs/sim_1/new/SPI_Serial_tb.vhd" \

# Do not sort compile order
nosort
